title: Ð Ð°Ð·ÑÐ°Ð±Ð¾ÑÐºÐ° Ð°Ð¿Ð¿Ð°ÑÐ°ÑÐ½Ð¾Ð¹ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¸ Ð¼Ð¾Ð´ÐµÐ»Ð¸ ÑÐ¿Ð°Ð¹ÐºÐ¾Ð²Ð¾Ð³Ð¾ Ð½ÐµÐ¹ÑÐ¾Ð½Ð° Ð½Ð° Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ
title: Ð²ÑÐ¿ÑÑÐºÐ½Ð°Ñ ÐºÐ²Ð°Ð»Ð¸ÑÐ¸ÐºÐ°ÑÐ¸Ð¾Ð½Ð½Ð°Ñ ÑÐ°Ð±Ð¾ÑÐ° Ð±Ð°ÐºÐ°Ð»Ð°Ð²ÑÐ°
titleType: Subtitle
title: Development of a hardware implementation of a spike neuron model on analog electronics
Creators: name: ÐÐ°Ð·Ð°ÑÐµÐ½ÐºÐ¾, ÐÑÐ¸Ð½Ð°
Publisher: name: Ð¡Ð°Ð½ÐºÑ-ÐÐµÑÐµÑÐ±ÑÑÐ³ÑÐºÐ¸Ð¹ Ð¿Ð¾Ð»Ð¸ÑÐµÑÐ½Ð¸ÑÐµÑÐºÐ¸Ð¹ ÑÐ½Ð¸Ð²ÐµÑÑÐ¸ÑÐµÑ ÐÐµÑÑÐ° ÐÐµÐ»Ð¸ÐºÐ¾Ð³Ð¾
Year: 2023
Subjects: Ð¼Ð¾Ð´ÐµÐ»Ñ Ð½ÐµÐ¹ÑÐ¾Ð½Ð°
Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð°Ñ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐ°
ÑÐ¿Ð°Ð¹ÐºÐ¾Ð²Ð°Ñ Ð½ÐµÐ¹ÑÐ¾Ð½Ð½Ð°Ñ ÑÐµÑÑ
Ð¾Ð¿ÐµÑÐ°ÑÐ¸Ð¾Ð½Ð½ÑÐµ ÑÑÐ¸Ð»Ð¸ÑÐµÐ»Ð¸
ÑÐ¸ÑÐ¸ÑÑÐ¾Ñ
Ð½ÐµÐ¹ÑÐ¾Ð½
Ð¿Ð¾ÑÐ¾Ð³Ð¾Ð²ÑÐ¹ Ð¸Ð½ÑÐµÐ³ÑÐ°ÑÐ¾Ñ
neuron model
analog electronics
spike neural network
operational amplifiers
thyristor
neuron
threshold integrator

description: ÐÐ°Ð½Ð½Ð°Ñ ÑÐ°Ð±Ð¾ÑÐ° Ð¿Ð¾ÑÐ²ÑÑÐµÐ½Ð° Ð¸ÑÑÐ»ÐµÐ´Ð¾Ð²Ð°Ð½Ð¸Ñ ÑÑÑÐµÑÑÐ²ÑÑÑÐ¸Ñ Ð°Ð¿Ð¿Ð°ÑÐ°ÑÐ½ÑÑ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¹ Ð¼Ð¾Ð´ÐµÐ»Ð¸ ÑÐ¿Ð°Ð¹ÐºÐ¾Ð²Ð¾Ð³Ð¾ Ð½ÐµÐ¹ÑÐ¾Ð½Ð° Ð½Ð° Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ Ð¸ ÑÐ¾Ð·Ð´Ð°Ð½Ð¸Ðµ Ð½Ð¾Ð²Ð¾Ð¹ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¸ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ð½Ð° Ð´Ð¸ÑÐºÑÐµÑÐ½Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ. ÐÐ°Ð´Ð°ÑÐ¸, ÐºÐ¾ÑÐ¾ÑÑÐµ ÑÐµÑÐ°Ð»Ð¸ÑÑ Ð² ÑÐ¾Ð´Ðµ Ð¸ÑÑÐ»ÐµÐ´Ð¾Ð²Ð°Ð½Ð¸Ñ: 1. ÐÐ·ÑÑÐµÐ½Ð¸Ðµ Ð¼Ð°ÑÐµÐ¼Ð°ÑÐ¸ÑÐµÑÐºÐ¸Ñ Ð¼Ð¾Ð´ÐµÐ»ÐµÐ¹ ÑÐ¿Ð°Ð¹ÐºÐ¾Ð²Ð¾Ð³Ð¾ Ð½ÐµÐ¹ÑÐ¾Ð½Ð°. 2. ÐÐ·ÑÑÐµÐ½Ð¸Ðµ ÑÑÑÐµÑÑÐ²ÑÑÑÐ¸Ñ Ð°Ð¿Ð¿Ð°ÑÐ°ÑÐ½ÑÑ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¹ Ð¼Ð¾Ð´ÐµÐ»ÐµÐ¹ ÑÐ¿Ð°Ð¹ÐºÐ¾Ð²Ð¾Ð³Ð¾ Ð½ÐµÐ¹ÑÐ¾Ð½Ð° Ð½Ð° Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð¾Ð¹ Ð¸ ÑÐ¸ÑÑÐ¾Ð²Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ Ð¸ Ð²ÑÐ±Ð¾Ñ Ð´Ð°Ð»ÑÐ½ÐµÐ¹ÑÐ¸Ñ Ð½Ð°Ð¿ÑÐ°Ð²Ð»ÐµÐ½Ð¸Ð¹ ÑÐ°Ð±Ð¾ÑÑ. 3. ÐÐ·ÑÑÐµÐ½Ð¸Ðµ Ð¿ÑÐ¸Ð½ÑÐ¸Ð¿Ð¸Ð°Ð»ÑÐ½ÑÑ ÑÐ»ÐµÐºÑÑÐ¸ÑÐµÑÐºÐ¸Ñ ÑÑÐµÐ¼, ÑÐ²Ð»ÑÑÑÐ¸ÑÑÑ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸ÑÐ¼Ð¸ Ð¼Ð¾Ð´ÐµÐ»ÐµÐ¹ Ð½ÐµÐ¹ÑÐ¾Ð½Ð° Ð½Ð° Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ. 4. Ð Ð°Ð·ÑÐ°Ð±Ð¾ÑÐºÐ° Ð´Ð²ÑÑ Ð½Ð¾Ð²ÑÑ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¹ Ð¼Ð¾Ð´ÐµÐ»ÐµÐ¹ Ð½ÐµÐ¹ÑÐ¾Ð½Ð°. 5. ÐÑÐ¾Ð²ÐµÐ´ÐµÐ½Ð¸Ðµ ÑÐºÑÐ¿ÐµÑÐ¸Ð¼ÐµÐ½ÑÐ¾Ð² Ð´Ð»Ñ Ð¾Ð±ÐµÐ¸Ñ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¹ Ð² ÑÐ¸Ð¼ÑÐ»ÑÑÐ¾ÑÐµ Ð¸ Ð½Ð° ÑÐ¸Ð·Ð¸ÑÐµÑÐºÐ¾Ð¹ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ð¸ Ð¾ÑÐµÐ½ÐºÐ° ÑÐµÐ·ÑÐ»ÑÑÐ°ÑÐ¾Ð². Ð ÑÐ¾Ð´Ðµ ÑÐ°Ð±Ð¾ÑÑ Ð±ÑÐ»Ð¸ ÑÐ°Ð·ÑÐ°Ð±Ð¾ÑÐ°Ð½Ñ Ð´Ð²Ðµ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¸ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ð½ÐµÐ¹ÑÐ¾Ð½Ð° Ð½Ð° Ð°Ð½Ð°Ð»Ð¾Ð³Ð¾Ð²Ð¾Ð¹ ÑÐ»ÐµÐºÑÑÐ¾Ð½Ð¸ÐºÐµ. Ð ÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ñ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ð½Ð° Ð¾Ð¿ÐµÑÐ°ÑÐ¸Ð¾Ð½Ð½ÑÑ ÑÑÐ¸Ð»Ð¸ÑÐµÐ»ÑÑ Ð¿Ð¾ÐºÐ°Ð·Ð°Ð»Ð° ÑÐµÐ·ÑÐ»ÑÑÐ°ÑÑ Ð½Ð° ÑÐ¸Ð·Ð¸ÑÐµÑÐºÐ¾Ð¹ Ð¼Ð¾Ð´ÐµÐ»Ð¸, ÑÐ¾Ð¾ÑÐ²ÐµÑÑÑÐ²ÑÑÑÐ¸Ðµ ÑÐµÐ·ÑÐ»ÑÑÐ°ÑÐ°Ð¼ Ð² ÑÐ¸Ð¼ÑÐ»ÑÑÐ¸Ð¸. Ð ÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ñ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ñ Ð¸ÑÐ¿Ð¾Ð»ÑÐ·Ð¾Ð²Ð°Ð½Ð¸ÐµÐ¼ ÑÐ¸ÑÐ¸ÑÑÐ¾ÑÐ° Ð¿Ð¾ÐºÐ°Ð·Ð°Ð»Ð° Ð¿Ð»Ð¾ÑÐ¸Ðµ ÑÐµÐ·ÑÐ»ÑÑÐ°ÑÑ Ð½Ð° ÑÐ¸Ð·Ð¸ÑÐµÑÐºÐ¾Ð¹ Ð¼Ð¾Ð´ÐµÐ»Ð¸, ÑÑÐ¾ Ð² Ð½Ð°ÑÑÐ¾ÑÑÐ¸Ð¹ Ð¼Ð¾Ð¼ÐµÐ½Ñ Ð´ÐµÐ»Ð°ÐµÑ Ð¼Ð¾Ð´ÐµÐ»Ñ Ð½ÐµÐ¿ÑÐ¸Ð¼ÐµÐ½Ð¸Ð¼Ð¾Ð¹ Ð´Ð»Ñ Ð°Ð¿Ð¿Ð°ÑÐ°ÑÐ½Ð¾Ð¹ ÑÐµÐ°Ð»Ð¸Ð·Ð°ÑÐ¸Ð¸. ÐÐ°Ð»ÑÐ½ÐµÐ¹ÑÐ¸Ð¼Ð¸ Ð½Ð°Ð¿ÑÐ°Ð²Ð»ÐµÐ½Ð¸ÑÐ¼Ð¸ Ð¸ÑÑÐ»ÐµÐ´Ð¾Ð²Ð°Ð½Ð¸Ð¹ ÑÐ²Ð»ÑÑÑÑÑ Ð¼Ð¾Ð´Ð¸ÑÐ¸ÐºÐ°ÑÐ¸Ñ ÑÐ¸ÑÐ¸ÑÑÐ¾ÑÐ½Ð¾Ð¹ ÑÑÐµÐ¼Ñ Ñ ÑÐµÐ»ÑÑ ÑÐ¼ÐµÐ½ÑÑÐµÐ½Ð¸Ñ ÐµÑ Ð½ÐµÐ´Ð¾ÑÑÐ°ÑÐºÐ¾Ð², ÐºÐ¾ÑÐ¾ÑÑÐµ Ð´ÐµÐ»Ð°ÑÑ ÐµÑ Ð½ÐµÐ¿ÑÐ¸Ð¼ÐµÐ½Ð¸Ð¼Ð¾Ð¹ Ð¸ ÑÑÐ»Ð¾Ð¶Ð½ÐµÐ½Ð¸Ðµ ÑÑÐµÐ¼Ñ Ð½Ð° Ð¾Ð¿ÐµÑÐ°ÑÐ¸Ð¾Ð½Ð½ÑÑ ÑÑÐ¸Ð»Ð¸ÑÐµÐ»ÑÑ, Ð´Ð¾Ð±Ð°Ð²Ð»ÐµÐ½Ð¸Ðµ Ð±Ð»Ð¾ÐºÐ¾Ð², Ð¾Ð±ÐµÑÐ¿ÐµÑÐ¸Ð²Ð°ÑÑÐ¸Ñ Ð¼Ð¾Ð´ÐµÐ»Ð¸ Ð±Ð¾Ð»ÑÑÐµÐµ ÑÐ¸ÑÐ»Ð¾ Ð½Ð°ÑÑÑÐ°Ð¸Ð²Ð°ÐµÐ¼ÑÑ Ð¿Ð°ÑÐ°Ð¼ÐµÑÑÐ¾Ð².
description: This work is devoted to the study of existing hardware implementations of the spike neuron model on analog electronics and the creation of a new implementation of the model on discrete electronics. Tasks that were solved during the study: 1. Research of mathematical models of the spike neuron. 2. Research of existing hardware implementations of spike neuron models on analog and digital electronics and the choice of further areas of work. 3. Research of electronic schematics of implementations of neuron models on analog electronics. 4. Designing of two new implementations of neuron models. 5. Conducting experiments for both implementations in the simulator and on the physical model and evaluating the results. As a result of the work, two implementations of the neuron model on analog electronics were designed. The implementation of the model on operational amplifiers showed results on the physical model corresponding to the results in the simulation. The implementation of the model using a thyristor showed poor results on the physical model, which currently makes the model inapplicable for hardware implementation. Further areas of research are modification of the thyristor circuit to reduce its disadvantages, which make it inapplicable and complicating the circuit on operational amplifiers, adding blocks that provide the model with a larger number of configurable parameters.