Abstract:
An AMOLED driving circuit and driving method adds an additional switching transistor to a 2T1C driving circuit. An additional switching transistor is connected to the high voltage source, a scan line and a node connected a source terminal of a driving transistor of the 2T1C driving circuit and the light-emitting device. The additional switching transistor and an original switching transistor of the 2T1C driving circuit are activated when the scan line outputs high voltage. At the time, a low voltage of a PWM voltage is added to the high voltage source not to drive the driving transistor, and a storage capacitor stores a voltage of the image data signal. When the two switching transistors turn off and a high voltage of the PWM voltage is provided to the high voltage source, the driving transistor is driven to generate a driving current to the light-emitting device.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to a driving circuit and method of an active matrix organic light-emitting device (AMOLED), and more particularly to a driving technique that uses the power pulse feed-through technique to stabilize the current flowing through the light-emitting device. 
     2. Description of Related Art 
     There are many types of flat panel display in the market, such as LCD, PDP and OLED etc. At present, the OLED products still suffer from many technique problems needed to be solved. For example, a driving voltage (V OLED ) is dropped on the organic light-emitting device when the organic light-emitting device is driven by the driving circuit. The driving voltage (V OLED ) is gradually increased with time to unsteady the driving current during the organic light-emitting device is driven, since the material characterization of the organic light-emitting device. In addition, the threshold voltage of a driving transistor in driving circuit has similar material problem. The threshold voltage is increased with time when the driving transistor is driven for a long time. The increasing threshold voltage unsteadies the driving current to affect the image quality of the organic light-emitting device. 
     With reference to  FIG. 6 , a typical OLED driving circuit with a 2T-1C configuration includes a switching transistor (M 1 ), a driving transistor (M 2 ), and a storage capacitor (C s ). The conventional driving circuit is also disclosed in prior art of the U.S. Pat. No. 6,680,580 (hereinafter &#39;580) and U.S. Pat. No. 6,677,713 (hereinafter &#39;713). A gate terminal (G) of the switching transistor (M 1 ) is connected to a scan line to receive a scanning signal (V scan ), a drain terminal (D) of the switching transistor (M 1 ) is connected to a data line to receive an image data signal (V data ), and a source terminal (S) is connected to a gate terminal (G) of the driving transistor (M 2 ) to control ON/OFF states of the driving transistor (M 2 ). If the driving transistor (M 2 ) is an n-channel type transistor, its drain terminal (D) is connected to a high or positive voltage source (V DD ) and its source terminal (S) is connected to an anode of the organic light-emitting device (OLED). The cathode of the organic light-emitting device (OLED) is connected to a low or negative voltage source (V SS ). The storage capacitor (C s ) is connected between the gate terminal (G) of the driving transistor (M 2 ) and a reference voltage (V ref ). The storage capacitor (C s ) can assist the driving transistor (M 2 ) to be kept in either the ON or OFF states. 
     When the gate terminal (G) of the switching transistor (M 1 ) receives the scanning signal (V scan ) provided by the scan line, the image data signal (V data ) is transmitted to the gate terminal (G) of the driving transistor (M 2 ) and the storage capacitor (C s ). If the voltage of the image data signal (V data ) is larger than a threshold voltage (V th ) of the driving transistor (M 2 ), the driving transistor (M 2 ) will become conducted to allow a driving current (I D2 ) to activate the light-emitting device. 
     However, with reference to  FIG. 7  and  FIG. 8 , if the organic light-emitting device (OLED) has been operated for a long time, the OLED driving voltage (V OLED ) may gradually increase which results in a reduction in the driving current (I D2 ). As a result, the brightness of the organic light-emitting device (OLED) weakens. Equations with regard to the driving current (I D2 ) in the conductive condition are shown to explain the relationship between the OLED driving voltage (V OLED ) and the brightness of the organic light-emitting device (OLED). 
     
       
         
           
             
               I 
               
                 D 
                 ⁢ 
                 
                     
                 
                 ⁢ 
                 2 
               
             
             = 
             
               
                 1 
                 2 
               
               ⁢ 
               μ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 C 
                 OX 
               
               ⁢ 
               
                 W 
                 L 
               
               ⁢ 
               
                 
                   ( 
                   
                     
                       V 
                       
                         GS 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                     - 
                     
                       V 
                       
                         th 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                   
                   ) 
                 
                 2 
               
             
           
         
       
       
         
           
             
               I 
               
                 D 
                 ⁢ 
                 
                     
                 
                 ⁢ 
                 2 
               
             
             = 
             
               
                 1 
                 2 
               
               ⁢ 
               μ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 C 
                 OX 
               
               ⁢ 
               
                 W 
                 L 
               
               ⁢ 
               
                 
                   ( 
                   
                     
                       V 
                       
                         G 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                     - 
                     
                       V 
                       
                         S 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                     - 
                     
                       V 
                       
                         th 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                   
                   ) 
                 
                 2 
               
             
           
         
       
       
         
           
             
               where 
               ⁢ 
               
                   
               
               ⁢ 
               
                 V 
                 
                   S 
                   ⁢ 
                   
                       
                   
                   ⁢ 
                   2 
                 
               
             
             = 
             
               
                 V 
                 OLED 
               
               + 
               
                 V 
                 SS 
               
             
           
         
       
       
         
           
             
               I 
               
                 D 
                 ⁢ 
                 
                     
                 
                 ⁢ 
                 2 
               
             
             = 
             
               
                 1 
                 2 
               
               ⁢ 
               μ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 C 
                 OX 
               
               ⁢ 
               
                 W 
                 L 
               
               ⁢ 
               
                 
                   ( 
                   
                     
                       V 
                       
                         G 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                     - 
                     
                       V 
                       OLED 
                     
                     - 
                     
                       V 
                       SS 
                     
                     - 
                     
                       V 
                       
                         th 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                   
                   ) 
                 
                 2 
               
             
           
         
       
     
     Based on the above equations, the decrease in driving current (I D2 ) occurs when the OLED driving voltage (V OLED ) increases. The OLED driving voltage (V OLED ) of the organic light-emitting device (OLED) increases with time while the driving current (I D2 ) decreases with time. In addition, after supplying the positive voltage to the gate and source terminals (G, S) of the driving transistor (M 2 ) for a long time, the threshold voltage (V th ) is also increased with further reference to  FIG. 9 . 
     Based on foregoing description, an unstable voltage of the organic light-emitting device (OLED) and a variable threshold voltage (V th ) of the driving transistor (M 2 ) will reduce the brightness of the organic light-emitting device (OLED). 
     Therefore, the image display of the organic light-emitting device is not good after driving for a long time. To improve material fault of the organic light-emitting device and the driving transistor, many flat panel display factories accordingly propose many modified driving circuits to overcome the fault to improve the display quality of the OLED product. 
     With reference to  FIG. 10 , the same with FIG. 4 of the &#39;713 patent, an OLED driving circuit with a 3T1C configuration is disclosed to maintain the threshold voltage (V th ) of a driving transistor (M 2 ) at a stable value after long operation time of image display. The driving circuit of the &#39;713 patent is formed by incorporating a 2T1C driving unit with an additional switching transistor (M 3 ). A gate terminal (G) of the additional switching transistor (M 3 ) is connected to another scan line, a drain terminal (D) thereof is connected to the gate terminal (G) of the driving transistor (M 2 ) of the 2T1C driving unit, and a source terminal (S) is connected to another reference voltage source (V ref2 ) with a low voltage. With further reference to  FIG. 11 , there are two pulse signals (V scanA  and V scanB ) to be supplied to the two scan lines respectively. The two pulse signals have the same frequency and a delay time exists there between. When the two pulse signals (V scanA  and V scanB ) are supplied to the two scan lines respectively, the two switching transistors (M 1 , M 3 ) will be activated alternately. Therefore, the gate terminal (G) of the driving transistor (M 2 ) receives alternate high/low voltages. Regarding to the low voltage supplied to the gate terminal (G) of the driving transistor (M 2 ), the driving transistor (M 2 ) will be turned off to stop the driving current (I D ) to the organic light-emitting device (OLED), so we called this condition as Negative bias annealing technique. Since the driving transistor (M 2 ) is alternately controlled in ON/OFF states, the variable threshold voltage (V th ) of the driving transistor (M 2 ) can be solved. However, since this 3T1C driving circuit uses one additional switching transistor (M 3 ), another scan line and reference voltage (V ref2 ) are required. Not only the aperture ratio of each pixel of the OLED product will be decreased, but also the layout of an extra control lines are more complex. In addition, the 3T1C driving circuit does not make the voltage of the organic light-emitting device (OLED) in a stable value. Therefore, the brightness of the organic light-emitting device is (OLED) still decreasing with time. 
     With reference to  FIG. 12 , the same with the FIG. 4 of the &#39;580 patent, another 3T1C configuration of an OLED driving circuit is disclosed to maintain the driving voltage of the organic light-emitting device (OLED) on a stable value even under a long time operation of displaying image. The driving circuit has a first switching transistor (M 1 ), a driving transistor (M 2 ), a storage capacitor (C S ) and a second switching transistor (M 3 ). Two gate terminals (G) of the first and second switching transistors (M 1 , M 3 ) are connected to the same scan line (V scan ). The two source terminals (S) of the first switching transistor and driving transistor (M 1 , M 2 ) are respectively connected to the two ends of the storage capacitor (Cs). The drain terminal (D) of the first switching transistor (M 1 ) is connected to the data line (V data ). The drain terminal (D) of the driving transistor (M 2 ) is connected to the high or positive voltage (V DD ). The gate terminal (G) of the driving transistor (M 2 ) is connected to the source terminal (S) of the first switching transistor (M 1 ). The drain terminal (D) of the second switching transistor (M 3 ) is connected to the source terminal (S) of the driving transistor (M 2 ). 
     The source terminal (S) of the driving transistor (M 2 ) is further connected to an anode of the organic light-emitting device (OLED) and a cathode of the organic light-emitting device (OLED) is connected to a low or negative voltage source (V SS ). 
     The second switching transistor (M 3 ) is connected between the source terminal (S) of the driving transistor (M 2 ) and a common voltage (V com ). Therefore, when the first and second switching transistors (M 1 , M 3 ) are all activated, the common voltage (V com ) is directly supplied to the source terminal (S) of the driving transistor (M 2 ). That is, the voltage of the source terminal (S) of the driving transistor (M 2 ) does not change according to the variable driving voltage (V OLED ) of the organic light-emitting device (OLED). Thus, the driving current (I D ) is represented as follow:
 
V g =V data  
 
V s =V com 
 
     
       
         
           
             
               I 
               D 
             
             = 
             
               
                 1 
                 2 
               
               ⁢ 
               μ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 C 
                 OX 
               
               ⁢ 
               
                 W 
                 L 
               
               ⁢ 
               
                 
                   ( 
                   
                     
                       V 
                       data 
                     
                     - 
                     
                       V 
                       com 
                     
                     - 
                     
                       V 
                       th 
                     
                   
                   ) 
                 
                 2 
               
             
           
         
       
     
     The driving current (I D ) can be maintained in a stable value. With further reference to  FIG. 13 , the &#39;580 patent uses a pulse signal as a frame signal, wherein the pulse is consisted of one purposely-interleaved frame (OFF) between two original frames (ON), to practice negative bias annealing technique to keep the threshold voltage (V th ) of the driving transistor (M 2 ) in a stable value. In n th  frame, since the frame state is at a high level (ON), the image data signal (V data ) is high and supplied to the gate terminal (G) of the driving transistor (M 2 ). At the same time, the first and second switching transistors (M 1 , M 3 ) are conductive when the voltage (V scan ) of the scan line is high. Meanwhile, the source terminal (S) of the driving transistor (M 2 ) obtains the common voltage (V com ) through the conductive second switching transistor (M 3 ) (Vs=V com ). The image data signal (V data ) will be supplied to the gate terminal (G) of the driving transistor (M 2 ) (V g =V data ). Further, the common voltage (V com ) is smaller than the voltage of the image data signal (V data ). Therefore, the voltage of the image data signal (V data ) subtracts the common voltage (V com ) to have the potential between the gate and source terminals (G, S) of the driving transistor (M 2 ) (V GS =V data −V com ). Since the driving transistor (M 2 ) obtains a bias voltage, the driving current (I D ) passes through the organic light-emitting device (OLED). In next frame, the frame state is low level to make the voltage of the image data signal (V data ) being lower than the common voltage (V com ). Therefore, the driving transistor (M 2 ) is not conductive to complete the negative bias annealing technique. 
     Although the driving circuit of &#39;580 patent can avoid the change in the driving current (I D ) resulted from the increased voltage of the organic light-emitting device (OLED) and maintain the threshold voltage (V th ) of the driving transistor (M 2 ) in a stable value, the driving circuit still has the drawbacks as follow: 
     1. The driving current (I D ) through the organic light-emitting device (OLED) is decreased, the brightness of the organic light-emitting device (OLED) weakens accordingly. When the voltage (V scan ) of the scan line is high, the first and second switching transistors (M 1 , M 3 ) are conductive and the gate voltage of the driving transistor (M 2 ) is equal to the voltage (Vg) of the data line. Then, the driving transistor (M 2 ) and the second switching transistor (M 3 ) are conductive. The conductive driving and second switching transistors (M 2 , M 3 ) respectively have an inner resistance (R M2 ) (R M3 ), so the voltage (V S ) of the source terminal of the driving transistor (M 2 ) is represented by 
                 R     M   ⁢           ⁢   3           R     M   ⁢           ⁢   2       +     R     M   ⁢           ⁢   3           ×       (       V   DD     -     V   COM       )     .           
Therefore, the voltage (V S ) of the source terminal of the driving transistor (M 2 ) is not equal to the common voltage (Vcom).
 
     2. The &#39;580 patent uses a pulse signal as a frame signal, wherein the pulse is consisted of one purposely-interleaved frame (OFF) between two original frames (ON) to practice negative bias annealing technique to maintain the threshold voltage (Vth) in a stable value. Therefore, the original frame is shortened, as a result, the image display quality of the OLED product is affected. 
     With reference to  FIG. 14 , another 3T1C driving circuit disclosed by Li in the U.S. Pat. No. 6,756,741 (hereinafter &#39;741) has a first and second switching transistors (M 1 , M 2 ), a driving transistor (M 3 ) and a storage capacitor (C S ). Two gate terminals (G) of the first and second switching transistors (M 1 , M 2 ) are connected to the same scan line. Two drain terminals (D) of the second switching transistor (M 2 ) and the driving transistor (M 3 ) are connected to the high or positive voltage source (V DD ). A source terminal (S) of the second switching transistor (M 2 ) and a gate terminal (G) of the driving transistor (M 3 ) are connected to one end of the storage capacitor (C S ). A drain terminal (D) of the first switching transistor (M 1 ) and a source terminal (S) of the driving transistor (M 2 ) are connected to the other end of the storage capacitor (C S ) and an anode of the organic light-emitting device (OLED). A cathode of the organic light-emitting device (OLED) is connected to ground. 
     When the scan line has a high voltage, the first and second switching transistors (M 1 , M 2 ) are turned on. At the time, the two ends of the storage capacitor (C S ) respectively obtain a voltage of the image data signal (V data ) and a high voltage source (V DD ). The potential between the gate and source terminals (G, S) of the driving transistor (M 3 ) can be driven by subtracting the voltage of the image data signal from the high voltage source (V GS =V DD −V data ). The bias voltage of the driving transistor (M 3 ) is affected by the voltage of the organic light-emitting device (OLED). However, the voltage over the storage capacitor (C S ) is not equal to the voltage of the image data signal (V data ) to generate a static current, since the first switching transistor (M 1 ) and the organic light-emitting device (OLED) are resistance elements. Therefore, quality of the image display is worse than that of the foregoing mentioned 3T1C driving circuits in &#39;580 and &#39;713 patents. In addition, the &#39;741 patent still has the problem of variable threshold voltage. 
     Therefore, the present invention provides a new 3T1C driving circuit for AMOLED product to overcome the material faults of organic light-emitting device and the driving transistor caused unstable driving current. 
     SUMMARY OF THE INVENTION 
     The main objective of the present invention is to provide an AMOLED driving circuit that not only maintains a threshold voltage of a driving transistor and voltage of one light-emitting device in a stable value, but an addition switching transistor does not cause any negative effective related to quality of image display. 
     An AMOLED driving circuit and driving method adds an additional switching transistor to a 2T1C driving circuit. An additional switching transistor is connected to the high voltage source, a scan line and a node connected a source terminal of a driving transistor of the 2T1C driving circuit and the light-emitting device. The additional switching transistor and an original switching transistor of the 2T1C driving circuit are activated when the scan line outputs high voltage. At the time, a low voltage of a PWM voltage is added to the high voltage source not to drive the driving transistor, and a storage capacitor stores a voltage of an image data signal. When the two switching transistors turn off and a high voltage of the PWM voltage is provided to the high voltage source, the driving transistor is driven to generate a driving current to the light-emitting device. 
     Other objectives, advantages and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG. 1  is a circuit diagram of a first embodiment of a driving circuit in accordance with the present invention; 
         FIG. 2  is a waveform diagram of the driving circuit in accordance with the present invention; 
         FIG. 3  is an operation schematic diagram in three frames in accordance with the present invention; 
         FIG. 4A  is a diagram of voltage waveforms of input signals, when the driving circuit receives a constant high voltage of the image data signal from a data line; 
         FIG. 4B  is a diagram of voltage waveforms of a gate and a source terminals of a driving transistor of the driving circuit while the constant high voltage of the image data signal is added to the driving circuit; 
         FIG. 4C  is a diagram of a current waveform of a driving current generated by the driving transistor of the driving circuit while the constant high voltage of the image data signal is added to the driving circuit; 
         FIG. 5A  is a diagram of voltage waveforms of input signals, when the driving circuit receives a constant low voltage of the image data signal from a data line; 
         FIG. 5B  is a diagram of voltage waveforms of the gate and a source terminals of a driving transistor of the driving circuit while the constant low voltage of the voltage of the image data signal from a data line; 
         FIG. 5C  is a diagram of a current waveform of a driving current generated by the driving transistor of the driving circuit while the driving circuit receives a constant low voltage of image data signal from a data line; 
         FIG. 6  is a circuit diagram of a 2T1C driving circuit in accordance with the prior art; 
         FIG. 7  is a voltage waveform of a driving voltage of a light-emitting device driven by the 2T1C driving circuit of  FIG. 6 ; 
         FIG. 8  is a current waveform of a driving current of a driving transistor of the 2T1C driving circuit of  FIG. 6 ; 
         FIG. 9  is a voltage waveform of a threshold voltage of the driving transistor of the 2T1C driving circuit of  FIG. 6 ; 
         FIG. 10  is a circuit diagram of a first 3T1C driving circuit in accordance with the U.S. Pat. No. 6,680,580; 
         FIG. 11  is a diagram of voltage waveforms of two scan lines of the 3T1C driving circuit of  FIG. 10 ; 
         FIG. 12  is a circuit diagram of a second 3T1C structure driving circuit in accordance with the U.S. Pat. No. 6,680,580; 
         FIG. 13  is a diagram of voltage waveforms of input signals of the second 3T1C driving circuit of  FIG. 12 ; and 
         FIG. 14  is a circuit diagram of a third 3T1C structure driving circuit in accordance with the U.S. Pat. No. 6,756,741. 
     
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT 
     With reference to  FIG. 1 , a first embodiment of an AMOLED driving circuit controls a light-emitting device, such as organic light-emitting device, in one pixel. The driving circuit is connected to a scan line providing a scanning voltage (V scan ), a data line providing a image data signal (V data ), a controllable voltage source (V DD ) having a pulse width modulation signal, a constant low voltage source (V SS ) having a constant voltage and a light-emitting device ( 10 ). 
     Transistors (M 1 , M 2 , M 3 ) in the driving circuit can be N-channel TFT. Each one has a gate, a source and a drain terminals (G, S, D). In this preferred embodiment, each transistor (M 1 , M 2 , M 3 ) is the N-channel TFT. The source terminal (S) of the first switching transistor (M 1 ) is connected to the data line, the drain terminal (D) of the first switching transistor (M 1 ) is connected to one end of the storage capacitor (Cs) and a gate terminal (G) is connected to the scan line. 
     The drain terminal (D) of the driving transistor (M 2 ) is connected to the controllable voltage source (V DD ), a source terminal (S) of the driving transistor (M 2 ) is connected to the other end of the storage capacitor (C S ), and the gate terminal (G) is connected to the source terminal (S) of the first switching transistor (M 1 ) and the end of the capacitor (C S ). 
     The drain terminal (D) of the second switching transistor (M 3 ) is connected to the controllable voltage source (V DD ), the source terminal (S) of the second switching transistor (M 3 ) is connected to the source terminal (S) of the driving transistor (M 2 ) and the gate terminal (G) of the second switching transistor (M 3 ) is connected to the scan line. 
     Since the preferred embodiment of the AMOLED driving circuit uses N-channel TFT, the anode of the light-emitting device ( 10 ) is connected to the source terminal (S) of the driving transistor (M 2 ) and the cathode terminal of the light-emitting device ( 10 ) is connected to the low voltage terminal (V SS ). 
     With further reference to  FIG. 2 , the diagram shows voltage waveforms of the scan line (V scan ), the data line (V data ), the controllable voltage source (V DD ), the low voltage terminal (V SS ) and a current waveform of a driving current (I D ) of the light-emitting device ( 10 ). The controllable voltage source (V DD ) outputs a pulse width modulation (PWM) signal and the modulating cycle of the PWM signal is corresponding to one frame time period. For example if the operating cycle of the PWM signal is adjusted to 50%, the controllable voltage source (V DD ) provides the high voltage to the drain terminals (D) of the driving transistor (M 2 ) and the second switching transistor (M 3 ) in a half of the frame. 
     Therefore, in a half of the frame, the source terminal (S) of the driving transistor (M 2 ) obtains the low voltage from the controllable voltage source (V DD ) through the activated second switching transistor (M 3 ). When the scan line (V scan ) provides a low voltage, the first and second switching transistors (M 1 , M 3 ) are not activated, but the storage capacitor (C S ) has stored the constant voltage of the image data signal to avoid the variation of the driving voltage for the light-emitting device ( 10 ). In the other half of the frame, the controllable voltage source (V DD ) outputs the high voltage to activate the driving transistor (M 2 ) to produce a driving current (I D ) activating the light-emitting device ( 10 ). 
     Based on the foregoing description, with further reference to  FIG. 3 , since the controllable voltage source (V DD ) provides the PWM signal with high and low voltage levels, the driving circuit has two operations during one frame time period, as follow: 
     1. In the former half frame, the driving circuit is used to store the voltage of the image data signal because the first and second switching transistors (M 1 , M 3 ) are activated by the high voltage (V scan ) provided by the scan line. 
     2. In the later half frame, the driving circuit is used to drive the light-emitting device ( 10 ) to emit light since the driving transistor (M 2 ) is activated by the high voltage level output from the controllable voltage source (V DD ). 
     Further, the controllable voltage source (V DD ) with the PWM signal also solves that the driving transistor (M 2 ) does not have a variable threshold voltage (V th ) when the driving transistor (M 2 ) has been operated for a long time. Since the driving transistor (M 2 ) is mainly used to provide a driving current (I D ) to the light-emitting device ( 10 ), the driving transistor (M 2 ) has to be fabricated with a large size. However, the large size of the driving transistor (M 2 ) will incur a large parasitic capacitor (C gd2 ) between its gate and drain terminals. Therefore, the voltage of the gate terminal (G) of the driving transistor (M 2 ) increases with time, so the gate terminal (G) has a positive voltage deviation (ΔV N ). Since the controllable voltage source (V DD ) outputs a PWM signal, the positive voltage deviation (ΔV N ) can compensate the variable threshold voltage (V th ). Since the first and second switching transistors (M 1 , M 3 ) also have parasitic capacitors (C gd1 , C gd3 ) respectively between their gate and drain terminals (G, D), the positive voltage deviation (ΔV N ) can be calculated by the equations as follow:
 
 Q   charge   =C   gd1 ×( V   N   −V   G )+ C   gd2 ( V   N   −V   DD )+ C   S ×( V   N   −V   P )
 
 Q   discharge   =C   gd1 ×( V   N   ′−V   G ′)+ C   gd2 ( V   N   ′−V   DD ′)+ C   S ×( V   N   ′−V   P ′)
 
Where, Q charge =Q discharge ;
 
 C   gd1   V   N   −C   gd1   V   G   +C   gd2   V   N   −C   gd2   V   DD   +C   S   V   N   −C   S   V   P =
 
 C   gd1   V   N   ′−C   gd1   V   G   ′+C   gd2   V   N   ′−C   gd2   V   DD   ′+C   S   V   N   ′−C   S   V   P ′
 
 C   gd1   ΔV   N   −C   gd1   ΔV   G   +C   gd2   ΔV   N   −C   gd2   ΔV   DD   +C   S   ΔV   N   −C   S   ΔV   P =0
 
     
       
         
           
             
               Δ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 V 
                 N 
               
             
             = 
             
               
                 [ 
                 
                   
                     
                       C 
                       
                         gd 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         1 
                       
                     
                     ⁢ 
                     Δ 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     
                       V 
                       G 
                     
                   
                   + 
                   
                     
                       C 
                       
                         gd 
                         ⁢ 
                         
                             
                         
                         ⁢ 
                         2 
                       
                     
                     ⁢ 
                     Δ 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     
                       V 
                       DD 
                     
                   
                   + 
                   
                     
                       C 
                       S 
                     
                     ⁢ 
                     Δ 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     
                       V 
                       P 
                     
                   
                 
                 ] 
               
               
                 
                   C 
                   
                     gd 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     1 
                   
                 
                 + 
                 
                   C 
                   
                     gd 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     2 
                   
                 
                 + 
                 
                   C 
                   S 
                 
               
             
           
         
       
     
     To prove that the positive voltage deviation (ΔV N ) can compensate the variable threshold voltage (V th ) of the driving transistor (M 2 ), the positive voltage deviation (ΔV N ) replaces the driving current (I D ) in the following equation: 
     
       
         
           
             
               I 
               D 
             
             = 
             
               
                 1 
                 2 
               
               ⁢ 
               μ 
               ⁢ 
               
                   
               
               ⁢ 
               
                 C 
                 OX 
               
               ⁢ 
               
                 W 
                 L 
               
               ⁢ 
               
                 
                   ( 
                   
                     
                       V 
                       GS 
                     
                     - 
                     
                       Δ 
                       ⁢ 
                       
                           
                       
                       ⁢ 
                       
                         V 
                         N 
                       
                     
                     - 
                     
                       V 
                       th 
                     
                     - 
                     
                       Δ 
                       ⁢ 
                       
                           
                       
                       ⁢ 
                       
                         V 
                         
                           TH 
                           , 
                           shift 
                         
                       
                     
                   
                   ) 
                 
                 2 
               
             
           
         
       
     
     Since the positive voltage deviation (ΔV N ) and shift voltage (V TH,shift ) of the threshold voltage (V th ) increase with time, the positive voltage deviation (ΔV N ) compensates the increase in the threshold voltage (V th ) according to the foregoing equations. Therefore, in one frame, the positive voltage deviation (ΔV N ) generated by the parasitic capacitor (C gd2 ) at the rising time of the controllable voltage source compensates the increase of the threshold voltage (V th ). 
     With reference to  FIGS. 4A to 4C , these diagrams show different voltage waveforms of the driving circuit in one frame when the data line outputs a constant high voltage of the image data signal (5 V). Referring to  FIG. 4B , the voltage waveforms of the gate and source terminals (G, S) of the driving transistor (M 2 ) show the positive voltage deviation (ΔV N ) generated by the parasitic capacitor (G gd2 ) at the rising time of the controllable voltage source (V DD ). Referring to  FIG. 4C , the driving current (about 1.5 μA) is generated by the driving transistor at the “ON” state when the high modulated high voltage exists. 
     With reference to  FIGS. 5A to 5C , the diagrams show voltage waveforms of the driving circuit in one fame when the data line outputs a constant low voltage of the image data signal (about 0 V). Referring to  FIG. 5B , the voltage waveforms of the gate and source terminals (G, S) of the driving transistor (M 2 ) show the positive voltage deviation (ΔV N ) generated by the parasitic capacitor (C gd2 ) at the rising time of the controllable voltage source. Referring to  FIG. 5C , the driving current (about 0 μA) is generated by the driving transistor (M 2 ) at “ON” state when the controllable voltage source (V DD ) exists. 
     The AMOLED driving circuit is a 3T1C structure and overcomes drawbacks existing in the conventional driving circuit. The present invention not only compensates the variable threshold voltage by a driving method but also maintains the driving current in a stable value. Furthermore, the driving circuit does not add any other external control lines to keep the layout of the AMOLED simple. 
     Even though numerous characteristics and advantages of the present invention have been set forth in the foregoing description, together with details of the structure and function of the invention, the disclosure is illustrative only. Changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.