Abstract:
The present invention is related to a method of physical page allocation for speeding up the access speed of flash memory with multiple memory chips. There are steps of: defining N sequential pages as a page set, wherein N is a positive number; allocating a first page set into a first memory chip; allocating a second page set into a second memory chip, wherein the second page set is next to the first page set; allocating a third page set into the first memory chip; allocating a forth page set into the second memory chip, where in the forth page set is next to the third page set.

Description:
FIELD OF THE INVENTION  
         [0001]    The present invention is related to a method of physical page allocation flash memory, particularly to a method for speeding up the access speed of flash memory.  
         BACKGROUND OF THE INVENTION  
         [0002]    Flash memory is a non-volatilized memory. As well as the EEPROM (electrical erasable and programmable read only Memory), the data may be erased by electronic method and modified for thousands to millions times sequentially. And, the data will be saved for almost ten years without lost after power off. What the flash memory is different from EEPROM is that flash memory has a lower cost, a higher speed and higher bit density. So, the flash memory has being taken place with EEPROM gradually and becomes the most potential technique in the non-volatilized memory.  
           [0003]    Please refer to FIG. 1. The physical page allocation of conventional flash memory uses a cascade mode and starts from memory chip CS 0  to allocate pages from Page-0 to Page-m. The memory chip CS 1  follows the memory chip CS 0  and allocates pages from Page-m+1. Accordingly, the allocation doesn&#39;t complete until the memory chip CS 3  allocates to the last page Page-n.  
           [0004]    [0004]FIG. 2 shows the access timing flow chart of the conventional flash memory. Due to the physical page allocation of the conventional flash memory uses a cascade mode, the data write-in procedure is one by one. That is, the second data doesn&#39;t write-in until the first data is written completely. This is why the access speed of the conventional flash memory cannot be improved. Due to the fast development of semiconductor process, the capacity of flash memory upgrades very quickly. Therefore, to speed up the access time is a big issue.  
         SUMMARY OF THE INVENTION  
         [0005]    An objective of the present invention is to provide a physical page allocation method for speeding up the access of flash memory.  
           [0006]    Another objective of the present invention is to provide a physical page allocation method for allocating the first page or first page set into the first memory chip, and the second or second page set into the second chip. So that, when a huge amount and sequential data is written, the second memory chip can process the writing-in procedure for the second page data without waiting for the data writing of the first memory chip.  
         BRIEF DESCRIPTION OF THE INVENTION  
         [0007]    According to the present invention, a method for a physical page allocation of multiple memory chips comprises steps of: defining N sequential pages as a page set, wherein N is a positive integer; allocating a first page set into a first memory chip; allocating a second page set into a second memory chip, wherein the second page set is sequentially next to the first page set; allocating a third page set into the first memory chip; and allocating a fourth page set into the second memory chip, wherein the fourth page set is sequentially next to the third page set.  
           [0008]    In accordance with one aspect of the present invention, the memory is a flash memory.  
           [0009]    In accordance with one aspect of the present invention, the memory size of each page is 512 Bytes.  
           [0010]    In accordance with one aspect of the present invention, the memory size of each page set is 512*N Bytes.  
           [0011]    In accordance with one aspect of the present invention, according to the third page next to the second page set, the allocation method is a 2-way interleave mode.  
           [0012]    According to the present invention, a method for physical allocation for multiple memory chips comprises steps of:  
           [0013]    Defining N sequential pages-as a page set, wherein N is a positive integer;  
           [0014]    Allocating a first page set into a first memory chip;  
           [0015]    Allocating a second page set into a second memory chip, wherein the second page set is sequentially next to the first page set;  
           [0016]    Allocating a third page set into a third memory chip;  
           [0017]    Allocating a fourth page set into a fourth memory chip, wherein the fourth page set is sequentially next to the third page set.  
           [0018]    Allocating a fifth page set into the first memory chip;  
           [0019]    Allocating a sixth page set into the second memory chip, wherein the sixth page set is sequentially next to the fifth page set.  
           [0020]    Allocating a seventh page set into the third memory chip; and  
           [0021]    Allocating a eighth page set into the fourth memory chip, wherein the eighth page set is sequentially next to the seventh page set.  
           [0022]    In accordance with one aspect of the present invention, the memory is a flash memory.  
           [0023]    In accordance with one aspect of the present invention, the memory size of each page is 512 Bytes.  
           [0024]    In accordance with one aspect of the present invention, the memory size of each page set is 512*N Bytes.  
           [0025]    In accordance with one aspect of the present invention, according to the fifth page next to the second page set and the seventh page set next to the fourth page sets, the allocation method is a 2-way interleave mode.  
           [0026]    In accordance with one aspect of the present invention, according to the third page set next to the second page set, the seventh page set next to the sixth page set and the fifth page set next to the fourth page set, the allocation method is a 4-way interleave mode.  
           [0027]    The present invention may best be understood through the following description with reference to the accompanying drawings, wherein: 
       
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0028]    [0028]FIG. 1 shows a conventional physical page allocation method of flash memory;  
         [0029]    [0029]FIG. 2 shows the access clock diagram of the conventional flash memory;  
         [0030]    [0030]FIG. 3 shows a physical page allocation method of memory according to the present invention;  
         [0031]    [0031]FIG. 4 shows an access clock diagram according to the present invention;  
         [0032]    [0032]FIG. 5 shows a physical page allocation method of memory by 4-way interleave mode solution;  
         [0033]    [0033]FIG. 6 shows a physical page allocation of memory wherein the memory size of each page is 1024 Bytes; and  
         [0034]    [0034]FIG. 7 shows a physical page allocation of memory wherein the memory size of each page is 2048 Bytes. 
     
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT  
       [0035]    Please refer FIG. 3. In the upper diagram of FIG. 3, there is a page set having a page, and the memory size of each page is 512 Bytes. In the lower diagram of FIG. 3, each page set contains 4 pages, and the memory size is 2048 Bytes. The detail description of the upper diagram of FIG. 3 is introduced as follows.  
         [0036]    Please refer the upper diagram of FIG. 3. This is an example of 2-way interleave mode of physical page allocation method according to the present invention. We firstly interleave the memory chip CS 0  (the first memory chip) and CS 1  (the second memory chip) for page allocation, that is, allocating Page  0  (the first page set, there is only one page in the page set when N=1) into CS 0 , allocating Page  1  (the second page set, there is only one page in the page set when N=1) into CS 1 , and then allocating Page  2  (the third page set, there is only one page in the page set when N=1) into CS 0 , allocating Page  3  (the fourth page set, there is only one page in the page set when N=1) into CS 1 , etc., until allocating Page m−1 into CS 0  and Page m into CS 1 . After allocating the memory size of memory chip CS 0  and CS 1 , we keep on interleave the other pages and allocating them into memory chip CS 2  and CS 3 , that is, allocating Page m+3 into CS 2 , allocating Page m+4 into CS 3 , etc., until allocating Page n−1 into CS 2  and Page n into CS 3 .  
         [0037]    [0037]FIG. 4 shows the access clock diagram according to the present invention. Due to the usage of interleave mode in the physical page allocation, each page and its neighbored pages all are allocated in the different memory chips, so whenever the actual write-in procedure begins to process after the program command starting (at this moment the busy signal RnB 0  will be changed from high voltage level to low voltage level). The memory cell will be able to process the write-in procedure of the next data without waiting for the actual write-in activity completes, especially for writing huge and sequential data into the memory. Therefore, this physical page allocation with 2-way interleave mode is able to improve the access speed for at least 2 times than the conventional technique.  
         [0038]    [0038]FIG. 5 is another preferred embodiment according to the present invention. 4-way interleave mode is adopted in the physical page allocation solution. The memory size of each page is 512 Bytes. In this figure, each of pages are interleaved and allocated into memory chip CS 0  (the first memory chip)          CS 1  (the second memory chip)          CS 2  (the third memory chip) and CS 3  (the fourth memory chip). That is, Page  0  (the first page set, there is only one page in this page set when N=1), Page  1  (the second page set, there is only one page in this page set when N=1), Page  2  (the fifth page set, there is only one page in this page set when N=1) and Page  3  (the sixth page set, there is only one page in this page set when N=1) are allocated into CS 0           CS 1           CS 2  and CS 3  respectively. And, then Page  4  (the third page set, there is only one page in this page set when N=1), Page  5  (the fourth page set, there is only one page in this page set when N=1), Page  6  and Page  7  will be allocated into CS 0           CS 1           CS 2  and CS 3  respectively, etc. Finally, Page n−3          Page n−2          Page n−1 and Page n are allocated into CS 0 , CS 1 , CS 2 , and CS 3 . The access clock diagram of this physical page allocation by 4-way interleave mode is also shown as FIG. 4. So, whenever the actual write-in procedure of data begins to process after program command starting (at this moment the busy signal RnB 0  will be changed from high voltage level to low voltage level), the memory cell will be able to process the write-in procedure of next data without waiting for the actual write-in activity completes, especially for writing huge and sequential data into the memory. Therefore, this physical page allocation with 4-way interleave mode is able to improve the access speed for at least 4 times than the conventional technique.  
         [0039]    [0039]FIG. 6 is another preferred embodiment according to the present invention, wherein each of two 512 Bytes pages is merged as a page set (N=2), so the memory size of each page set is 1024 Bytes. And the physical page allocation of memory is able to use 4-way interleave mode or 2-way interleave mode. In this figure, each page set will be interleaved and allocated into memory chip CS 0 , CS 1 , CS 2  and CS 3 . That is, Page  0 /Page  1 , Page  2 /Page  3 , Page  4 /Page  5 , Page  6 /Page  7  are allocated into CS 0 , CS 1 , CS 2 , and CS 3  respectively. And, then Page  8 /Page  9 , Page  10 /Page  11 , Page  12 / Page  13 , and Page  14 /Page  15  keep on allocating into CS 0 , CS 1 , CS 2 , and CS 3 , etc. Finally, Page n−7/ Page n−6, Page n−5/ Page n−4, Page n−3/Page n−2, and Page n−1/Page n are allocated into CS 0 , CS 1 , CS 2 , and CS 3 .  
         [0040]    [0040]FIG. 7 is another preferred embodiment according to the present invention, wherein each of four 512 Bytes pages will be merged as a page set (N=4), so the memory size of each page set is 2048 Bytes, and the physical page allocation of memory is able to use 4-way interleave mode or 2-way interleave mode. In this figure, each page set will be interleaved and allocated into memory chip CS 0 , CS 1 , CS 2  and CS 3 , that is, Page  0  to Page  3 , Page  4  to Page  7 , Page  8  to Page  11 , Page  12  to Page  15  are allocated into CS 0 , CS 1 , CS 2 , and CS 3  respectively. And, then Page  16  to Page  19 , Page  20  to Page  23 , Page  24  to Page  27 , and Page  28  to Page  31  keep on allocating into CS 0 , CS 1 , CS 2 , and CS 3 , etc. Finally, Page n−15 to Page n−12, Page n−11 to Page n−8, Page n−7 to Page n−4, and Page n−3 to Page n are allocated into CS 0 , CS 1 , CS 2 , and CS 3 .  
         [0041]    The access clock diagram of the examples in FIG. 6 and FIG. 7 can also be shown as FIG. 4 by the physical page allocation with 2-way interleave mode or 4-way interleave mode. And, the writing-in speed will be enhanced to at least 2 to 4 times than the conventional technique. Further more, if the flash memory size of each page set is larger than each single page, then they are able to be merged together into a read command for physical reading activity. Then the sequential read commands will not be re-executed next time to process the read activity directly, to achieve the high access target by saving the waiting time of components.  
         [0042]    The present invention provides an improvement solution to the conventional technique, by allocating each page or page set of the memory and its neighbored pages or page sets into different memory chips, whenever the actual write-in procedure of each data begins to process after program command starting, the memory cell will be able to process the write-in procedure of the next data without waiting for the actual write-in activity completes, especially for writing huge and sequential data into the memory. Therefore, the present invention is able to speed up the access speed of memory. The enhancement of the present invention is, the access speed of memory, especially for flash memory, will be enhanced to at least 2 to 4 times than the conventional technique by 2-way interleave mode or 4-way interleave mode in the physical page allocation, and then we may achieve the objective of speed up the access speed of memory.  
         [0043]    While the invention has been described in terms of what are presently considered to be the most practical and preferred embodiments, it is to be understood that the invention need not be limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.