Abstract:
An electrical circuit device includes a semiconductor component which has power terminals and a control terminal electrically insulated from the power terminals, for applying a control voltage, and a control terminal contact surface for contacting the control terminal for measuring the electrical behavior of the semiconductor component. A connection device is provided, via which the control terminal is electrically connectable to a series device, the connection device being transferable from a nonconductive state into a conductive state, in which the control terminal is connected to the series device.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to a circuit device having a semiconductor component. 
     2. Description of the Related Art 
     Voltage-controlled power semiconductor switch components, e.g., metal-oxide-semiconductor field-effect transistor (“MOSFET) or isolated gate bi-polar transistor (“IBGT), are generally connected at their gate, which is used as the control input, to a series device, which may be an activation, driver, and/or protective circuit. Active clamping circuits are known as the protective circuit, by which a power transistor is actively notched up if a clamping voltage is exceeded and in this way the voltage is limited. If the circuit is designed as an integrated circuit (IC), the clamping circuit may be monolithically integrated into the component. 
     The gate is generally electrically separated from the conductive semiconductor areas of the power terminals via a gate oxide layer. For proper function, the gate must be sufficiently insulated; this property may be tested by measuring the gate leakage current before the circuit is put into operation. Furthermore, the semiconductor component may be subjected to a gate stress test, in which a high voltage is applied between the gate and a power terminal, e.g., between gate and source, and pre-aging of the gate oxide layer is performed to prevent early failures in the field (burn in). 
     Due to the fixed wiring of the semiconductor component with the series device, however, the problem results that the gate leakage current for testing the gate oxide quality may not be measured independently of the current flowing through the series device. 
     In order to nonetheless allow such a measurement, sometimes two bond pads which are not contacted with one another are provided, one of which is connected to the gate and the other of which is connected to the series device, so that initially a measurement may be carried out by contacting the gate measuring pad using a test needle and subsequently the two bond pads may be contacted with one another by a wire bond. 
     For this purpose, however, a manufacturing step of bonding is necessary, which causes additional costs and for which a corresponding installation space is necessary, which interferes in particular in the case of an integrated circuit. Furthermore, wire bonds are sensitive to mechanical influences, so that their automotive suitability is often limited with respect to the typical shocks. 
     Furthermore, it is known to irreversibly destroy structures. In the case of safety structures or “fuse” structures, for example, the structure is transferred by an electrical pulse or a laser cut, for example, from a low-resistance, i.e., generally sufficiently conductive state, into a high-resistance, i.e., essentially insulating state. Accordingly, structures are also known which may be transferred in the reverse direction, i.e., from a high-resistance initial state into a low-resistance state. U.S. Pat. No. 5,818,749 and U.S. Pat. No. 6,773,967 disclose such fusible link structures, which are also referred to as “antifuses” and may be irreversibly transferred by a power pulse from a high-resistance state into a low-resistance state. In this case, a pn-transition is destroyed in U.S. Pat. No. 5,818,749, and a dielectric, insulating layer is destroyed in U.S. Pat. No. 6,773,967. 
     BRIEF SUMMARY OF THE INVENTION 
     According to the present invention, between the control terminal, i.e., in particular a gate, and the series device, a connection device is provided, which is initially sufficiently insulating or high-resistance to allow a measurement of the semiconductor component and may subsequently be transferred into a conductive or low-resistant state, in which it therefore connects the control terminal to the series device. The measurement may in particular be a gate leakage current measurement and/or a gate stress measurement. The series device may be part of the circuit device according to the present invention or may be external. 
     In contrast to conventional systems having subsequently required bonding, according to the present invention, no subsequent attachment of conductive additional means is fundamentally necessary, but rather the already existing connection device may be transferred into its conductive state. Therefore, according to the present invention, the complete measurement may be performed initially, and subsequently, the final contact may be implemented directly between the control terminal or gate of the power semiconductor element and the series device by transferring the connection device into its conductive state. 
     According to the present invention, both an irreversible transfer and also a reversible transfer from the high-resistance state into the low-resistance state may be performed. To implement an irreversible transfer, an antifuse structure may be implemented in particular, which is transferred by a power pulse into its conductive state. The antifuse structure may be integrated according to the present invention into the layer design of the additional circuit; for this purpose, in particular an insulating layer may initially be implemented below the metal layer of the gate measuring pad and above a conductive layer, e.g., a semiconductor layer, the insulating layer subsequently being destroyed while forming a conductive connection, e.g., by molten metal entering into the destroyed area. 
     Therefore, by structuring a shared metal layer, two initially separate pads (contact surfaces) or pad areas may be implemented, one of which is electrically connected to the conductive semiconductor layer, e.g., a highly doped polysilicon layer, which is separated from the other pad by the insulating layer. By contacting the two pads, the power pulse may be conducted through the antifuse structure, i.e., the insulating layer, after the measurement, without other parts of the circuit device being impaired thereby; after the antifuse structure is transferred into its conductive state, the two pad areas are able to implement a shared pad for the subsequent contacting of the gate. 
     A connection device which is reversibly transferable between its high-resistance state and its low-resistance state may be achieved, for example, by using semiconductor switch components, e.g., MOSFETs, which are activated differently during the initial measurements or tests than in the following permanent contacting of the gate. The different activation may be achieved by a suitable signal pad, to which a signal is applied for the test and which is subsequently set to a defined potential, for example, in order to allow the conductive connection. Furthermore, subsequent changes of the activation of the semiconductor switch are possible, e.g., by a laser cut or an antifuse connection in an activation line of the signal pad or a control path of the connection device, so that an irreversible transfer into its conductive state may also be performed if a semiconductor switch device is used. 
     The semiconductor switch component may be integrated in particular. In particular, it may in turn also form a discrete component, i.e., a semiconductor switch component, for example, into which the connection device and optionally a clamping structure are already integrated, so that it may be contacted as a typical semiconductor component and initially allows the measurement or measurements in the contacted state, and subsequently is finally contacted by transferring the connection device into its conductive state. 
     Several advantages therefore result according to the present invention. Thus, measurements are possible on the semiconductor component, in particular measurements of the gate leakage current and a gate stress test, without the series device already also being contacted in this case, thus preventing possible corruption of the measurement or possible impairment due to applied voltage. After the measurement, complex bonding by a wire bond, i.e., additional conductive means to be attached, is dispensed with; the final contacting is performed by transferring the already present connection device into its conductive state, which is possible with relatively little effort. The circuit device according to the present invention requires less space for this purpose than conventional actuators to be bonded, the safety in relation to external effects, in particular vibrations and accelerations, being increased and therefore a high automotive suitability also being ensured. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         FIG. 1  shows a circuit diagram of a circuit device according to the present invention according to one specific embodiment having clamping of the drain gate voltage and gate source voltage. 
         FIG. 2  shows a circuit diagram of a circuit device according to another specific embodiment having only one clamping. 
         FIG. 3   a  shows an illustration of the layer structure of a semiconductor component according to the present invention before the irreversible contacting. 
         FIG. 3   b  shows the illustration from  FIG. 3   a  after the irreversible contacting. 
         FIGS. 4   a ,  4   b  and  4   c  show the step of connecting or contacting by applying a power pulse according to various specific embodiments. 
         FIG. 5  shows the design of a measuring pad and gate bond pad according to one specific embodiment. 
         FIG. 6  shows a circuit diagram of a circuit device according to another specific embodiment having reversibly activatable gate activation. 
         FIG. 7  shows a circuit diagram of another specific embodiment having reversibly activatable gate activation. 
         FIG. 8  shows a circuit diagram of another specific embodiment having irreversibly activatable gate activation. 
         FIG. 9  shows a circuit diagram of another specific embodiment. 
         FIG. 10  shows the signal curves of various potentials of the specific embodiment of  FIG. 9  as a function of time. 
     
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     A circuit device  1  according to the present invention according to a first specific embodiment is shown in  FIG. 1 , which has a power MOSFET  2 , a gate bond pad  3 , and a series device  4 , which is connected upstream from the gate of MOSFET  2  and is a protection device  4  here, in particular a clamping structure having Zener diodes  4 . 1 ,  4 . 2 ,  4 . 3 ,  4 . 4  as shown. Furthermore, according to the present invention, a measuring pad  5  and an antifuse  6  are provided in such a way that antifuse  6  is connected between measuring pad  5  and gate bond pad  3 . Measuring pad  5 , antifuse  6 , and gate bond pad  3  are therefore connected in series upstream from gate  2 . 0  of MOSFET  2  and are clamped between the drain and the source of MOSFET  2  by clamping structure  4 . In addition, drain terminal  2 . 1  and source terminal  2 . 2  are shown in  FIG. 1 , which may also be designed as bond pads, for example; gate oxide  2 . 4  (not explicitly shown in the switch symbol) is indicated downstream from gate  2 . 0 . Circuit device  1  shown in  FIG. 1  may be implemented by discrete components or may also be integrated. 
     Antifuse  6  is not conductive in the initial state shown, i.e., it blocks or behaves like a high-resistance resistor. Antifuse  6  may be irreversibly transferred into an electrically conductive, i.e., low-resistance, state by a power pulse. 
     In the initial state shown having high-resistance antifuse  6 , a measurement of the gate leakage current may be performed in that a voltage is applied between gate bond pad  3  and one of power terminals  2 . 1  and  2 . 2 , without a relevant current flowing through protection device  4 , since the current is negligible due to antifuse  6  and has no relevant influence on the measurement result; if the gate leakage current is sufficiently low and is below the permissible limiting value, it is fundamentally also not relevant in this case if a relevant amount of the measured current flows via protection device  4  and high-resistance antifuse  6  and therefore the measured value is higher than the gate leakage current. 
       FIG. 2  shows a specific embodiment of a circuit device  1   a  which is altered in relation to  FIG. 1 , in which no drain clamp is provided and therefore protection device  4   a  only has two Zener diodes  4 . 3  and  4 . 4  for the source clamping, with otherwise identical functionality as in  FIG. 1 . 
     Circuit devices  1  and  1   a  shown in  FIG. 1  and  FIG. 2  may be parts of a larger integrated circuit, or may also be implemented as a discrete semiconductor component. Therefore, e.g.,  FIG. 1  may be designed as a discrete semiconductor component  1 , in which Zener diodes  4 . 1  through  4 . 4  and antifuse  6 , which form protection device  4 , are integrated and bond pads  3 ,  2 . 1 ,  2 . 2  are implemented, the measuring pad also being implemented according to the present invention. 
       FIGS. 3   a ,  3   b  show the integrated implementation of antifuse  6 , without illustration to scale of the layer thicknesses into the layer structure. First, a lower insulation layer  11  is implemented on a silicon substrate  10 , in particular as a field oxide layer, i.e., in a way known per se by oxidation as SiO 2 . A conductive polysilicon layer  12  is deposited on field oxide layer  11  and laterally structured. The polysilicon may be highly doped in particular, to prevent the formation of a Schottky contact. An upper insulation layer  13  is deposited on polysilicon layer  12 , in particular as an intermediate oxide layer, and structured in such a way that it partially covers polysilicon layer  12 , it in particular forming a relatively thin burning section area  13   a -indicated here by dashed lines—which covers an inclining flank  12   a  of polysilicon layer  12 . A recess  13   b  is formed above polysilicon layer  12  in upper insulation layer  13 . A metal layer  14 , e.g., made of aluminum, is deposited on upper insulation layer  13  and laterally structured in such a way that a first contact area  14   a  is deposited on upper insulation layer  13  and covers burning section area  13   a . A second contact area  14   b  is separated from first contact area  14   a  via a recess  14   c  and is applied to upper insulation layer  13  in such a way that it fills up recess  13   b  and therefore contacts polysilicon layer  12 . In this case, first contact area  14   a  may be used directly as gate bond pad  3  or as a part of gate bond pad  3 , and correspondingly second contact area  5  may be used as measuring pad  5  or part of measuring pad  5 , or also vice versa. 
     If, starting from the initial state of  FIG. 3   a , a power pulse, e.g., 30-40 V at approximately 20 mA, is applied between contact areas  14   a  and  14   b , i.e., between gate bond pad  3  and measuring pad  5 , in the event of sufficient voltage, a breakdown may be achieved through upper insulation layer  13  in its burning section area  13   a , so that according to  FIG. 3   b , upper insulation layer  13  is destroyed here and a through contact  15  is formed between contact area  14   a  and polysilicon layer  12 ; thus, the metal of first contact area  14   a  flows into entirely or partially destroyed burning section area  13   a  of upper insulation layer  13  and contacts conductive polysilicon layer  12 , so that subsequently, contact areas  14   a  and  14   b  are contacted with one another. Antifuse  6  is thus irreversibly in its conductive, low-resistance state according to  FIG. 3   b.    
     Alternatively to the design according to  FIGS. 3   a ,  3   b , the implementation of a burning section in a semiconducting material, e.g., a pn-transition, is also possible. 
       FIGS. 4   a  through  4   c  show different specific embodiments of a circuit device according to the present invention or a semiconductor component according to the present invention and possible procedures of the burning of antifuse  6 , in order to transfer it from its high-resistance or insulating initial state into its electrically conductive or low-resistance initial state.  FIG. 4   a  shows circuit device  1  corresponding to  FIG. 1 . In this case, contact electrodes  18 ,  19  are placed on measuring pad  5  and gate bond pad  3 , in order to create an electrical contact, and subsequently a power voltage pulse of, e.g., 30-40 V and, e.g., 20 mA is applied here for 2 ms via a signal source  20  or voltage source, which is therefore applied to antifuse  6  and is sufficient to generate the voltage breakdown described in  FIGS. 3   a ,  3   b . Protection device  4  and MOSFET  2  are not loaded in this case; advantageously, upper insulation layer  13  is thinner in  FIG. 3  in its thin burning section area  13   a  than gate oxide  2 . 4  of MOSFET  2 , it also optionally being possible by dimensioning Zener diodes  4 . 1  through  4 . 4  for a power voltage pulse to be applied in sufficiently attenuated form between the source and the gate and the drain and the gate of MOSFET  2 . 
     In circuit device  1   b  of  FIG. 4   b , signal source  20  is placed via electrodes  18 ,  19  between drain terminal  2 . 1  and gate bond pad  3 ; furthermore, contacting electrodes  23 ,  24  are applied to short-circuit source terminal  2 . 2  with gate bond pad  3 , in order not to load the source-gate transition and therefore the gate oxide of MOSFET  2 . In the signal application according to  FIG. 4   c , which is an alternative thereto, signal source  20  is placed via electrodes  18 ,  19  between gate bond pad  3  and source terminal  2 . 2  and the drain and the gate are therefore short-circuited. In the specific embodiment of circuit device  1   b , measuring pad  5  may therefore be dispensed with. The voltage-power pulse output by signal source  20  flows in  FIG. 4   b  through the upper part of clamping structure  4  having Zener diodes  4 . 1  and  4 . 2  and through antifuse  6 ; in  FIG. 4   c  correspondingly via Zener diodes  4 . 3  and  4 . 4  of clamping structure  4  and through antifuse  6 . In the specific embodiments of  FIGS. 4   b ,  4   c , measuring pad  5  is omitted. In the specific embodiment of  FIG. 4   c , however, damage to the gate oxide of MOSFET  2  may occur. In this case, instead of the implementation of  FIG. 3   a , in particular an antifuse  6  having a pn-transition may be used, since the burning procedure for the irreversible transfer into the low-resistance state may already be achieved here by applying 5 V, for example, while in contrast the gate oxide of MOSFET  2  has breakdown voltages of 50 V, for example. 
     In the specific embodiment of  FIGS. 1 ,  2 , and  4   a , measuring pad  5  may be integrated into gate bond pad  3 , as shown in  FIG. 5 . Therefore, by integrating antifuse  6  into circuit devices  1 ,  1   a , and  1   b  and optionally by implementing this pad in circuit devices  1  and  1   a , the area required for the integrated circuit is not increased. The contacting electrodes are therefore used in the measurement of the gate oxide leakage current on gate bond pad  3  and measuring pad  5 ; after the transfer of antifuse  6  into the low-resistance state, gate bond pad  3  and measuring pad  5  are contacted, so that subsequently the entire surface of gate bond pad  3  and measuring pad  5  may be used for applying a bond, i.e., a normally dimensioned bond pad may subsequently be formed from surfaces  3  and  5 . 
     According to another implementation according to the present invention, the activatable gate activation or the subsequent connection of the gate to the series device may also be implemented in the form of a circuit. In particular, reversible activatibility may also be made possible in this way. 
       FIG. 6  shows such a specific embodiment of a circuit device  31 , which again may be integrated or may be constructed from individual discrete components. MOSFET  2  is designed here as an n-channel MOSFET of the enhancement type, i.e., as self-blocking, other MOSFETs or transistors having gate activation, e.g., also an IGBT, possibly being provided. An actuator  32  is connected to gate  2 . 0  via a series resistor  33  via which actuator a series device  34  (not described in greater detail here) may be switched in. Series device  34  may include a clamping structure corresponding to clamping structure  4  from  FIGS. 1 ,  2  and/or an activation circuit. Actuator  32  is formed, for example, by two MOSFETs connected in series, e.g., a p-channel MOSFET  35  and an n-channel MOSFET  36 . Their gates  35 . 0 ,  36 . 0  are jointly contacted and are activated via a signal pad  38 . Furthermore, gates  35 . 0  and  36 . 0  and signal pad  38  are connected to ground  37 , for example, via a pull-down resistor  39 , in order to ensure a defined potential if no signal is applied to signal pad  38 . Gate  2 . 0  of MOSFET  2  is correspondingly connected to ground via a resistor  40 . Furthermore, a gate stress pad  42  is connected between actuator  32  and series resistor  33 . In contrast to antifuse  6  from  FIGS. 1 through 4 , actuator  32  is reversibly activatable and deactivatable by appropriately contacting and activating signal pad  38 . 
     Depending on the design of MOSFETs  35 ,  36 , actuator  32  may therefore be conductive in the normal state, in which no signal is applied to signal pad  38 , so that gate  2 . 0  of MOSFET  2  is connected to series device  34 ; to carry out a gate stress test and/or a gate oxide leakage current measurement, a corresponding signal is applied to signal pad  38  (e.g., via an electrode), so that actuator  32  blocks. During the gate oxide leakage current measurement, a high signal or high voltage level is therefore applied to signal pad  38 , so that actuator  32  blocks, and a gate stress measurement is carried out using a high voltage, e.g., 50 V, by application to gate stress pad  42 . Actuator  32  therefore forms a transfer gate, in order to implement a conductive connection between gate  2 . 0  of power MOSFET  2  and series device  34 . 
     Circuit device  31  of  FIG. 6  may also be used for the gate leakage current measurement if the ground connection of gate  2 . 0  via resistor  40  is omitted and pad  42  is applied directly to gate  2 . 0 —without resistor  33 . 
       FIG. 7  shows a specific embodiment, which is altered somewhat from  FIG. 6 , in which a series device may again be switched in to power MOSFET  2 , having its gate  2 . 0  correspondingly as in  FIG. 6  via resistor  40  at ground or via resistor  33  and actuator  32 , and gate stress pad  42  is connected via series resistor  33  to gate  2 . 0 . In  FIG. 7 , however, gates  35 . 0  and  36 . 0  of MOSFETs  35  and  36  are connected via a pull-up resistor  52  to a supply voltage Vc or another positive potential and via an antifuse  54  to ground  37 . Antifuse  54  is therefore initially high-resistance or blocking in the initial state, so that actuator  32  blocks and the gate oxide leakage current measurement and optionally other measurements may be carried out via gate pad  42 . Subsequently, antifuse  54  is burned and transferred into its conductive state, e.g., by a power pulse on supply voltage terminal Vc, so that gates  35 . 0  and  36 . 0  are subsequently connected to ground and therefore actuator  32  is permanently conductive and an optionally connected series device is connected to gate  2 . 0  of power MOSFET  2 . In this case, antifuse  54  may again be implemented according to  FIG. 3  or also in the form of a small pn-transition. 
     In this case, the load is connected in each of  FIGS. 6 and 7  to the drain terminal of power MOSFET  2 . 
       FIG. 8  shows another specific embodiment of a circuit device  61 , in which in contrast to  FIG. 6 , with otherwise corresponding construction, instead of signal pad  38 , a laser fuse  62  or a laser safety is provided, via which gates  35 . 0  and  36 . 0  are connected to supply voltage Vc or a positive potential. Actuator  32  therefore initially blocks in the case of intact laser fuse  62 , so that the measurements may be carried out via gate stress pad  42 , and subsequently laser fuse  62  is irreversibly interrupted or destroyed, e.g., by a laser beam. Gates  35 . 0  and  36 . 0  of actuator  32  are therefore subsequently connected via pulldown resistor  39  to ground  37 , so that actuator  32  permanently conducts. 
       FIG. 9  shows an implementation in a circuit device  71 , having an indicated voltage source  72  of, e.g., 12 V in a vehicle. Furthermore, signal sources  73 ,  74 ,  75  are provided, which are designed in a known way, for example, by integrated circuits or other connected components having different purposes and tasks, the load being shown here as resistor  76 . In addition, a diode, e.g., a Zener diode  77 , is connected to voltage source  75 . The series device is implemented here by signal source  74  having downstream resistor  78  (or its output resistor  78 ). Gate potential U 2  and activation potential U 4 , which is applied to the input of actuator  32 , are shown here. 
       FIG. 10  shows a signal progression of potential U 2  (solid line) and U 4  (dashed line) of circuit device  71  from  FIG. 9  in an exemplary implementation, voltage U being plotted having zero line 0 V against time t. At point in time to, i.e., at 0 ms, up to a first point in time t 1 , at, e.g., 100 ms (milliseconds), the progression of gate potential U 2  at gate  2 . 0  of power MOSFET  2  follows activation potential U 4 . In this case, for example, U 4 =5 V and U 2 =4.8 V, i.e., with low voltage drop at actuator  32  and resistor  33 . 
     For example, at t 1 =100 ms, initial potential U 4  drops to 0 V, so that correspondingly U 2  drops to 0 V until at t 2 , e.g., t 2 =200 ms, signal source  73  is activated and therefore actuator  32  blocks. According to the example shown, activation potential U 4  may increase simultaneously or also subsequently, without U 2  being affected thereby: U 2  remains at 0 V. 
     At point in time t 3 , e.g., t 3 =300 ms, a gate stress test is carried out, in which a voltage of, e.g., 20 V is output by voltage source  75 ; in the implementation in  FIGS. 6 ,  7 ,  8 , the corresponding voltage of, e.g., 20 V is accordingly applied via an electrode to gate stress pad  42 . In this way, gate potential U 2  subsequently increases to a correspondingly high value, depending on the dimensioning of resistors  33  and  40 , according to the voltage divider circuit implemented thereby. In this case, for example, series resistor  33  may be designed having 1 kOhm, and pulldown resistor  40  may be designed having 100 kOhm, a corresponding activation voltage dropping at diode  77 , so that U 2  assumes the value 19.8 V, for example. The voltage of 20 V output by voltage source  75  retroacts somewhat via blocking actuator  32  in this case, so that U 4  may increase to approximately 2 V, for example.