Abstract:
The present invention, generally speaking, provides for high-efficiency power control of a high-efficiency (e.g., bard-limiting or switch-mode) power amplifier in such a manner as to achieve a desired control or modulation. Unlike the prior art, feedback is not required. That is, the amplifier may be controlled without continuous or frequent feedback adjustment. In one embodiment, the spread between a maximum frequency of the desired modulation and the operating frequency of a switch-mode DC-DC converter is reduced by following the switch-mode converter with an active linear regulator. The linear regulator is designed so as to control the operating voltage of the power amplifier with sufficient bandwidth to faithfully reproduce the desired amplitude modulation waveform. The linear regulator is further designed to reject variations on its input voltage even while the output voltage is changed in response to an applied control signal. This rejection will occur even though the variations on the input voltage are of commensurate or even lower frequency than that of the controlled output variation. Amplitude modulation may be achieved by directly or effectively varying the operating voltage on the power amplifier while simultaneously achieving high efficiency in the conversion of primary DC power to the amplitude modulated output signal. High efficiency is enhanced by allowing the switch-mode DC-to-DC converter to also vary its output voltage such that the voltage drop across the linear regulator is kept at a low and relatively constant level. Time-division multiple access (TDMA) bursting capability may be combined with efficient amplitude modulation, with control of these functions being combined. In addition, the variation of average output power level in accordance with commands from a communications system may also be combined within the same structure.

Description:
BACKGROUND OF THE INVENTION  
         [0001]    1. Field of the Invention  
           [0002]    The present invention relates to RF amplifiers and signal modulation.  
           [0003]    2. State of the Art  
           [0004]    Battery life is a significant concern in wireless communications devices such as cellular telephones, pagers, wireless modems, etc. Radio-frequency transmission, especially, consumes considerable power. A contributing factor to such power consumption is inefficient power amplifier operation. A typical RF power amplifier for wireless communications operates with only about 10% efficiency. Clearly, a low-cost technique for significantly boosting amplifier efficiency would satisfy an acute need.  
           [0005]    Furthermore, most modern digital wireless communications devices operate on a packet basis. That is, the transmitted information is sent in a series of one or more short bursts, where the transmitter is active only during the burst times and inactive at all other times. It is therefore also desirable that control of burst activation and deactivation be controlled in an energy-efficient manner, further contributing to extended battery life.  
           [0006]    Power amplifiers are classified into different groups: Class A, Class B, Class AB, etc. The different classes of power amplifiers usually signify different biasing conditions. In designing an RF power amplifier, there is usually a trade-off between linearity and efficiency. The different classes of amplifier operation offer designers ways to balance these two parameters.  
           [0007]    Generally speaking, power amplifiers are divided into two different categories, linear and non-linear. Linear amplifiers (e.g. Class A amplifiers and Class B push-pull amplifiers), maintain high linearity, resulting in faithful reproduction of the input signal at their output since the output signal is linearly proportional to the input signal. In non-linear amplifiers (e.g. single-ended Class B and Class C amplifiers), the output signal is not directly proportional to the input signal. The resulting amplitude distortion on the output signal makes these amplifiers most applicable to signals without any amplitude modulation, which are also known as constant-envelope signals.  
           [0008]    Amplifier output efficiency is defined as the ratio between the RF output power and the input (DC) power. A major source of power amplifier inefficiency is power dissipated in the transistor. A Class A amplifier is inefficient since current flows continuously through the device. Conventionally, efficiency is improved by trading-off linearity for increased efficiency. In Class B amplifiers, for example, biasing conditions are chosen such that the output signal is cut off during half of the cycle unless the opposing half is provided by a second transistor (push-pull). As a result, the waveform will be less linear. The output waveform may still be made sinusoidal using a tank circuit or other filter to filter out higher and lower frequency components.  
           [0009]    Class C amplifiers conduct during less than 50% of the cycle, in order to further increase efficiency; i.e., if the output current conduction angle is less than 180 degrees, the amplifier is referred to as Class C. This mode of operation can have a greater efficiency than Class A or Class B, but it typically creates more distortion than Class A or Class B amplifiers. In the case of a Class C amplifier, there is still some change in output amplitude when the input amplitude is varied. This is because the Class C amplifier operates as a constant current source—albeit one that is only on briefly—and not a switch.  
           [0010]    The remaining classes of amplifiers vigorously attack the problem of power dissipation within the transistor, using the transistor merely as a switch. The underlying principle of such amplifiers is that a switch ideally dissipates no power, for there is either zero voltage across it or zero current through it. Since the switch&#39;s V-I product is therefore always zero, there is no dissipation in this device. A Class E power amplifier uses a single transistor, in contrast with a Class D power amplifier, which uses two transistors  
           [0011]    In real life, however, switches are not ideal. (Switches have turn on/off time and on-resistance.) The associated dissipation degrades efficiency. The prior art has therefore sought for ways to modify so-called “switch-mode” amplifiers (in which the transistor is driven to act as a switch at the operating frequency to minimize the power dissipated while the transistor is conducting current) so that the switch voltage is zero for a non-zero interval of time about the instant of switching, thereby decreasing power dissipation. The Class E amplifier uses a reactive output network that provides enough degrees of freedom to shape the switch voltage to have both zero value and zero slope at switch turn-on, thus reducing switching losses. Class F amplifiers are still a further class of switch-mode amplifiers. Class F amplifiers generate a more square output waveform as compared to the usual sinewave. This “squaring-up” of the output waveform is achieved by encouraging the generation of odd-order harmonics (i.e., ×3, ×5, ×7, etc.) and suppressing the even-order harmonics (i.e., ×2, ×4, etc.) in the output network.  
           [0012]    An example of a known power amplifier for use in a cellular telephone is shown in FIG. 1. GSM cellular telephones, for example, must be capable of programming output power over a 30 dBm range. In addition, the transmitter turn-on and turn-off profiles must be accurately controlled to prevent spurious emissions. Power is controlled directly by the DSP (digital signal processor) of the cellular telephone, via a DAC (digital to analog converter). In the circuit of FIG. 1, a signal GCTL drives the gate of an external AGC amplifier that controls the RF level to the power amplifier. A portion of the output is fed back, via a directional coupler, for closed-loop operation. The amplifier in FIG. 1 is not a switch-mode amplifier. Rather, the amplifier is at best a Class AB amplifier driven into saturation, and hence demonstrates relatively poor efficiency.  
           [0013]    [0013]FIG. 2 shows an example of a known Class E power amplifier, described in U.S. Pat. No. 3,919,656. An RF input signal is coupled over a lead  1  to a driver stage  2 , the latter controlling the active device  5  via a signal coupled over a lead  3 . The active device  5  acts substantially as a switch when appropriately driven by the driver  2 . The output port of the active device is therefore represented as a single-pole single-throw switch  6 . Connected across the switch  6  is the series combination of a DC power supply  7  and the input port of a load network  9 . The output port of the load network  9  is connected to the load  11 . As the switch  6  is cyclically operated at the desired AC output frequency, DC energy from the power supply  7  is converted into AC energy at the switching frequency (and harmonics thereof).  
           [0014]    U.S. Pat. No. 3,900,823 to Sokal et al. describes feedback control of Class E power amplifiers. The need for feedback control suggests the inability to fully characterize device behavior, which in turn suggests substantial departure from operation of the device as a true switch. Sokal further describes a solution to the problem of feedthrough power control at low power levels by controlling RF input drive magnitude through application of negative feedback techniques to control the DC power supply of one or more preceding stages. The need for feedback control imposes constraints of feedback loop dynamics on a system.  
           [0015]    The Class E amplifier arrangement of FIG. 2, although it is theoretically capable of achieving high conversion efficiency, suffers from the disadvantage that large voltage swings occur at the output of the active device, due to ringing. This large voltage swing, which typically exceeds three times the supply voltage, precludes the use of the Class E circuit with certain active devices which have a low breakdown voltage.  
           [0016]    To operate an RF power amplifier in switch mode, it is necessary to drive the output transistor(s) rapidly between cutoff and full-on, and then back to cutoff, in a repetitive manner. The means required to achieve this fast switching is dependent on the type of transistor chosen to be used as the switch: for a field-effect transistor (FET), the controlling parameter is the gate-source voltage, and for a bipolar transistor (BJT, HBT) the controlling parameter is the base-emitter current.  
           [0017]    However, the driving circuit in the RF amplifier of FIG. 2 typically includes a matching network consisting of a tuned (resonant) circuit. Referring to FIG. 3, in such an arrangement, an RF input signal is coupled to a driver amplifier, typically of Class A operation. An output signal of the driver amplifier is coupled through the matching network to a control terminal of the switching transistor, shown in FIG. 3 as an FET. As with design of the load network of FIG. 2, proper design of the matching network is not an easy matter.  
           [0018]    Various designs have attempted to improve on different aspects of the basic Class E amplifier. One such design is described in Choi et al.,  A Physically Based Analytic Model of FET Class - E Power Amplifiers—Designing for Maximum PAE , IEEE Transactions on Microwave Theory and Techniques, Vol. 47, No. 9, September 1999. This contribution models various non-idealities of the FET switch and from such a model derives conclusions about advantageous Class E amplifier design. For the chosen topology, maximum power-added efficiency (PAE) of about 55% occurs at a power level of one-half watt or less. At higher powers, PAE is dramatically reduced, e.g., less than 30% at 2W.  
           [0019]    The PAE of a power amplifier is set by the amount of DC supply power required to realize the last 26 dB of gain required to achieve the final output power. (At this level of gain, the power input to the amplifier through the driving signal—which is not readily susceptible to measurement—becomes negligible.) Presently, there are no known amplifying devices capable of producing output powers of 1W or greater at radio frequencies and that also provide a power gain of at least 26 dB. Accordingly, one or more amplifiers must be provided ahead of the final stage, and the DC power consumed by such amplifiers must be included in the determination of overall PAE.  
           [0020]    Conventional design practice calls for an amplifier designer to impedance-match the driver output impedance to the input impedance of the final switching transistor. The actual output power therefore required from the driver stage is defined by the required voltage (or current) operating into the (usually low) effective input impedance of the switching element. A specific impedance for the input of the switching transistor is not definable, since the concept of impedance requires linear operation, and a switch is very nonlinear.  
           [0021]    An example of an RF amplifier circuit in accordance with the foregoing approach is shown in FIG. 4. An interstage “T section” consisting of an inductor L 1 , a shunt capacitor C and an inductor L2 is used to match the driver stage to an assumed 50 ohm load (i.e., the final stage).  
           [0022]    This conventional practice treats the interstage between the drive and final stages as a linear network, which it is not. Further, the conventional practice maximizes power transfer between the driver and final stages (an intended consequence of impedance matching). Thus, for example, in order to develop the required drive voltage for a FET as the switching transistor, the driver must also develop in-phase current as well to provide the impedance-matched power.  
           [0023]    Another example of a conventional RF power amplifier circuit is shown in FIG. 5. This circuit uses “resonant interstage matching” in which the drive and final stages are coupled using a coupling capacitor Ccpl.  
           [0024]    As noted, conventional design practice fails to achieve high PAE at high output power (e.g., 2W, a power level commonly encountered during the operation of a cellular telephone). A need therefore exists for an RF power amplifier that exhibits high PAE at relatively high output powers.  
           [0025]    Survey of Prior Patents  
           [0026]    Control of the output power from an amplifier is consistently shown as requiring a feedback structure, as exemplified by Sokal et al. and further exemlified in the following U.S. Pat. Nos. 4,392,245; 4,992,753; 5,095,542; 5,193,223; 5,369,789; 5,410,272; 5,697,072 and 5,697,074. Other references, such as U.S. Pat. No. 5,276,912, teach the control of amplifier output power by changing the amplifier load circuit.  
           [0027]    A related problem is the generation of modulated signals, e.g., amplitude modulated (AM) signals, quadrature amplitude modulated signals (QAM), etc. A known IQ modulation structure is shown in FIG. 6. A data signal is applied to a quadrature modulation encoder that produces I and Q signals. The I and Q signals are applied to a quadrature modulator along with a carrier signal. The carrier signal is generated by a carrier generation block to which a tuning signal is applied.  
           [0028]    Typically, an output signal of the quadrature modulator is then applied to a variable attenuator controlled in accordance with a power control signal. In other instances, power control is implemented by vaying the gain of the amplifier. This is achieved by adjusting the bias on transistors within the inear amplifier, taking advantage of the effect where transistor transconductance varies with the aplied bias conditions. Since amplifier gain is strongly related to the transistor transconductance, varying the transconductance effectively varies the amplifier gain. A resulting signal is then amplified by a linear power amplifier and applied to an antenna.  
           [0029]    In AM signals, the amplitude of the signal is made substantially proportional to the magnitude of an information signal, such as voice. Information signals such as voice are not constant in nature, and so the resulting AM signals are continuously varying in output power.  
           [0030]    A method for producing accurate amplitude modulated signals using non-linear Class C amplifiers, called “plate modulation,” has been known for over 70 years as described in texts such as Terman&#39;s  Radio Engineers Handbook  (McGraw-Hill, 1943). In the typical plate-modulation technique, output current from the modulator amplifier is linearly added to the power supply current to the amplifying element (vacuum tube or transistor), such that the power supply current is increased and decreased from its average value in accordance with the amplitude modulation. This varying current causes the apparent power supply voltage on the amplifying element to vary, in accordance with the resistance (or conductance) characteristics of the amplifying element.  
           [0031]    By using this direct control of output power, AM can be effected as long as the bandwidth of the varying operating voltage is sufficient. That is, these non-linear amplifiers actually act as linear amplifiers with respect to the amplifier operating voltage. To the extent that this operating voltage can be varied with time while driving the nonlinear power amplifier, the output signal will be linearly amplitude modulated.  
           [0032]    Other methods of achieving amplitude modulation include the combination of a multitude of constant amplitude signals, as shown in the following U.S. Pat. Nos. 4,580,111; 4,804,931; 5,268,658 and 5,652,546. Amplitude modulation by using pulse-width modulation to vary the power supply of the power amplifier is shown in the following U.S. Pat. Nos. 4,896,372; 3,506,920; 3,588,744 and 3,413,570. However, the foregoing patents teach that the operating frequency of the switch-mode DC-DC converter must be significantly higher than the maximum modulation frequency.  
           [0033]    U.S. Pat. No. 5,126,688 to Nakanishi et al. addresses the control of linear amplifiers using feedback control to set the actual amplifier output power, combined with periodic adjustment of the power amplifier operating voltage to improve the operating efficiency of the power amplifier. The primary drawback of this technique is the requirement for an additional control circuit to sense the desired output power, to decide whether (or not) the power amplifier operating voltage should be changed to improve efficiency, and to effect any change if so decided. This additional control circuitry increases amplifier complexity and draws additional power beyond that of the amplifier itself, which directly reduces overall efficiency.  
           [0034]    A further challenge has been to generate a high-power RF signal having desired modulation characteristics. This object is achieved in accordance with the teachings of U.S. Pat. No. 4,580,111 to Swanson by using a multitude of high efficiency amplifiers providing a fixed output power, which are enabled in sequence such that the desired total combined output power is a multiple of this fixed individual amplifier power. In this scheme, the smallest change in overall output power is essentially equal to the power of each of the multitude of high efficiency amplfiers. If finely graded output power resolution is required, then potentially a very large number of individual high efficiency amplifiers may be required. This clearly increases the overall complexity of the amplifier.  
           [0035]    U.S. Pat. No. 5,321,799 performs polar modulation, but is restricted to full-response data signals and is not useful with high power, high-efficiency amplifiers. The patent teaches that amplitude variations on the modulated signal are applied through a digital multiplier following phase modulation and signal generation stages. The final analog signal is then developed using a digital-to-analog converter. As stated in the State of the Art section herein, signals with information already implemented in amplitude variations are not compatible with high-efficiency, nonlinear power amplifiers due to the possibly severe distortion of the signal amplitude variations.  
           [0036]    Despite the teachings of the foregoing references, a number of problems remain to be solved, including the following: to achieve high-efficiency amplitude modulation of an RF signal by varation of the operating voltage using a switch mode converter without requiring high-frequency switch-mode operation (as compared to the modulation frequency); to unify power-level and burst control with modulation control; to enable high-efficiency modulation of any desired character (amplitude and/or phase); and to enable high-power operation (e.g., for base stations) without sacrificing power efficiency.  
         SUMMARY OF THE INVENTION  
         [0037]    The present invention, generally speaking, provides for high-efficiency power control of a high-efficiency (e.g., hard-limiting or switch-mode) power amplifier in such a manner as to achieve a desired control or modulation. Unlike the prior art, feedback is not required. That is, the amplifier may be controlled without continuous or frequent feedback adjustment. In one embodiment, the spread between a maximum frequency of the desired modulation and the operating frequency of a switch-mode DC-DC converter is reduced by following the switch-mode converter with an active linear regulator. The linear regulator is designed so as to control the operating voltage of the power amplifier with sufficient band-width to faithfully reproduce the desired amplitude modulation waveform. The linear regulator is further designed to reject variations on its input voltage even while the output voltage is changed in response to an applied control signal. This rejection will occur even though the variations on the input voltage are of commensurate or even lower frequency than that of the controlled output variation. Amplitude modulation may be achieved by directly or effectively varying the operating voltage on the power amplifier while simultaneously achieving high efficiency in the conversion of primary DC power to the amplitude modulated output signal. High efficiency is enhanced by allowing the switch-mode DC-to-DC converter to also vary its output voltage such that the voltage drop across the linear regulator is kept at a low and relatively constant level. Time-division multiple access (TDMA) bursting capability may be combined with efficient amplitude modulation, with control of these functions being combined. In addition, the variation of average output power level in accordance with commands from a communications system may also be combined within the same structure.  
           [0038]    The high-efficiency amplitude modulation structure may be extended to any arbitrary modulation. Modulation is performed in polar form, i.e., in a quadrature-free manner.  
           [0039]    Single high-efficiency stages may be combined together to form high-power, high-efficiency modulation structures.  
       
    
    
     BRIEF DESCRIPTION OF THE DRAWING  
       [0040]    The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:  
         [0041]    [0041]FIG. 1 is a block diagram of a known power amplifier with output power controlled by varying the power supply voltage;  
         [0042]    [0042]FIG. 2 is a simplified block diagram of a known single-ended switch mode RF amplifier;  
         [0043]    [0043]FIG. 3 is a schematic diagram of a portion of a known RF amplifier;  
         [0044]    [0044]FIG. 4 is a schematic diagram of a conventional RF power amplifier circuit;  
         [0045]    [0045]FIG. 5 is a schematic diagram of another conventional RF power amplifier circuit;  
         [0046]    [0046]FIG. 6 is a block diagram of a known IQ modulation structure;  
         [0047]    [0047]FIG. 7 is a block diagram of a power amplifier in accordance with an exemplary embodiment;  
         [0048]    [0048]FIG. 8 is a plot comparing saturated Class AB power amplifier output power versus operating voltage with the mathematical model V={square root}{square root over (PR)};  
         [0049]    [0049]FIG. 9 is a waveform diagram illustrating operation of one embodiment;  
         [0050]    [0050]FIG. 10 is a waveform diagram illustrating operation of another embodiment;  
         [0051]    [0051]FIG. 11 is a waveform diagram illustrating bursted AM operation;  
         [0052]    [0052]FIG. 12 is a waveform diagram illustrating bursted AM operation with power level control;  
         [0053]    [0053]FIG. 13 is a block diagram of a polar modulation structure using a high-efficiency amplifier;  
         [0054]    [0054]FIG. 14 is a block diagram of a first high power, high efficiency, amplitude modulating RF amplifier;  
         [0055]    [0055]FIG. 15 is a waveform diagram illustrating operation of the amplifier of FIG. 14;  
         [0056]    [0056]FIG. 16 is a block diagram of a second high power, high efficiency, amplitude modulating RF amplifier;  
         [0057]    [0057]FIG. 17 is a waveform diagram illustrating operation of the amplifier of FIG. 16;  
         [0058]    [0058]FIG. 18 is a block diagram of an RF switch mode amplifier in accordance with one embodiment;  
         [0059]    [0059]FIG. 19 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with one embodiment of the present invention;  
         [0060]    [0060]FIG. 20 is a schematic diagram of a suitable load network for use in the RF switch mode amplifier of FIG. 19;  
         [0061]    [0061]FIG. 21 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of FIG. 19;  
         [0062]    [0062]FIG. 22 is a waveform diagram showing base and collector current waveforms of the switching transistor of FIG. 19;  
         [0063]    [0063]FIG. 23 is a waveform diagram showing output voltage for the RF switch mode amplifier of FIG. 19;  
         [0064]    [0064]FIG. 24 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with another embodiment;  
         [0065]    [0065]FIG. 25 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of FIG. 24;  
         [0066]    [0066]FIG. 26 is a waveform diagram showing collector current waveforms of the drive transistors of FIG. 24;  
         [0067]    [0067]FIG. 27 is a waveform diagram showing a gate voltage waveform of the switching transistor of FIG. 24;  
         [0068]    [0068]FIG. 28 is a schematic diagram of an RF power amplifier circuit in accordance with another embodiment; and  
         [0069]    [0069]FIG. 29 is a waveform diagram showing waveforms occurring at selected nodes of the amplifier circuit of FIG. 28. 
     
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS  
       [0070]    Referring now to FIG. 7, a block diagram is shown of a power amplifier that overcomes many of the aforementioned disadvantages. A switch-mode (or saturated) nonlinear amplifier has applied to it a voltage produced by a power control stage. In an exemplary embodiment, the voltage V applied to the nonlinear amplifier is controlled substantially in accordance with the equation 
         V={square root}{square root over (PR)} 
         [0071]    where P is the desired power output level of the amplifier and R is the resistance of the amplifier. In the case of a switch-mode or saturated amplifier, the resistance R may be regarded as constant. The power control stage receives a DC input voltage, e.g., from a battery, and receives a power level control signal and outputs a voltage in accordance with the foregoing equation.  
         [0072]    The efficacy of directly controlling output power of nonlinear amplifiers over a wide dynamic range by solely varying the operating voltage is demonstrated by FIG. 8, showing a plot comparing saturated Class AB power amplifier output power versus operating voltage with the mathematical model V={square root}{square root over (PR)}.  
         [0073]    Referring again to FIG. 7, a power control circuit in accordance with an exemplary embodiment. A power control circuit includes a switch-mode converter stage and a linear regulator stage connected in series. The switch-mode converter may be a Class D device, for example, or a switch-mode power supply (SMPS). The switch-mode converter efficiently steps down the DC voltage to a voltage that somewhat exceeds but that approximates the desired power-amplifier operating voltage level. That is, the switch-mode converter performs an efficient gross power level control. The switch-mode converter may or may not provide sufficiently fine control to define ramp portions of a desired power envelope.  
         [0074]    The linear regulator performs a filtering function on the output of the switch-mode converter. That is, the linear regulator controls precise power-envelope modulation during a TDMA burst, for example. The linear regulator may or may not provide level control capabilities like those of the switch-mode converter.  
         [0075]    Note that, depending on the speed of the switch-mode converter and the linear regulator, the power control circuit may be used to perform power control and/or amplitude modulation. A control signal PL/BURST/MOD is input to a control block, which outputs appropriate analog or digital control signals for the switch-mode converter and the linear regulator. The control block may be realized as a ROM (read-only memory) and/or a DAC (digital to analog converter).  
         [0076]    Referring to FIG. 9, a waveform diagram is shown, illustrating operation of one embodiment of the invention. The waveforms A and B represent analog control signals applied to the switch-mode converter and to the linear regulator, respectively. The waveforms V 1  and V 2  represent the output voltages of the switch-mode converter and to the linear regulator, respectively. Assume that the switch-mode converter has a relatively large time constant, i.e., that it ramps relatively slowly. When the control signal A is set to a first non-zero power level, the voltage V 1  will then begin to ramp toward a commensurate voltage. Because of the switch-mode nature of the converter, the voltage V 1  may have a considerable amount of ripple. An amount of time required to reach the desired voltage defines the wakeup period. When that voltage is reached, the control signal B is raised and lowered to define a series of transmission bursts. When the control signal B is raised, the voltage V 2  ramps quickly up to a commensurate voltage, and when the control signal B is lowered, the voltage V 2  ramps quickly down. Following a series of bursts (in this example), the control signal A is raised in order to increase the RF power level of subsequent bursts. The control signal B remains low during a wait time. When the voltage V 1  has reached the specified level, the control signal B is then raised and lowered to define a further series of transmission bursts.  
         [0077]    The voltage V 2  is shown in dotted lines superimposed on the voltage V 1 . Note that the voltage V 2  is less than the voltage V 1  by a small amount, greater than the negative peak ripple on the voltage V 1 . This small difference between the input voltage of the linear regulator V 1  and the output voltage of the linear regulator V 2  makes overall high-efficiency operation possible.  
         [0078]    Referring to FIG. 10, in accordance with a different embodiment, the switch-mode converter is assumed to have a relatively short time constant; i.e., it ramps relatively quickly. Hence, when the control signal A is raised, the voltage V 1  ramps quickly to the commensurate voltage. The control signal B is then raised, and the voltage V 2  is ramped. The time difference between when the control signal A is raised on the control signal B is raised defines the wake up time, which may be very short, maximizing sleep time and power savings. The control signal B is then lowered at the conclusion of the transmission burst, after which the control signal A is lowered. Following the example of FIG. 9, in FIG. 10, when the control signal A is next raised, it defines a higher power level. Again, the voltage V 2  is superimposed in dotted lines on the voltage V 1 .  
         [0079]    The same structure may be used to perform amplitude modulation in addition to power and burst control. Referring to FIG. 11, a waveform diagram is shown illustrating bursted AM operation. An output signal of the switch-mode converted is shown as a solid line. As a burst begins, the output signal of the switch-mode converter ramps up. Optionally, as shown in dashed line, the switch-mode converter may ramp up to a fixed level with the linear regulator effecting all of the amplitude modulation on the output signal. More preferably, from an efficiency standpoint, the switch-mode converter effects amplitude modulation, producing an output signal that, ignoring noise, is a small fixed offset ΔV above the desired output signal. The linear regulator removes the noise from the out put signal of the switch-mode converter, effectively knocking down the signal by the amount ΔV. The output signal of the linear regulator is shown as a dotted line in FIG. 11. At the conclusion of the burst, the signals ramp down.  
         [0080]    Full control of the output signal power level (average power of the signal) is retained. A succeeding burst, for example, might occur at a higher power level, as shown in FIG. 12. As compared to FIG. 11, in FIG. 12, all signals scale appropriately to realize a higher average power output.  
         [0081]    Incorporation of amplitude modulation on a phase-modulated signal, though it complicates the signal generation method, is often desirable since such signals may, and often do, occupy less bandwidth than purely phase-modulated signals. Referring to FIG. 13, a block diagram is shown of a polar modulation structure using a high-efficiency amplifier of the type described thus far. This polar modulation structure is capable of effecting any desired modulation. A data signal is applied to a modulation encoder that produces magitude and phase signals. The phase signal is applied to a phase-modulation-capable carrier generation block, to which a tuning signal is also applied. A resulting signal is then amplified by a non-linear power amplifier of the type previously described. Meanwhile, the magnitude signal is applied to a magnitude driver. The magnitude driver also receives a power control signal. In response, the magnitude driver produces an operating voltage that is applied to the non-linear amplifier. The magnitude driver and the non-linear amplifier may be realized in the same manner as FIG. 7, described previously, as indicated in FIG. 13 by a dashed line.  
         [0082]    The modulation structures described thus far are suitable for use in, among other applications, cellular telephone-handsets. A similar need for high-efficiency RF signal generation exists in cellular telephone basestations. Basestations, however, operate at much higher power than handsets. The following structure may be used to achieve high-power, high-efficiency RF signal generation.  
         [0083]    Referring to FIG. 14, a first high power, high efficiency, amplitude modulating RF amplifier includes multiple switch mode power amplifier (SMPA) blocks, each block being realized as shown in FIG. 7, for example. An RF signal to be amplified is input to. all of the SMPA blocks in common. Separate control signals for each of the SMPA blocks are generated by a magnitude driver in response to a magnitude input signal. Output signals of the SMPA blocks are summed to form a single resultant output signal.  
         [0084]    The manner of operation of the amplifier of FIG. 14 may be understood with reference to FIG. 15. On the left-hand side is shown an overall magnitude signal that is applied to the magnitude driver. On the right-hand side are shown SMPA drive signals output by the magnitude driver to be applied to the respective SMPAs. Note that the sum of the individual drive signals yields the overall magnitude signal.  
         [0085]    An alternative embodiment of a high-power amplifier is shown in FIG. 16. In this embodiment, instead of generating individual drive signals for the respective SMPAs, a common drive signal is generated and applied in common to all of the SMPAs. At a given instant in time, the common drive signal is caused to have a value that is one Nth of an overall magnitude signal applied to the magnitude driver, where N is the number of SMPAs. The result is illustrated in FIG. 17. Once again, note that the sum of the individual drive signals yields the overall magnitude signal.  
         [0086]    Referring now to FIG. 18, there is shown a block diagram of an RF switch mode amplifier in accordance with a another embodiment. An RF input signal is applied to a non-reactive driving circuit. The driving circuit is-coupled to an active device to drive the active device switch. The active device switch is coupled to a load network that produces an RF output signal for application to a load, e.g., an antenna. Preferably, power is applied to the active device switch through a rapid time variable power supply, realized by the series combination of a switch mode power supply and a linear regulator, enabling the operating voltage of the active device switch to be varied. By varying the operating voltage in a controlled manner, power control, burst control and modulation may be achieved as described previously.  
         [0087]    The active device switch may be either a bipolar transistor or a FET transistor. Referring to FIG. 19, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a bipolar transistor having collector, emitter and base terminals. The collector of the bipolar transistor N 1  is connected through an RF choke L to an operating voltage V PA  and is also connected to an output matching network. The emitter of the bipolar transistor N 1  is connected to circuit (AC) ground.  
         [0088]    The base of the bipolar transistor N 1  is connected to the emitter of another bipolar transistor N 2  (the driver transistor) in Darlington fashion. The collector of the driver transistor N 2  is connected to an operating voltage V DRIVER  and is also connected to a bypass capacitor. Associated with the driver transistor N 2  is a bias network including, in the illustrated embodiment, three resistors, R 1 , R 2  and R 3 . One resistor R 1  is connected from the emitter of the driver transistor to circuit ground. Another resistor R 2  is connected from the base of the driver transistor to ground. The final resistor R 3  is connected from the base of the driver transistor N 2  to V DRIVER . An RF input signal is applied to the base of the driver transistor through a DC isolation capacitor C in .  
         [0089]    Referring to FIG. 20, the output network may take the form of an impedance-matching transmission line TL and a capacitor C out .  
         [0090]    The RF input voltage signal is sinusoidal as shown by waveform  1  of FIG. 21. The input voltage is level shifted upward to produce a voltage at the base of the driver transistor N 2 , shown by waveform  2 . The emitter voltage of the driver transistor N 2 , shown by waveform  3 , is one V be  drop below and is applied to the base of the switching transistor N 1 . At the beginning of the positive half-cycle, the driver transistor N 2  is operating as an emitter follower, with output (emitter) voltage sufficiently below the turn-on voltage of the switching transistor N 1  so that the switching transistor N 1  is cut off. As the signal increases, the driver transistor N 2  turns the switching transistor N 1  on and drives it into saturation as shown in FIG. 22. Current flows through the RF choke L and through the switching transistor N 1 , and the output voltage decreases as the capacitor C out  is discharged as shown in FIG. 23. Near the end of the positive half-cycle, the driver transistor N 2  output voltage falls below the turn-on voltage of the switching transistor N 1 , allowing it to turn off. The value of the resistor R 1  is chosen such that the switching transistor N 1  quickly cuts off. Current continues to flow through the RF choke L, charging the capacitor C out  and causing the output voltage to increase.  
         [0091]    Referring to FIG. 24, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a FET transistor (MES-FET, JFET, PHEMT, etc.) having drain, source and gate terminals. The drain of the FET transistor M 1  is connected through an RF choke L 1  to an operating voltage V PA  and is also connected to an output network. The source of the FET transistor is connected to circuit (AC) ground.  
         [0092]    The gate of the FET transistor is biased from supply −V B  through a large value resistor R 1 , and is further connected through a DC isolation capacitor C 1  to a pair of bipolar transistors (driver transistors) connected in push-pull arrangement. The driver transistors include an NPN transistor N 1  and a PNP transistor P 1 . The collector of the NPN driver transistor N 1  is connected to an operating voltage V CC  and is also connected to a bypass capacitor. The collector of the PNP driver transistor P 1  is connected to a negative reference voltage −V B  and is also connected to a bypass capacitor. The bases of the driver transistors are connected in common. Large-valued resistors R 2  and R 3  connect the common node to the respective power supply rails.  
         [0093]    A further NPN bipolar transistor N 2  is connected in common base configuration. The emitter of the further bipolar transistor is connected through a resistor R 4  to −V B  and is connected through a capacitor C 3  to the RF input signal. The collector of the further bipolar transistor is connected through an inductor L 2  to V CC  and is also connected to a bypass capacitor.  
         [0094]    Referring to FIG. 25, input voltage waveforms  1 - 4  are shown for the circuit of FIG. 24. The input voltage  1  is level shifted down one V be  (producing voltage  2 ) and is then applied to the emitter of the bipolar transistor N 2 . A large voltage swing  3  is produced at the collector of the bipolar transistor N 2  by action of the inductor L 2 . This voltage swing is level shifted downward produce a voltage  4  that is applied to the bases of the driver transistors at node N. In operation, during the positive half-cycle, initially the further bipolar transistor N 2  is turned off. Current flows through the inductor L 2  into the capacitor C 2  coupled to the bases of the transistor pair, causing the NPN transistor N 1  to turn on and causing the PNP transistor P 1  to turn off (FIG. 26). The DC isolation capacitor C 1  is charged up from the V CC  supply, raising the gate potential of the FET M 1 , causing it to turn on (FIG. 27). During the negative half-cycle, the further bipolar transistor N 2  is turned on. Current flows through the inductor L 2 , through the further transistor N 2  to the −V B  rail. Current also flows out of the base of the PNP transistor P 1 , turning it on. The DC isolation capacitor C 1  discharges, lowering the gate potential of the FET M 1 , causing it to turn off. The output network operates in the same manner as previously described.  
         [0095]    Referring now to FIG. 28, a schematic diagram is shown of a multi-stage RF power amplifier circuit with which the foregoing driver circuit may be used. An input matching circuit composed of a coupling capacitor C 1 , a capacitor C 2  and an inductor L 1  is used to set the input impedance of the circuit. A driver stage M 1  and a final stage M 2  are shown as FETs, although in other embodiments bipolar transistors may be used. The drain electrode of the FET M 1  is coupled to a supply voltage V d1  through a drain bias network including an RF choke L 3  and a capacitor C 5 . Similarly, the drain electrode of the FET M 2  is coupled to a supply voltage V d2  through a drain bias network including an RF choke L 7  and a capacitor C 10 .  
         [0096]    Respective gate bias networks are provided for the stages M 1  and M 2 . In the case of the stage M 1 , the gate bias network is composed of an inductor L 2 , a capacitor C 3  and a capacitor C 4  connected at a common node to a voltage V g1 . In the case of the stage M 2 , the gate bias network is composed of an inductor L 6 , a capacitor C 8  and a capacitor C 9  connected at a common node to a voltage V g2 .  
         [0097]    The driver stage and the final stage are coupled by an interstage network, shown here as a series LC combination composed of an inductor L 4  and a capacitor C 6 , values of which are chosen so as to provide a resonance with the input capacitance of the final stage M 2 . The final stage M 2  is coupled to a conventional load network, illustrated in this example as a CLC Pi network composed of a capacitor C 11 , an inductor L 8  and a capacitor C 12 , values of which are determined in accordance with characteristics of the final stage M 2 .  
         [0098]    In an exemplary embodiment, component values may be as follows, where capacitance is measured in picofarads and inductance is measured in nanohenries:  
                                                                         TABLE 1                                   Capacitor   pf   Inductor   nh   Voltage   V                                        C 1      27   L 1     8.2   V d1     3.3           C 2      10   L 2     33   V d2     3.2           C 3      0.01   L 3     33   V g1     −1.53           C 4      27   L 4     4.7   V g2     −1.27           C 5      27   L 5     NA           C 6      27   L 6     39           C 7      NA   L 7     15           C 8      27   L 8     2.7           C 9      0.01           C 10     27           C 11     1.5           C 12     5.6                      
 
         [0099]    In the example of FIG. 28, the driver stage, stage M 1 , is operated in switch mode. Referring to FIG. 29, waveforms diagrams are provided showing the input voltage to the stage M 2  at node A, the drain voltage of the stage M 1  at node B, the drain voltage of the stage M 2  at node C, the drain current of the stage M 1  at node D, and the drain current of the stage M 2  at node E. Note that the peak value of the gate voltage of the final stage, stage M 2  (waveform A), is considerably greater than in conventional designs. In this arrangement, the input drive of the switch may be sufficiently high that the operating voltage of the driver stage may be reduced. This reduction further reduces the DC supply power to the driver, enhancing PAE.  
         [0100]    Using circuits of the type illustrated, PAE of 72% has been measured at an output power of 2W.  
         [0101]    Hence, there has been described power amplifier circuit arrangements, including driving circuits and a multi-stage amplifier circuit, that allow for precise generation of a desired RF waveform without the need for feedback and with high power-added efficiency.