Abstract:
A chip package comprising a glass substrate, wherein a first opening in the glass substrate passes vertically through the glass substrate, a semiconductor chip, a wiring structure comprising a first portion in the first opening and a second portion over the glass substrate, wherein the first portion is connected to the semiconductor chip, wherein the wiring structure comprises a passive device, wherein the wiring structure comprises copper, and a dielectric layer over the glass substrate and on the wiring structure, wherein a second opening in the dielectric layer is over a contact point of the wiring structure, and the contact point is at a bottom of the second opening.

Description:
This application is a continuation of U.S. application Ser. No. 10/996,537, filed on Nov. 24, 2004, now U.S. Pat. No. 7,977,763, which is a continuation of U.S. application Ser. No. 10/690,350, filed on Oct. 21, 2003, now abandoned, which is a division of U.S. application Ser. No. 10/054,001, filed on Jan. 19, 2002, now U.S. Pat. No. 6,673,698, all of which are herein incorporated by reference in their entirety. 
    
    
     BACKGROUND OF INVENTION 
     (1) Technical Field 
     This invention relates in general to the interconnection and packaging of semiconductor dies and discrete components. 
     (2) Description of Prior Art 
     The following publications relate to the use of thin films in the interconnection and packaging of semiconductor dies.
     Microelectronic Packaging Handbook Chapter 9. R. R. Tummala, E. J. Rymaszewski. Van Nostrand Reinhold 1989.   Novel Microelectronic Packaging Method For Reduced Thermomechanical Stresses on Low Dielectric Constant Materials R. M. Emery, S. Towle, H. Braunisch, C. Hu, G. Raiser, G. J. Vandentop. Intel Corp. Chandler, Ariz.   

     The requirements for packaging of semiconductor circuit devices are that the package provides physical protection, thermal control, powering capability, and desirable electrical properties of the interconnections. Semiconductor packages also provide the physical translation of interconnecting wiring structures from the fine wiring and wire spacing, and small area, of the semiconductor chip to the bigger interconnection spacing and larger area of the next level of assembly. This capability is usually referred to as “fan-out”. In addition the packages need to provide the ability to integrate passive components, such as capacitors, inductors, resistors, waveguides, filters, MEMS (MicroElectroMechanical) devices, and the like, into the wiring structure. 
     These demands have been and are currently met by numerous package designs. In general these designs tend to degrade the signals that communicate between devices. Usually this degradation is due to the high dielectric constant materials and high resistance metal used as insulators in the interconnection design. The materials used as insulators; silicon oxides, glass, glass ceramics, or ceramics are chosen for their mechanical properties and the method of fabrication. An important mechanical property is the material&#39;s thermal coefficient of expansion, or TCE. The TCE in many package designs needs to match that of the silicon semiconductor die in order to have low mechanical stresses in the package structure. 
     Materials with low TCE also have high dielectric constants (k). The high dielectric constants result in unwanted electrical properties of the interconnections; i.e., high impedances. Examples of such designs are semiconductor packages that utilize ceramic substrates to mount and interconnect the semiconductor circuits. 
     In order to take advantage of the high switching speeds of today&#39;s digital circuits the interconnection technology both on and off the semiconductor chips or dies requires novel approaches utilizing low dielectric constant (k) materials such as polyimide or BCB (benzocyclobutene) to provide the necessary electrical parameters of the interconnects that do not degrade circuit performance. 
     The use of low dielectric materials used as insulating layers for interconnects also requires novel mechanical design approaches to minimize the deleterious effects of TCE mismatches. 
     SUMMARY OF THE INVENTION 
     The objective of the present invention is to provide a semiconductor interconnecting package design and method of fabrication utilizing polymer thin film techniques. 
     It is a further objective of the invention that the semiconductor package provide the interconnect density required by the semiconductor design. 
     It is also the objective of the present invention to provide a semiconductor package that allows for input and output interconnections on a pitch compatible both with the semiconductor and the next level of package. 
     The capability to place discrete components close to the semiconductor circuit&#39;s input and output connections is an additional objective of the present invention. 
     In addition an objective of the present invention is to utilize current fabrication techniques and existing fabrication infrastructure. 
     The above objectives are achieved by the present invention by utilizing a glass or glass-metal composite substrate as the basic structure of the package. Semiconductor dies are bonded to the substrates and a thin film structure is fabricated utilizing metal and polymer films to interconnect the semiconductor dies. The glass or glass-metal composite substrate provides the necessary mechanical protection and support to the semiconductor dies. It also provides the planarity necessary for the fabrication of the interconnect polymer layers that interconnect the semiconductors. 
    
    
     
       DESCRIPTION OF THE DRAWINGS 
         FIGS. 1   a - 1   j  show a first embodiment of the invention and the major fabrication steps. 
         FIGS. 2   a - 2   j  show a second embodiment of the invention and the major fabrication steps. 
         FIGS. 3   a - 3   j  show a third embodiment of the invention and the major fabrication steps. 
         FIGS. 4   a - 4   l  show a fourth embodiment of the invention and the major fabrication steps. 
         FIGS. 5   a - 5   l  show a fifth embodiment of the invention and the major fabrication steps. 
     
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT 
     Semiconductor packages provide mechanical protection to the semiconductor dies as well as providing the ability to interconnect the circuits and the circuits to the next level of package. The semiconductor packages also provide the necessary interconnection paths between semiconductor dies when used in multi-chip designs. 
     One approach to providing interconnection capabilities and connectivity to the next level package, is described in U.S. patent application Ser. No. 09/251,183; filed on Feb. 17, 1999, and herein incorporated by reference. After typical semiconductor processing is completed, including a top passivation layer and exposed metal pads, this application describes a “post passivation process” using thick layers of organic dielectric films, and thick metal layers for signal paths and power/ground busses. Post passivation technology offers low impedance interconnection, passive components and metal bumps (usually solder) based on a wafer level process. However, the wafer level process limits the capability of fan out of pad location to a larger pitch, and limits the capability to integrate more passive components requiring a large area. The invention relies on a separate substrate for the pad fan out and accommodation of more and bigger passive components. 
     The interconnect technology used needs the ability to provide the necessary fine pitch as required by the semiconductor circuits. Also, the interconnect technology has to provide low impedance interconnects utilizing low dielectric constant (k) insulating layers. The present invention discloses five different embodiments for the thin film semiconductor package structure. 
     The first embodiment of the present invention as shown in  FIGS. 1   a - 1   j  utilizes a glass substrate  10 . Semiconductor dies  12  are attached by conventional means: i.e., die bonding to the glass substrates face up, at the desired locations. A polymer  14  is optionally used to fill the gaps between the dies and provide a planar surface. This material may also be epoxy, deposited by spin-on, dispense, or screen printing. The first layer of dielectric  16 , a polymer such as polyimide, BCB, elastomer and the like, is deposited by spin coating to a thickness of between about 5 and 100 um. If the polymer or epoxy  14  is not used to fill the gaps between dies, the dielectric  16  is used to fill the gaps. Contact holes to the semiconductor dies are exposed by lithographic and etching techniques to expose the metal contacts on the semiconductor dies. The polymer  16  can be photosensitive material. 
     The first metal layer  18  is deposited by sputtering or electroplating and is patterned by photolithographic techniques. This layer contains the interconnects or fan-out lines and may contain passive components such as capacitors, inductors, resistors, waveguides, filters, MEMS devices, and the like, that are required by the electrical design. The metal used is preferably copper but may be gold, aluminum or other conducting elements, and is deposited to a thickness of between about 1 and 150 um. 
     The second layer of dielectric polymer  20  is formed by spin-on coating, screen printing or laminating, to a thickness of between about 1 and 150 um, and patterned by photolithographic techniques. Chemical etching is used to open contact holes  22  to the first layer of metal  18 . The polymer  20  can also be photosensitive material. 
     A second layer of metal  24  is then deposited, to a similar thickness as metal layer  18 , by sputtering or electroplating to provide the necessary interconnects or fan-out to the terminals of the package or a third layer of metal if required. 
     Multiple alternating layers of dielectric and metal (not shown) may be deposited and patterned until the final layer of dielectric  26  is then deposited, on the last layer of metal  24 , and holes opened to the contact points of metal layer  24 . 
     A layer of solder is deposited by electroplating, screen printing or ball mounting and contacts are made through the etched holes in the insulating layer to the final metal layer. The solder is then reflowed to form the solder bumps  28 . Alternately, gold bumps, or pins may be used, as is known in the art. 
     At this stage the panel is segmented. If the product is a single chip package, it is segmented into individual single chip modules  30 , as shown in  FIGS. 1   i  and  1   j . If the product application is a multi-chip package, it would include interconnections (not shown) between the dies, and segmenting would be performed so that the interconnected dies were not segmented from one another. In the case of multi-chip packages, each chip within the multi-chip package can be the same type (e.g., memory, logic, etc.) or they may be of different types. 
     The second embodiment of the present invention shown in  FIGS. 2   a - 2   j  also utilizes thin film polymer material for the insulating layers of the interconnect structure. The major fabrication steps are the same as the first embodiment shown in  FIG. 1  with the exception that the glass substrate  32  used has cavities  34  to house the semiconductor dies, and that allow the semiconductor dies  12  to have a common planar surface for the application of the first dielectric layer  16 . The cavities are formed by etching to a depth of about the thickness of the die, which is typically between about 30 and 750 um. Openings  27  are provided in dielectric layer  26 . 
     The third embodiment of the present invention shown in  FIGS. 3   a - 3   j  utilizes a glass-metal composite as the substrate  36 . The glass layer is etched with cavities, using the underlying metal as an etch stop, that allow the semiconductor dies  12  to be bonded and to have a common planar surface for the application of the first dielectric layer  16 . Alternately, holes may be punched in the glass sheet and the sheet laminated to the metal substrate. In addition the thermal path from the chip is improved by bonding to the metal substrate which acts as a thermal spreader. The thin film interconnect structure is the same as in the previous embodiments. 
     The fourth embodiment of the present invention as shown in  FIGS. 4   a - 4   l  utilizes a glass substrate with the semiconductor dies mounted with the active surface on the glass substrate  38 , or face down. A polymer or epoxy is used to fill the gap between dies and may cover dies also. The polymer or epoxy is used for planarization purposes. The surface is then ground to the desired thickness. CMP (Chemical Mechanical Planarization) may be used in the grinding. The first glass is used for the leveling of the active surface of the semiconductor dies. A second glass substrate  10  is then bonded to the back side of the semiconductor dies  12 . The first glass substrate  38  is thinned by backside grinding to a thickness of 2 μm to 150 μm depending on the electrical design of the interconnect. Vias are etched in the thin glass substrate layer  38  to contact the semiconductor dies. The thin film interconnect layers are then formed as in the previous embodiments. 
     The fifth embodiment of the present invention shown in  FIGS. 5   a - 5   l  utilizes a glass substrate  38  with the semiconductor dies mounted face down on the surface. A coating of a polymer or epoxy is deposited and the surface including the back of the semiconductor dies is ground to the desired thickness. Leveling of the surface is important for the follow-on thin film process. A second glass substrate is bonded to the back of the thinned semiconductor dies and the first glass substrate is removed. The thin film process is then completed as described above. 
     In each of the above embodiments, the interconnect metal may be used to form interconnections between one or more points of electrical contact on each of the semiconductor dies. 
     The present invention as described in the five embodiments provides wiring structures and methods to obtain them, that have the ability of greater fan-out from the semiconductor dies, with wiring structures that are far superior to the post passivation process described earlier and/or wafer level packages. The structures described above also have the ability to provide for a variety of passive components, e.g., capacitors, inductors, etc., internal to the wiring structure. These structures may be used in single chip fan-out packages or as interconnections between chips or multi-chip packages. Another advantage of the present invention is the ability to utilize present manufacturing equipment such as used in the manufacture of glass LCD panels. 
     Although the invention has been described and illustrated with reference to specific illustrative embodiments thereof, it is not intended that the invention be limited to those illustrative embodiments. Those skilled in the art will recognize that variations and modifications can be made without departing from the spirit of the invention. It is therefore intended to include within the invention all such variations and modifications which fall within the scope of the appended claims and equivalents thereof.