Abstract:
An output circuit for driving a signal line in, for example, a liquid crystal display panel has an impedance conversion element that generates an output signal from an input signal and a feedback signal. During output periods, a first switch conducts the output signal to the output terminal of the output circuit and a second switch conducts the output signal from the output terminal back to the impedance element as the feedback signal. During non-output periods, the first and second switches are switched off and a third switch conducts the output signal back to the impedance element as the feedback signal from a point between the impedance conversion element and the first switch. This dual feedback scheme enables the signal line to be precharged during non-output periods while avoiding loss of driving speed and accuracy during output periods.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to an output circuit employing feedback control, a liquid crystal driving circuit that uses the output circuit to drive a liquid crystal panel, and a liquid crystal driving method that uses the output method of the output circuit to drive a liquid crystal panel. 
     2. Description of the Related Art 
     As disclosed in Japanese Unexamined Patent Application Publication No. 11-30975, the driving speed of a liquid crystal display panel having source lines driven by operational amplifiers can be increased by precharging the source lines. The source lines are precharged by disconnecting them from their drivers (the operational amplifiers) and either interconnecting the source signal lines, or connecting them to a fixed potential such as the common-voltage potential of the liquid crystal display panel. 
       FIG. 8  illustrates the former precharging scheme in a conventional liquid crystal display including a liquid crystal panel  1 , a gate driving circuit  2 , a source driving circuit  3 , a group of m source lines S 1 , S 2 , . . . , S m , and a group of n gate lines G 1 , G 2 , . . . , G m , where m and n are positive integers, m being equal to or greater than two. The liquid crystal panel  1  includes cell transistors TR ij  and capacitors CX ij  (1≦i≦m, 1≦j≦n). The gate driving circuit  2  includes gate drivers GD j  (1≦j≦n). 
     Referring to  FIG. 9 , the source driving circuit  3  comprises m source drivers SD 1 , SD 2 , . . . , SD m , connected through respective analog switches A 1 , A 2 , . . . , A m  to respective output terminals OUT 1 , OUT 2 , . . . , OUT m , a group of m−1 analog switches D 1 , D 2 , . . . , D m−1  by which mutually adjacent source lines are switchably interconnected, and an inverter I. A single output circuit comprises a source driver SD i , the corresponding analog switches A i , D i , and output terminal OUT i  (where i is an arbitrary integer from 1 to m). The source driver SD i  is an operational amplifier receiving a source driving signal SS i  as its non-inverting input, generating a corresponding output signal for driving source line S i , and feeding the output signal back as its inverting input. Feedback ensures that the output signal has the same potential as the source driving signal SS i . Various other impedance conversion means controlled by feedback can also be used as the source driver SD i . 
     Analog switches A 1  to A m  and D 1  to D m−1  are controlled by a switch control signal PC input to inverter I and a complementary switch control signal PCB output from inverter I. When switch control signal PC is ‘0’ and PCB is ‘1’, analog switches A 1  to A m  all turn on and analog switches D 1  to D m−1  all turn off, so that output terminals OUT 1  to OUT m  (and source lines S 1  to S m ) are connected to the output terminals of respective source drivers SD 1  to SD m  and the output signals from the source drivers SD 1  to SD m  are output on source lines S 1  to S m . When switch control signal PC goes to ‘1’ and switch control signal PCB goes to ‘0’, analog switches A 1  to A m  all turn off and analog switches D 1  to D m−1  all turn on, disconnecting output terminals OUT 1  to OUT m  (and source lines S 1  to S m ) from the source drivers SD 1  to SD m  and interconnecting all of the output terminals and source lines; the output terminals and source lines are thereby precharged. When switch control signal PC returns to ‘0’ and switch control signal PCB returns to ‘1’, analog switches A 1  to A m  all turn on and analog switches D 1  to D m−1  all turn off, disconnecting output terminals OUT 1  to OUT m  (and source lines S 1  to S m ) from each other and connecting them to the source drivers SD 1  to SD m . 
     Although the purpose of this precharging scheme is faster driving, to enable the source drivers to receive feedback during the precharging period, the feedback signals must be taken from points between the source drivers and the analog switches A 1  to A m . Consequently, during driving periods, the source drivers must drive the on-resistance of these analog switches as well as the capacitance of the capacitors in the liquid crystal panel. Because of the voltage drop due to the on-resistance of the analog switches, the potentials of the output terminals of the source driving circuit  3  differ from the potentials of the signals output by the source drivers. Although the potential difference diminishes and eventually disappears as the capacitors approach and eventually reach the intended charge level, the potential difference slows the approach, thereby limiting the speed with which the liquid crystal panel can be driven. A further problem is that variations in wiring resistance due to variations in the on-resistance of the analog switches and the wiring length of the output paths create unwanted variations in driving potential among the output terminals (and source lines), impairing the accuracy with which the liquid crystal panel  1  is driven, leading to lowered image quality. As the number of pixels increases and the driving frequency increases, driving the liquid crystal panel accurately at the necessary speed becomes a significant challenge. 
     SUMMARY OF THE INVENTION 
     An object of the present invention is to provide an output circuit in which an impedance conversion element, switchably connectable to an output terminal, can rapidly generate an output signal at the correct potential level at the output terminal. 
     A further object is to provide a circuit and method for rapidly and accurately driving a liquid crystal display panel. 
     The impedance conversion element in the invented output circuit generates an output signal from an input signal and a feedback signal. An output path conducts the output signal from the impedance conversion element to the output terminal of the output circuit. The output path includes a first switch that conducts the output signal during output periods and blocks the output signal during non-output periods. A second switch conducts the output signal from a first point on the output path to the impedance conversion element as the feedback signal during the output periods. A third switch conducts the output signal from a second point on the output path to the impedance conversion element as the feedback signal during the non-output periods. The first point is disposed at the output terminal, or between the first switch and the output terminal; the second point is disposed between the impedance conversion element and the first switch. 
     The second switch provides feedback of the potential at the output terminal to the impedance conversion element. By comparing the feedback signal with the input signal, the impedance conversion element can quickly and accurately adjust its output so that the desired potential is obtained at the output terminal of the output circuit. 
     Output circuits of the invented type can be used to drive a liquid crystal display panel accurately at high speed. The output terminals and their connected signal lines can be precharged during the non-output periods. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
       In the attached drawings: 
         FIG. 1  is a circuit diagram of a liquid crystal display according to a first embodiment of the invention; 
         FIG. 2  is a more detailed circuit diagram of the source driving circuit in  FIG. 1 ; 
         FIG. 3  is a timing waveform diagram illustrating the operation of the source driving circuit; 
         FIG. 4  is a waveform diagram comparing simulated output waveforms in the first embodiment and prior art; 
         FIG. 5  is a circuit diagram of the source driving circuit in a second embodiment; 
         FIG. 6  is a circuit diagram of the source driving circuit in a third embodiment; 
         FIG. 7  is a timing waveform diagram illustrating the operation of the source driving circuit in the third embodiment; 
         FIG. 8  is a circuit diagram of a liquid crystal display according to the prior art; and 
         FIG. 9  is a more detailed circuit diagram of the source driving circuit in  FIG. 8 . 
     
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     Embodiments of the invention will now be described with reference to the attached drawings, in which like elements are indicated by like reference characters. 
     Referring to  FIG. 1 , a liquid crystal display according to a first embodiment of the invention comprises a liquid crystal panel  1 , a gate driving circuit  2 , a source driving circuit  10 , a group of source lines, and a group of gate lines.  FIG. 2  shows the circuit configuration of the source driving circuit  10  in more detail. 
     The group of source lines comprises m source lines S 1 , S 2 , . . . , S m  (where m is an arbitrary integer equal to or greater than two); the group of gate lines comprises n gate lines G 1 , G 2 , . . . , G n  (where n is an arbitrary integer equal to or greater than two). The source lines and gate lines form a set of matrix lines for driving an m×n matrix of liquid crystal cell switching transistors. 
     The liquid crystal panel  1  comprises the m×n switching transistors TR 12 , TR 22 , . . . , T mn  and m×n liquid crystal cell capacitors CX 11 , CX 21 , . . . , CX m1 , CX 12 , CX 22 , . . . , CX mn . Switching transistor TR ij  and liquid crystal cell capacitor CX ij  form a liquid crystal cell (i is an integer from 1 to m; j is an integer from 1 to n). The liquid crystal panel  1  has a matrix of m×n liquid crystal cells. 
     The source and drain of switching transistor TR ij  are connected between source line S i  and the cell electrode of liquid crystal cell capacitor CX ij ; the gate of TR ij  is connected to gate line G j . The common electrode of liquid crystal cell capacitor CX ij  is connected to a common power source V com . 
     The gate driving circuit  2  has n gate drivers GD 1 , GD 2 , . . . , GD n . The gate driving circuit  2  uses gate driver GD j  to drive gate line G j . 
     As shown in  FIGS. 1 and 2 , the source driving circuit  10  in the first embodiment comprises the m source drivers SD 1 , SD 2 , . . . , SD m , an A-group of analog switches (A 1  etc.) that control output paths, a B-group of analog switches (B 1  etc.) that control first feedback paths, a C-group of analog switches (C 1  etc.) that control second feedback paths, a D-group of analog switches (D 1  etc.) that control precharging, a group of m output terminals OUT 1 , OUT 2 , . . . , OUT m , and an inverter I. Each analog switch comprises a p-channel metal-oxide-semiconductor (PMOS) transistor and an n-channel metal-oxide-semiconductor (NMOS) transistor connected in parallel, as can be seen in  FIG. 2 . 
     The i-th source driver SD i  is an operational amplifier with a non-inverting input terminal to which a source driving signal SS 1  is input, an output terminal from which a signal is output to drive the i-th source line S i  to the potential of the input source driving signal SS 1 , and an inverting input terminal to which the output signal is fed back. The source driver SD i  operates as a voltage-follower buffer amplifier with high-impedance input and low-impedance output. 
     The invention is not limited to the use of operational amplifiers. Various types of impedance conversion means including a buffer or amplifier can be used as the source driver SD i . 
     The A-group of analog switches comprises m analog switches (MOS switches) A 1 , A 2 , . . . , A m . Analog switch A i  is connected between the output terminal of the i-th source driver SD i  and the i-th output terminal OUT i  of the source driving circuit  10 , thus between the output terminal of source driver SD i  and source line S i . The gate electrode of the PMOS transistor in analog switch A i  receives a switch control signal PC (the input signal to the inverter I); the gate electrode of the NMOS transistor in analog switch A i  receives a complementary switch control signal PCB (the output signal from the inverter I). Analog switch A i  turns off if switch control signal PC is at the logical ‘1’ level (PC=1, PCB=0), thereby disconnecting the output terminal of source driver SD i  from output terminal OUT i  (source line S i ); analog switch A i  turns on if PC is at the logical ‘0’ level (PC=0, PCB=1), thereby connecting the output terminal of source driver SD i  to output terminal OUT i  (source line S i ). This embodiment assumes that the logical ‘0’ level is low and the logical ‘1’ level is high. 
     The B-group of analog switches comprises m analog switches (MOS switches) B 1 , B 2 , . . . , B m . Analog switch B i  is connected between the i-th output terminal OUT i  (source line S i ) of the source driving circuit  10  and the inverting input terminal of source driver SD i . The gate electrode of the PMOS transistor in analog switch B i  receives switch control signal PC; the gate electrode of the NMOS transistor in analog switch B i  receives switch control signal PCB. Analog switch B i  turns off when PC=1 (PCB=0), thereby disconnecting the inverting input terminal of source driver SD i  from output terminal OUT i  (and source line S i ); analog switch B i  turns on when PC=0 (PCB=1), thereby connecting the inverting input terminal of source driver SD i  to output terminal OUT i  (and source line S i ). 
     The C-group of analog switches comprises m analog switches (MOS switches) C 1 , C 2 , . . . , C m . Analog switch C i  is connected between the output and inverting input terminals of source driver SD i . The gate electrode of the PMOS transistor in analog switch C i  receives switch control signal PCB; the gate electrode of the NMOS transistor in analog switch C i  receives switch control signal PC. Analog switch C i  turns on if switch control signal PC=1 (PCB=0), thereby connecting the output terminal of source driver SD i  to the inverting input terminal of source driver SD i ; analog switch C i  turns off if switch control signal PC=0 (PCB=1), thereby disconnecting the output terminal of source driver SD i  from the inverting input terminal of source driver SD i . 
     The D-group of analog switches comprises m−1 analog switches (MOS switches) D 1 , D 2 , . . . , D m−1  (there is no D m ) The i-th analog switch D i  is connected between the i-th output terminal OUT i  and the (i+1)-th output terminal OUT i+1  of the source driving circuit  10 , thus between source line S i  and source line S i+1 . The gate electrode of the PMOS transistor in analog switch D i  receives switch control signal PCB; the gate electrode of the NMOS transistor in analog switch D i  receives switch control signal PC. Analog switch D i  turns on if switch control signal PC=1 (PCB=0), thereby establishing a short circuit between source line S i  and source line S i+1  through output terminals OUT i  and OUT i+1  of the source driving circuit; analog switch D i  turns off if switch control signal PC=0 (PCB=1), thereby breaking the short circuit that has been established between source lines S i  and S i+1  (and between the corresponding output terminals of the source driving circuit). In the first embodiment, a source line (and the corresponding output terminal of the source driving circuit) is precharged from other source lines (and other output terminals of the source driving circuit). 
     In the source driving circuit  10  of the first embodiment, source driver SD i , analog switches A i , B i , C i , and D i , and output terminal OUT i  form an output circuit. 
     The operation of the source driving circuit  10  in the first embodiment will be described below with reference to  FIG. 3 , which shows waveforms of an output signal OUT of the source driving circuit  10  (the signal output from output terminal OUT i  to source line S i ), the switch control signal PC, and the complementary switch control signal PCB. T d  indicates the dot driving cycle time of the liquid crystal display, including both the driving (output) period and the precharging (non-output period); T p  indicates the precharging (non-output) period. 
     During a precharging period, switch control signal PC is ‘1’ and complementary switch control signal PCB is ‘0’, so the A- and B-group analog switches are all in the off state, while the C- and D-group analog switches are all in the on state. 
     Since analog switches A i  and B i  are in the off state and analog switches D i−1  and D i  are in the on state, output terminal OUT i  (and source line S i ) is disconnected from the output and inverting input terminals of source driver SD i  and is connected via analog switches D i−1  and D i  to the adjacent output terminals OUT i−1  (source line S i−1 ) and OUT i+1  (source line S i+1 ). All of the output terminals OUT i  and source lines S i  (1≦i≦m) are mutually interconnected in this way, so all of the output terminals OUT i  and source lines S i  are precharged to substantially the average output potential in the preceding driving period. 
     Since analog switch B i  is off and analog switch C i  is on, the output potential of source driver SD i  is fed back to the inverting input terminal of source driver SD i  via analog switch C i . Since the input impedance of the inverting input of source driver SD i  is extremely high, the potential fed back to the inverting input terminal of source driver SD i  becomes equal to the output potential of source driver SD i  regardless of the on-resistance in analog switch C i . Since source driver SD i  operates so as to make the potential of its inverting input (the output potential of source driver SD i ) equal to the potential of its non-inverting input (source driving signal SS i ), the output potential of source driver SD i  equals the potential of source driving signal SS i . 
     At the transition from the precharging period to the driving period, switch control signal PC goes to the ‘0’ logic level and switch control signal PCB goes to the ‘1’ logic level, switching all the C- and D-group analog switches off and all the A- and B-group analog switches on. Analog switches D i−1  and D i+1  accordingly turn off and analog switch A i  turns on, disconnecting output terminal OUT i  (source line S i ) from the adjacent output terminals OUT i−1  (source line S i−1 ) and OUT i+1  (source line S i+1 ) and connecting it to the output terminal of source driver SD i  via analog switch A i . 
     Analog switch C i  turns off and analog switch B i  turns on, switching from the second feedback path to the first feedback path, thereby feeding back the potential of output terminal OUT i  (source line S i ) after the voltage drop caused by the on-resistance of analog switch A i  to the inverting input terminal of source driver SD i  via analog switch B i . Since the input impedance at the inverting input terminal of source driver SD i  is extremely high, the potential at the inverting input terminal of source driver SD i  rapidly becomes equal to the potential of output terminal OUT i  (source line S i ). Since source driver SD i  operates so as to make the potential of its inverting input (the potential of output terminal OUT i  or source line S i ) equal to the potential of its non-inverting input (source driving signal SS i ), the potential of output terminal OUT i  (source line S i ) rapidly becomes equal to the potential of source driving signal SS i . 
     At the precharging-to-driving transition, accordingly, the source driving circuit  10  in the first embodiment switches the feedback potential of the i-th output circuit from the potential at a point preceding analog switch A i  to the potential at a point following analog switch A i , thereby compensating for the voltage drop due to the on-resistance of analog switch A i  so that the potential of output terminal OUT i  (source line S i ) quickly becomes equal to the potential of source driving signal SS i  (the input potential to source driver SD i ). This feedback arrangement also compensates for variations in voltage drop due to variations in on-resistance, resulting in both faster and more accurate driving of the source lines. 
     This feedback arrangement can also compensate for the voltage drop due to the resistance of the signal line from the output terminal of source driver SD i  to the point at which analog switches A i  and B i  are interconnected, which accounts for most of the wiring resistance on the signal path from the output terminal of source driver SD i  to output terminal OUT i . This means that, if there are variations in wiring resistance (or wiring length) on the output paths, they can be compensated for completely, or almost completely, by interconnecting the analog switches A i  and B i  at output terminal OUT i  or at a point located as near as possible to output terminal OUT i . 
     During the driving period, switch control signal PC is ‘0’ and switch control signal PCB is ‘1’, so the A- and B-group analog switches are all in the on state and the C- and D-group analog switches are all in the off state. 
     Analog switches D i−1  and D i+1  are in the off state, and analog switch A i  is in the on state, disconnecting output terminal OUT i  (and source line S i ) from the adjacent output terminals OUT i−1  and OUT i+1  (and source lines S i−1  and S i+1 ) and connecting it to the output terminal of source driver SD i  via analog switch A i . 
     Analog switch C i  is in the off state and analog switch B i  is in the on state, feeding the potential of output terminal OUT i  (source line S i ) back via analog switch B i  on the first feedback path to the inverting input terminal of source driver SD i , thereby keeping the potential of output terminal OUT i  (source line S i ) equal to the potential of the non-inverting input (source driving signal SS i ) of source driver SD i . 
     At the transition from the driving period to the next precharging period, switch control signal PC goes to ‘1’ and switch control signal PCB goes to ‘0’, switching all the A- and B-group analog switches off and all the C- and D-group analog switches on. 
     Analog switches A i  and B i  turn off and analog switches D i−1  and D i+1  turn on, disconnecting output terminal OUT i  (and source line S i ) from the output and inverting input terminals of source driver SD i , and connecting output terminal OUT i  to adjacent output terminals OUT i−1  and OUT i+1  (and source lines S i−1  and S i+1 ) via analog switches D i−1  and D i+1 , thereby precharging source line S i . 
     Analog switch B i  turns off and analog switch C i  turns on, changing the feedback path from the first feedback path to the second feedback path, thereby feeding the output potential of source driver SD i  back to the inverting input terminal of source driver SD i−1  via analog switch C i . 
       FIG. 4  shows simulated waveforms of the switch control signal PC, an output signal OUTA of the source driving circuit  10  in the first embodiment, and an output signal OUTB of the conventional source driving circuit  3 . T d  indicates the dot driving cycle time of the liquid crystal display; T p  indicates the precharging period. In the simulation shown in  FIG. 4 , dots are driven alternately positive and negative with respect to the common voltage V com , and for simplicity, all dots are driven to the same potential, so precharging does not alter the potential. 
     As is evident from  FIG. 4 , the simulated output waveform OUTA in the first embodiment rises nearly ten percent (10%) faster than the simulated output waveform OUTB in the prior art. This improvement in rise time is particularly noticeable at intermediate driving potentials (potentials near the common voltage V com ). 
     As described above, the first embodiment provides a first feedback path from a point following the A-group analog switch to the source driver during the driving period and a second feedback path from a point preceding the A-group analog switch to the source driver during the precharging period, and switches the feedback path at transitions from the driving period to the precharging period and vice versa, thereby compensating for the voltage drop due to the on-resistance of the analog switch, and further compensating for variations in on-resistance and wiring resistance of the output path. The first embodiment thereby achieves fast and highly accurate liquid crystal driving. By precharging the source lines from adjacent source lines, the first embodiment also conserves power and eliminates the need for a special precharging power source. 
     Second Embodiment 
     Referring to  FIG. 5 , the source driving circuit  20  in the second embodiment comprises m source drivers SD 1 , SD 2 , . . . , SD m , an A-group of analog switches that control output paths, a B-group of analog switches that control first feedback paths, a C-group of analog switches that control second feedback paths, an E-group of analog switches that control precharging, an a-group of protective resistors, a b-group of feedback resistors, a group of m output terminals OUT 1 , OUT 2 , . . . , OUT m , and an inverter I, where m is an even number. 
     The source driving circuit  20  accordingly adds protective resistors and feedback resistors to the source driving circuit  10  in the first embodiment, and alters the group of analog switches that control precharging. The source driving circuit  20  in the second embodiment also arranges the feedback paths during the driving period so that they branch from points following the protective resistors. 
     The E-group of analog switches comprises m/2 analog switches (MOS switches) E 1 , E 3 , . . . , E m−3 , E m−1 . The i-th analog switch E i  (i being an odd number) interconnects source lines S i  and S i+1  through output terminals OUT i  and OUT i+1  of the source driving circuit, also being located between analog switches A i  and A i+1 ; no analog switch is provided to interconnect source lines S i+1  and S i+2  (analog switches A i+1  and A i+2 ). The number of analog switches in the E-group is therefore half the number of source lines, each analog switch in this group interconnecting two adjacent source lines. 
     The gate electrode of the PMOS transistor in analog switch E i  receives switch control signal PCB (the output signal from inverter I); the gate electrode of an NMOS transistor in analog switch E i  receives switch control signal PC (the input signal to inverter I). Analog switch E i  turns on if switch control signal PC=1 (PCB=0), thereby establishing a short circuit between source S i  and S i+1  through output terminals OUT i  and OUT i+1  of the source driving circuit; analog switch E i  turns off if switch control signal PC=0 (PCB=1), thereby breaking the short circuit that has been established between source lines S i  and S i+1  (and between the corresponding output terminals of the source driving circuit). 
     The a-group of protective resistors comprises m protective resistors a 1 , a 2 , . . . , a m . The i-th protective resistor a i  is connected between analog switch A i  and output terminal OUT i  (source line S i ) of the source driving circuit  20 , and provides protection for analog switch A i , analog switch E i  or E i−1 , and source driver SD i . 
     The b-group of feedback resistors comprises m feedback resistors b 1 , b 2 , . . . , b m . The i-th feedback resistor b i  is connected between analog switch B i  and output terminal OUT i  (source line S i ) of the source driving circuit  20 , and provides protection for analog switch B i  and source driver SD i . 
     In the source driving circuit  20  of the second embodiment, source driver SD i , analog switches A i , B i , C i , and E i , protective resistor a i , feedback resistor b i , and output terminal OUT i  form an output circuit. 
     The operation of the source driving circuit  20  in the second embodiment will be described below with reference to  FIG. 3 , which shows waveforms of an output signal OUT of the source driving circuit  20  (the signal output from output terminal OUT i  to source line S i ), the switch control signal PC and the complementary switch control signal PCB. Td indicates the dot driving cycle time of the liquid crystal display; T p  indicates the precharging period. 
     During a precharging period, switch control signal PC is ‘1’ and switch control signal PCB is ‘0’, so the A- and B-group analog switches are all in the off state, while the C- and E-group analog switches are all in the on state. 
     Since analog switches A i  and B i  are in the off state and analog switch E i  (or E i−1 ) is in the on state, output terminal OUT i  (source line S i ) is disconnected from the output and inverting input terminals of source driver SD i  and is connected via analog switch E i  (or E i−1 ) to the adjacent output terminal OUT i+1  (source line S i+1 ) or OUT i−1  (source line S i−1 ), thereby being precharged. 
     Since analog switch B i  is off and analog switch C i  is on, the output potential of source driver SD i  is fed back to the inverting input terminal of source driver SD i  via analog switch C i . Since the input impedance of the inverting input of source driver SD i  is extremely high, the potential at the inverting input terminal of source driver SD i  becomes equal to the output potential of source driver SD i  regardless of the on-resistance in analog switch C i . Since source driver SD i  operates so as to make the potential of its inverting input (the output potential of source driver SD i ) equal to the potential of its non-inverting input (source driving signal SS i ), the output potential of source driver SD i  equals the potential of source driving signal SS i . 
     At the transition from the precharging period to the driving period, switch control signal PC goes to the ‘0’ logic level and switch control signal PCB goes to the ‘1’ logic level, switching all the C- and E-group analog switches off and all the A- and B-group analog switches on. 
     Analog switch E i  (or E i−1 ) accordingly turns off and analog switch A i  turns on, disconnecting output terminal OUT i  (source line S i ) from the adjacent output terminal OUT i+1  (source line S i+1 ) or OUT i−1  (source line S i−1 ) and connecting it to the output terminal of source driver SD i  via analog switch A i  and protective resistor a i . 
     Analog switch C i  turns off and analog switch B i  turns on, switching from the second feedback path to the first feedback path, thereby feeding back the potential of output terminal OUT i  (source line S i ) after the voltage drop caused by the on-resistance of analog switch A i  and the resistance of the protective resistor a i  to the inverting input terminal of source driver SD i  via analog switch B i . Since the input impedance at the inverting input terminal of source driver SD i  is extremely high, the potential at the inverting input terminal of source driver SD i  rapidly becomes equal to the potential of output terminal OUT i  (source line S i ) despite the presence of feedback resistor b i . Since source driver SD i  operates so as to make the potential of its inverting input (the potential of output terminal OUT i  or source line S i ) equal to the potential of its non-inverting input (source driving signal SS i ), the potential of output terminal OUT i  (source line S i ) rapidly becomes equal to the potential of source driving signal SS i . 
     At the precharging-to-driving transition, accordingly, the source driving circuit  20  in the second embodiment switches the feedback potential of the i-th output circuit from the potential at a point preceding analog switch A i  to the potential at a point following protective resistor a i , thereby compensating for the voltage drop due to the on-resistance of analog switch A i  and protective resistor a i , so that the potential of output terminal OUT i  (source line S i ) quickly becomes equal to the potential of source driving signal SS i  (the output potential of source driver SD i ). This feedback arrangement also compensates for variations in voltage drop due to variations in the resistance of the protective resistors and the on-resistance of the analog switches, resulting in both faster and more accurate driving of the source lines. 
     This feedback arrangement can also compensate for the voltage drop due to the resistance of the signal line from the output terminal of source driver SD i  to the point at which analog switches A i  and B i  are interconnected, which accounts for most of the wiring resistance on the signal path from the output terminal of source driver SD i  to output terminal OUT i . This means that, if there are variations in wiring resistance (or wiring length) on the output paths, they can be compensated for completely, or almost completely, by interconnecting the analog switches A i  and B i  at output terminal OUT i  or at a point located as near as possible to output terminal OUT i . 
     During the driving period, switch control signal PC is ‘0’ and switch control signal PCB is ‘1’, so the A- and B-group analog switches are all in the on state and the C- and E-group analog switches are all in the off state. 
     Analog switch E i  (or E i−1 ) is in the off state, and analog switch A i  is in the on state, disconnecting output terminal OUT i  (source line S i ) from the adjacent output terminal OUT i+1  (source line S i+1 ) or OUT 1−1  (source line S i−1 ) and connecting it to the output terminal of source driver SD i  via analog switch A i . 
     Analog switch C i  is in the off state and analog switch B i  is in the on state, feeding the potential of output terminal OUT i  (source line S i ) back via feedback resistor b i  and analog switch B i  on the first feedback path to the inverting input terminal of source driver SD i , thereby keeping the potential of output terminal OUT i  (source line S i ) equal to the potential of the non-inverting input (source driving signal SS i ) of source driver SD i . 
     At the transition from the driving period to the next precharging period, switch control signal PC goes to ‘1’ and switch control signal PCB goes to ‘0’, switching all the A- and B-group analog switches off and all the C- and E-group analog switches on. 
     Analog switches A i  and B i  turn off and analog switch E i  (or E i−1 ) turns on, disconnecting output terminal OUT i  (source line S i ) from the output and inverting input terminals of source driver SD i , and connecting output terminal OUT i  to adjacent output terminal OUT i+1  (source line S i+1 ) or OUT i−1  (source line S i−1 ) via analog switch E i  (or E i−1 ), thereby precharging source line S i  to the average potential of source line S i  (output terminal OUT i ) and the adjacent source line S i+1  or S i−1  (output terminal OUT i+1  or OUT i−1 ) during the preceding driving period. 
     Analog switch B i  turns off and analog switch C i  turns on, switching the feedback path from the first feedback path to the second feedback path, thereby feeding the output potential of source driver SD i  back to the inverting input terminal of source driver SD i  via analog switch C i . 
     As described above, the second embodiment provides a first feedback path from a point following the protective resistor to the source driver during the driving period and a second feedback path from a point preceding the A-group analog switch to the source driver during the precharging period, and switches the feedback path at transitions from the driving period to the precharging period and vice versa, thereby compensating for the voltage drop due to the on-resistance of the analog switch and the resistance of the protective resistor, and further compensating for variations in on-resistance and wiring resistance of the output path. The second embodiment thereby achieves fast and highly accurate liquid crystal driving. The second embodiment also conserves power by precharging each source line from an adjacent source line, and reduces the number of analog switches that control precharging by providing only one such switch for each two source lines. 
     Third Embodiment 
     Referring to  FIG. 6 , the source driving circuit  30  in the third embodiment comprises m source drivers SD 1 , SD 2 , . . . , SD m , an A-group of analog switches that control output paths, a B-group of analog switches that control first feedback paths, a C-group of analog switches that control second feedback paths, an F-group of analog switches that control precharging, a group of m output terminals OUT 1 , OUT 2 , . . . , OUT m , and an inverter I, where m is an arbitrary integer equal to or greater than two. 
     The source driving circuit  30  in the third embodiment accordingly alters the group of analog switches that control precharging in the source driving circuit  10  (see  FIGS. 1 and 2 ) in the first embodiment. 
     The F-group of analog switches comprises m analog switches (MOS switches) F 1 , F 2 , . . . , F m . Analog switch F i  is connected between the i-th output terminal OUT i  (source line S i ) of the source driving circuit  30  and the common voltage V com  (the potential of the common electrode of the liquid crystal capacitors). The gate electrode of the PMOS transistor in analog switch F i  receives the switch control signal PCB output from the inverter I; the gate electrode of the NMOS transistor in analog switch F i  receives switch control signal PC. Analog switch F i  turns on when PC=1 (PCB=0), thereby connecting output terminal OUT i  (source line S i ) to the common voltage V com ; analog switch F i  turns off when PC=0 (PCB=1), thereby disconnecting output terminal OUT i  (source line S i ) from the common voltage V com . The third embodiment uses the common voltage V com  for precharging the source lines (the output terminals of the source driving circuit). The common voltage V com  is, for example, half the potential of the power supply voltage supplied to source drivers SD 1  to SD m , this being the midpoint potential in the output range of source drivers SD 1  to SD m . 
     In the source driving circuit  30  of the third embodiment, source driver SD i , analog switches A i , B i , C i , and F i , and output terminal OUT i  form an output circuit. 
     The operation of the source driving circuit  30  in the third embodiment will be described below with reference to  FIG. 7 , which shows waveforms of an output signal OUT of the source driving circuit  30  (the signal output from output terminal OUT i  to source line S i ), the switch control signal PC and the complementary switch control signal PCB. T d  indicates the dot driving cycle time of the liquid crystal display; T p  indicates the precharging period. 
     During a precharging period, switch control signal PC (the input signal to inverter I) is ‘1’ and switch control signal PCB (the output signal from inverter I) is ‘0’, so the A- and B-group analog switches are all in the off state, while the C- and F-group analog switches are all in the on state. 
     Since analog switches A i  and B i  are in the off state and analog switch F i  is in the on state, output terminal OUT i  (source line S i ) is disconnected from the output and inverting input terminals of source driver SD i  and is connected via analog switches F i  to the common voltage V com , thereby being precharged to the V com  potential. 
     Since analog switch B i  is off and analog switch C i  is on, the output potential of source driver SD i  is fed back to the inverting input terminal of source driver SD i  via analog switch C i . Since the input impedance of the inverting input of source driver SD i  is extremely high, the potential at the inverting input terminal of source driver SD i  becomes equal to the output potential of source driver SD i  regardless of the on-resistance in analog switch C i . Since source driver SD i  operates so as to make the potential of its inverting input (the output potential of source driver SD i ) equal to the potential of its non-inverting input (source driving signal SS i ), the output potential of source driver SD i  equals the potential of source driving signal SS i . 
     At the transition from the precharging period to the driving period, switch control signal PC goes to the ‘0’ logic level and switch control signal PCB goes to the ‘1’ logic level, switching all the C- and F-group analog switches off and all the A- and B-group analog switches on. 
     Analog switch F i  accordingly turns off and analog switch A i  turns on, disconnecting output terminal OUT i  (source line S i ) from the common voltage V com  and connecting it to the output terminal of source driver SD i  via analog switch A i . 
     Analog switch C i  turns off and analog switch B i  turns on, switching from the second feedback path to the first feedback path, thereby feeding back the potential of output terminal OUT i  (source line S i ) after the voltage drop caused by the on-resistance of analog switch A i  to the inverting input terminal of source driver SD i  via analog switch B i . Since the input impedance at the inverting input terminal of source driver SD i  is extremely high, the potential at the inverting input terminal of source driver SD i  rapidly becomes equal to the potential of output terminal OUT i  (source line S i ) regardless of the on-resistance of analog switch B i . Since source driver SD i  operates so as to make the potential of its inverting input (the potential of output terminal OUT i  or source line S i ) equal to the potential of its non-inverting input (source driving signal SS i ), the potential of output terminal OUT i  (source line S i ) rapidly becomes equal to the potential of source driving signal SS i . 
     At the precharging-to-driving transition, accordingly, the source driving circuit  30  in the third embodiment switches the feedback potential of the i-th output circuit from the potential at a point preceding analog switch A i  to the potential at a point following analog switch A i , thereby compensating for the voltage drop due to the on-resistance of analog switch A i  so that the potential of output terminal OUT i  (source line S i ) quickly becomes equal to the potential of source driving signal SS i  (the input potential to source driver SD i ). This feedback arrangement also compensates for variations in voltage drop due to variations in on-resistance, resulting in both faster and more accurate driving of the source lines. 
     This feedback arrangement can also compensate for the voltage drop due to the resistance of the signal line from the output terminal of source driver SD i  to the point at which analog switches A i  and B i  are interconnected, which accounts for most of the wiring resistance on the signal path from the output terminal of source driver SD i  to output terminal OUT i . This means that, if there are variations in wiring resistance (or wiring length) on the output paths, they can be compensated for completely, or almost completely, by interconnecting the analog switches A i  and B i  at output terminal OUT i  or at a point located as near as possible to output terminal OUT i . 
     During the driving period, switch control signal PC is ‘0’ and switch control signal PCB is ‘1’, so the A- and B-group analog switches are all in the on state and the C- and F-group analog switches are all in the off state. 
     Analog switch F i  is in the off state, and analog switch A i  is in the on state, disconnecting output terminal OUT i  (source line S i ) from the common voltage V com  and connecting it to the output terminal of source driver SD i  via analog switch A i . 
     Analog switch C i  is in the off state and analog switch B i  is in the on state, feeding the potential of output terminal OUT i  (source line S i ), which is the output potential of source driver SD i  minus the voltage drop due to the on-resistance of analog switch A i , back via analog switch B i  to the inverting input terminal of source driver SD i , thereby keeping the potential of output terminal OUT i  (source line S i ) equal to the potential of the non-inverting input (source driving signal SS i ) of source driver SD i . 
     At the transition from the driving period to the next precharging period, switch control signal PC goes to ‘1’ and switch control signal PCB goes to ‘0’, switching all the A- and B-group analog switches off and all the C- and F-group analog switches on. 
     Analog switches A i  and B i  turn off and analog switch F i  turns on, disconnecting output terminal OUT i  (source line S i ) from the output and inverting input terminals of source driver SD i , and connecting output terminal OUT i  to the common voltage V com , thereby precharging source line S i  to the V com  potential. 
     Analog switch B i  turns off and analog switch C i  turns on, switching from the first feedback path to the second feedback path, thereby feeding the output potential of source driver SD i  back to the inverting input terminal of source driver SD i  via analog switch C i . 
     As described above, the third embodiment provides a first feedback path from a point following the A-group analog switch to the source driver during the driving period and a second feedback path from a point preceding the A-group analog switch to the source driver during the precharging period, and switches the feedback path at transitions from the driving period to the precharging period and vice versa, thereby compensating for the voltage drop due to the on-resistance of the analog switch in the driving period, and further compensating for variations in on-resistance and wiring resistance of the output path. The third embodiment thereby achieves fast and highly accurate liquid crystal driving. 
     Those skilled in the art will recognize that many modifications can be made to the above embodiments within the scope of the invention, which is defined in the appended claims.