Abstract:
Techniques for on-chip detection of integrated circuit power supply noise are disclosed. By way of example, a technique for monitoring a power supply line in an integrated circuit includes the following steps/operations. A first signal and a second signal are preconditioned. The first signal is representative of a voltage of the power supply line being monitored. The second signal is representative of a voltage of a reference power supply line. Preconditioning includes shifting respective levels of the voltages such that the voltages are within an input voltage range of comparator circuitry. Then, the preconditioned first signal and the preconditioned second signal are compared in accordance with the comparator circuitry. Comparison includes detecting when a difference exists between the voltage level of the preconditioned first signal and the voltage level of the preconditioned second signal.

Description:
CROSS-REFERENCE TO RELATED APPLICATION(S) 
       [0001]    This application is a continuation of pending U.S. application Ser. No. 11/874,528, filed on Oct. 18, 2007 the disclosure of which is incorporated by reference herein. U.S. application Ser. No. 11/874,528 is a continuation of U.S. application Ser. No. 11/089,215, filed on Mar. 24, 2005, now issued as U.S. Pat. No. 7,355,429, the disclosure of which is incorporated by reference herein. 
     
    
     FIELD OF THE INVENTION 
       [0002]    The present invention relates generally to integrated circuit power supply noise and, more particularly, to techniques for on-chip detection of integrated circuit power supply noise. 
       BACKGROUND OF THE INVENTION 
       [0003]    Simultaneous switching transistors in densely packed circuits, such as in very large scale integrated (VLSI) circuits, cause current spikes in the power supply lines, which in turn cause voltage noise due to iR and Ldi/dt voltages. Non-invasive off-chip measurements or detection of power supply noise is impractical due to loading effects and tester constraints. However, information about supply fluctuations can be extremely useful for purposes of testing, as well as system reliability improvement. 
         [0004]    Some power supply noise detection techniques have been described in H. Aoki et al., “On-chip Voltage Noise Monitor for Measuring Voltage Bounce in Power Supply Lines Using a Digital Tester,” Proceedings of the 2000 International Conference on Microelectronic Test Structures, pp. 112-117, 2000; and in A. Muhtaroglu et al., “On-die Droop Detector for Analog Sensing of Power Supply Noise,” IEEE Journal of Solid-State Circuits, Vol. 39, Issue 4, pp. 651-660, April 2004, the disclosures of which are incorporated by reference herein. 
         [0005]    The technique described in H. Aoki et al. employs a comparator that compares the noisy supply to an external reference voltage. The comparator requires four clocks and the performance of the comparator strongly depends on the time constant of the capacitors in the design. However, the capacitors have to be sized such that the drain-to-gate capacitance of the transistors does not corrupt the measured data. Hence, this technique is extremely sensitive to sizing and does not have any calibration features to offset process and temperature variations. It also does not have any features for generating different reference voltages. 
         [0006]    The technique described in A. Muhtaroglu et al. uses voltage sensors connected to the supply lines. It uses a complicated procedure to generate different voltage references. The reference generator requires two 32-bit DACs (digital-to-analog converter) to generate current references. Also, each sensor requires a dedicated current reference, since the calibration features are a function of the current reference (two 32 bit DACs). Also, this approach requires two separate sensors to detect overshoots and undershoots. It also requires two current references to set different thresholds for overshoots and undershoots. 
       SUMMARY OF THE INVENTION 
       [0007]    The present invention provides techniques for on-chip detection of integrated circuit power supply noise. Such inventive techniques overcome the above, as well as other, limitations of existing techniques. 
         [0008]    By way of example, in one aspect of the invention, a technique for monitoring a power supply line in an integrated circuit comprises the following steps/operations. A first signal and a second signal are preconditioned. The first signal is representative of a voltage of the power supply line being monitored. The second signal is representative of a voltage of a reference power supply line. Preconditioning comprises shifting respective levels of the voltages such that the voltages are within an input voltage range of comparator circuitry. Then, the preconditioned first signal and the preconditioned second signal are compared in accordance with the comparator circuitry. Comparison comprises detecting when a difference exists between the voltage level of the preconditioned first signal and the voltage level of the preconditioned second signal. 
         [0009]    An output signal may be generated when the voltage level of the preconditioned first signal is greater than or less than the voltage level of the preconditioned second signal. The output signal may be representative of an overshoot condition when the voltage level of the preconditioned first signal is greater than the voltage level of the preconditioned second signal. The output signal may be representative of an undershoot condition when the voltage level of the preconditioned first signal is less than the voltage level of the preconditioned second signal. Advantageously, both conditions may be monitored in the same test mode. Also, monitoring may be selectively controllable so as allow for continuous real-time monitoring or for overshoot/undershoot condition testing at a predetermined time for a desired time interval 
         [0010]    Further, the monitoring technique may also comprise selectively controlling the voltage level of the reference power supply line. Also, the voltage level of the reference power supply line may be generated from a current source. 
         [0011]    Accordingly, a detected difference between the voltage level of the preconditioned first signal and the voltage level of the preconditioned second signal is indicative of noise on the power supply line being monitored. 
         [0012]    These and other objects, features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings. 
     
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         [0013]      FIG. 1  is a diagram illustrating an on-chip, power supply noise detector, according to an embodiment of the present invention; 
           [0014]      FIG. 2  is a diagram illustrating power supply noise level shifting and overshoot/undershoot conditions, according to an embodiment of the present invention; 
           [0015]      FIG. 3  is a diagram illustrating a voltage sensor, according to an embodiment of the present invention; and 
           [0016]      FIG. 4  is a diagram illustrating a reference voltage generator, according to an embodiment of the present invention. 
       
    
    
     DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS 
       [0017]    While illustrative embodiments will be described below in the context of a noisy drain-to-drain voltage (VDD) power supply line, it is to be understood that noise detection principles of the invention are not limited to use with any particular power supply line and thus are more generally applicable for use in detecting power supply line noise in accordance with any suitable integrated circuit architecture. 
         [0018]      FIG. 1  illustrates an on-chip, on-line power supply noise detector, according to an embodiment of the present invention. Power supply noise detector  100  is considered an “on-chip” detector since its components are fabricated on the integrated circuit (i.e., chip) for which the detector will serve to detect noise, i.e., the integrated circuit under test. The detector is also considered an “on-line” or a “real-time” detector since it continues detecting while the integrated circuit functions in a normal manner. 
         [0019]    As shown, detector  100  includes voltage reference generator  102 , voltage (VDD) sensor  104 , reference sensor  106 , dual comparators  108 ,  110 , and two pairs of inverters  112 ,  114  and  116 ,  118 . One sensor circuit ( 104 ) is connected to the noisy VDD supply and the other sensor circuit ( 106 ) is connected to a quiet reference supply, i.e., VDD_quiet. The sensors form matched VDD-sensitive circuits. 
         [0020]    A quiet voltage supply (i.e., non-noisy or substantially without noise), which may come from an on-chip phase locked loop (PLL) supply or an off-chip supply, is used to generate current reference I, which can be distributed across the entire chip. A current reference is used, since it is easier to distribute current on a chip compared to voltage. This current reference is locally converted into a desired voltage reference by selecting resistors in a resistor divider (which includes R shown in  FIG. 1  plus the resistors chosen in  FIG. 4  to be described below) which the current source drives. The reference generated from the current source, Vdd_quiet, is then used by voltage reference generator  102  to generate different references. Reference sensor  106  receives its supply voltage from voltage reference generator  102 . 
         [0021]    The two sensors  104  and  106  precondition the VDD and reference voltages to operate in the input voltage range of the comparators  108 ,  110 . This preconditioning shifts the direct current (DC) level of the waveform to a lower level to enable detection of overshoots and undershoots by the comparator  108  and comparator  110 , respectively, since their input swing cannot be greater than the difference of the supply voltages. It is to be understood that the amount of the level shift depends on the reference level set by R. However, the amount of level shift may typically be 10 millivolts or less. Preconditioning only shifts the level, while preserving the voltage transient waveform. The two sensors produce an equal DC level shift in their respective supply voltages at their output (Vnoisy and Vref). In other words, the outputs of the two sensors are their respective supply voltages, DC level shifted by the same amount. 
         [0022]    The outputs of the two sensors are compared by the comparators. More particularly, Vnoisy is applied to the positive input of comparator  108  and Vref is applied to the negative input of comparator  108 , wherein the positive output signal of comparator  108  represents an overshoot condition. Further, Vnoisy is applied to the negative input of comparator  110  and Vref is applied to the positive input of comparator  110 , wherein the positive output signal of comparator  110  represents an undershoot condition. 
         [0023]    That is, comparator  108  outputs a logic level high when the VDD sensor output is higher than the reference sensor output, thereby indicating the occurrence of an overshoot. Similarly, comparator  110  outputs a logic level high when the VDD sensor output is lower than the reference sensor output, thereby indicating the occurrence of an undershoot. The use of two comparators allows the simultaneous detection of overshoots and undershoots during the same test mode. 
         [0024]    When both inputs of the comparators are equal, the output is a deterministic voltage below the threshold of an inverter. Two inverters ( 112 ,  114  and  116 ,  118 ) are used at the output of each comparator so that they produce a logic level zero when the two inputs of each comparator are equal. As a result, a logic level one is produced only in the event of an overshoot condition or an undershoot condition. 
         [0025]    Further, the comparators and the inverters can use the same VDD supply as is being sensed, since the logic levels will not be disturbed by the supply overshoots and undershoots, and since the fluctuations will not exceed the switching thresholds of the comparators and the inverters. 
         [0026]    Still further, since the sensor circuits are matched, very small (e.g., the entire circuit may be 50 micrometers by 100 micrometers, less than 0.005 percent of the area of a typical VLSI circuit), and placed next to each other, performance variations that may occur due to process or temperature variation are minimized, unlike with existing techniques. Also, it is possible to detect undershoots and overshoots and set different thresholds for overshoot and undershoot detection by replicating only one of the matched sensor circuits and comparators. 
         [0027]    The sensor circuits also may have an enable function to turn them off when desired (shown in  FIG. 3  where TE equal to a logic one means the sensor is on, and TE equal to logic zero means the sensor is off.). This allows them to work continuously in real time, as for example, in monitoring the voltage fluctuation, or to make measurements at some time determined by other means, for example, after a compute operation commences. The current mirror sensor has a very high bandwidth (e.g., about 1 GHz), and so the bandwidth of the measurement is determined by the comparator circuit. The enable feature can thereby be used in conjunction with variable reference levels, as described below, to generate a sampled voltage waveform. 
         [0028]      FIG. 2  illustrates power supply noise level shifting and overshoot/undershoot conditions, according to an embodiment of the present invention. More particularly,  FIG. 2  illustrates the function of the sensors and comparators when the VDD supply has both overshoots and undershoots. By level shifting the voltages, as compared to ground level, the comparators do not need a separate power supply, as they can operate from the same system VDD. Further, as shown, the overshoot signal is at a logic level one when there is an overshoot condition (VDD greater than reference voltage). This correspondence is denoted in  FIG. 2  with reference letter A. Likewise, the undershoot signal is at a logic level one when there is an undershoot condition (VDD less than reference voltage). This correspondence is denoted in  FIG. 2  with reference letter B. 
         [0029]      FIG. 3  illustrates a voltage sensor, according to an embodiment of the present invention. More particularly,  FIG. 3  shows a sensor circuit topology that may be employed in VDD sensor  104  and reference sensor  106 . Thus, the two sensors are a matched pair. 
         [0030]    As shown, each sensor includes four transistors, i.e., p-type field effect transistors (pFETs) PD and P 1  and n-type field effect transistors (nFETs) NTE and N 1 . The nFET NTE is an enabling transistor used to turn the sensors on and off. When the test enable input TE is high, the sensor is in an ON state. When the test enable input is low, the sensor is in an OFF state. The pFET P 1  mirrors the current in the diode-connected pFET PD. The pFET P 1  and nFET N 1  act as a voltage divider to shift the DC output level at point Vout. The ratio of sizes of the NFET N 1  and pFET P 1  control the amount of DC level shift. Thus, the sensors can be designed to output different DC level shifts, depending on the input swing of the comparator. The fluctuations in the VDD supply of the noisy sensor causes the current in the diode-connected pFET to fluctuate proportionally. These current fluctuations together with the DC level shift are seen at the output. The output of the reference sensor is the reference voltage with the same DC level shift as that of the VDD sensor. 
         [0031]    Advantageously, the test enable input (TE) allows for selection of continuous real-time monitoring or testing for overshoot/undershoot conditions at a predetermined time for a desired time interval. 
         [0032]      FIG. 4  illustrates a reference voltage generator (e.g. reference generator  102  of  FIG. 1 ), according to an embodiment of the present invention. Also shown in  FIG. 4 , in relation to reference generator  102 , are reference sensor  106  and VDD sensor  104 . The two sensors are both configured as shown and explained in the context of  FIG. 3  (VDD sensor including FETs P 1 , P 2 , N 1  and N 2  and reference sensor including FETs P 3 , P 4 , N 3  and N 4 ). 
         [0033]    By adding resistors of different values in parallel, it is possible to generate voltage references of different values. These voltage references provide voltage supplies for the reference sensor  106 . The resolution of voltage reference generation is governed by the number of resistors used. As shown, passgates P 11  through P 14  are used to select resistors R 1  through R 4 , respectively. 
         [0034]    It is to be understood that a decoder or an internal state machine can be used to minimize the number of inputs (b 1  through b 4 ) required for reference generation. Calibration of the reference levels can be performed by ramping VDD over the appropriate range while the surrounding noisy circuit is disabled, and observing the switching of the comparator states. 
         [0035]    The entire control of the detector, including setting of the reference levels, is controlled by digital input signals, and the entire output of the detector results in digital output signals. Thus, no analog input or output signals are required for operation of the detector circuit. 
         [0036]    Although illustrative embodiments of the present invention have been described herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope or spirit of the invention.