Abstract:
An arrangement and method for processing a signal field of sensor signals which originate from the individual sensor elements, for example photodetectors, of a plurality of sensor elements which are regularly spaced in an area and which are each surrounded by six adjacent sensor elements while forming a hexagonal structure. A differential amplifier compares a quantity representing the potential difference and a reference quantity forms a switching quantity (I Mo ) on the output side. A switching comparator, on the input side, receives the switching quantity and, if this switching quantity exceeds the preselectable switching threshold, on the output side emits a switching pulse which causes the &#34;off&#34; switching condition. Four signal outputs 1, 2, 3, 4 as well as four signal inputs (I M1  I M2 , I M3 , I M4 ) are each connected with a signal input and a signal output of one of the four analog circuits assigned to the four next adjacent switchable resistors, one signal respectively being supplied to the four signal outputs which represents the switching quantity. A switching stage for forming the reference quantity takes into account the signals present at the four signal inputs.

Description:
BACKGROUND AND SUMMARY OF THE INVENTION 
     This invention relates to an arrangement for processing signals and particularly images as well as to a signal processing method and particularly an image processing method. 
     An image processing arrangement and a pertaining method are known from U.S. Pat. No. 5,062,000. 
     Previously known and applied image processing methods for noise reduction in images and for edge detection are usually purely digital methods which process image data of conventional CCD images with an efficient processor connected behind them. Solutions by means of analog circuits and methods are currently only investigated in a few locations, such as the California Institute of Technology (Caltech) or the Massachusetts Institute of Technology (MIT) in the U.S. First industrial applications are known only in the U.S. at Rockwell or at Tanner Research. 
     The analog circuits obtained there are based on networks of switchable resistors (fuses) which may also have non-linear characteristics and which, together with image-recording photodiodes or phototransistors are monolithically integrated in CMOS technology. The networks are designed such that each image point (pixel) of such an imager is connected with all its neighbors by way of switchable resistance elements. When the resistors are in the current-carrying &#34;on&#34; condition, they compensate the signal differences of adjacent image points and therefore contribute to noise reduction. In the interrupted &#34;off&#34; condition, the signal difference of adjacent image points appears strongly enhanced. As a result, edges within an image are enhanced and the limits of image segments can therefore be determined. 
     However, a circuit constructed in this manner treats accidental brightness differences in the same fashion as systematic brightness differences. This deficiency of the circuit characteristics does not permit a consequent noise reduction within individual image segments because the image segments themselves have noisy boundaries. 
     Preliminary studies (Chr. Koch, J. Marroquin and A. Yuille, Proc. Natl. Acad. Sci., USA, Vol. 83, pp. 4263-4267, June 1986 Biophysics) have shown that the task of the simultaneous noise reduction and segmentation can be solved in principle by means of two feedback circuits. This was proven for orthogonally organized pixel grids. However, these 10 year old studies could not be converted into an analog circuit because the applied algorithms would have required a circuit too high complexity. An imager with a pixel number that would match with application requirements could hardly have been implemented. Therefore, further studies were limited to simplified and correspondingly less efficient architectures, for example, to simple networks (A. Lumsdaine, J. L. Wyatt Jr., I. M. Elfadel, Journal of VLSI Signal Processing, 3, 53-68 (1991)). 
     This demonstrates that the problem of noise reduction in images and of an extraction of object edges by means of analog, image-processing circuits has currently not been solved in a satisfactory manner. 
     Underlying Object 
     It is therefore an object of this invention to develop a method by means of which a reliable segmentation of images as well as a simultaneous noise reduction within individual image segments becomes possible. In this case, noise reduction and segmentation should support one another recursively. Furthermore, gaps in the segment edges are to be repaired, in which case the degree of repair must be adjustable. The implementation of the method is to be demonstrated by means of an analog circuit. Being realized an integrated circuit such a device should also be suitable for the implementation of intelligent imagers with a larger number of image points (for example, 256×256). 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 shows a pixel lattice with switchable resistors; 
     FIG. 2 shows a characteristic current voltage curve of the switchable resistors; 
     FIG. 3 shows the structure of the superimposed edge lattice; 
     FIG. 4 shows local switching conditions in the neighborhood of an edge pixel for local line variables; 
     FIG. 5 shows local switching conditions in the neighborhood of an edge pixel for condition variables; 
     FIG. 6 shows an analog circuit for implementing the image-processing method; 
     FIG. 7 shows quantizing thresholds of the tanh amplifier; 
     FIG. 8 shows an analog circuit with a simplified multiplicaton function; and 
     FIG. 9 shows the structure of the image processing analog circuit. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     The new method by means of which the functions of noise reduction and of edge extraction can be realized in real time utilizes the architecture of a new electric circuit. One type of component of the circuit for the function of image acquisition are photosensitive pixels consisting of photodiodes or phototransistors. Between adjacent pixels, local links are established for the function of image processing by connecting electronic components, such as amplifiers, comparators, analog multipliers and squaring components in an appropriate manner. 
     Such a network has the efficiency required for image processing and can be implemented as a monolithic integrated circuit. The network structure is represented by a honeycomb lattice with hexagonal pixels. Each pixel is directly surrounded by switchable resistors which are arranged along the six edges of the honeycomb (Illustration 1). In this arrangement, the switchable resistors themselves form a triangular lattice. 
     The photo-sensitive elements can be integrated at the nodes of the network within the structure. In a further embodiment, all photo-sensitive elements can also be situated on a separate imager. The signals of the individual pixels must then be fed into the nodes of the network. This can take place, for example, by way of multiplexer circuits or by way of three-dimensional arrangements with interconnections in each pixel. 
     In addition to the processing of image data, the network can also be used for the processing of arbitrary two-dimensional signal fields. For example, instead of the photo-sensitive elements, other sensor elements, such as gas sensors or pressure sensors may also be present as signal generators. As an alternative, the signal fields may represent the result of data processing methods. 
     In all cases, the signals are guided to feeding points which in the hexagonal network are called &#34;pixels&#34;. 
     The operating condition of the switchable resistors (&#34;on&#34; or &#34;off&#34;) is a function of the local voltage drop over the respective resistor, that is, of the signal difference of adjacent pixels. In the &#34;on&#34; operating condition, the current supplies by means of the resistance element the information concerning the brightness difference of the adjacent pixels. If the current exceeds a predetermined switching threshold, this is an indication of an object edge within the underlying image. The operating condition of the resistance element in this case will change to &#34;off&#34;. The switching threshold of the resistors, at which they change from a condition of ohmic conductivity (&#34;on&#34;) to the &#34;off&#34; condition, can be set by a control current or a control voltage. Similarly, the slope of the resistor characteristics and thus the resistance value can be adjusted by choosing appropriate parameters for the electronic device as well as by way of control signals. The characteristic current-voltage curve of these resistor elements is shown in Illustration 2. 
     An appropriate implementation of such elements in CMOS technology is indicated, for example, in J. G. Harris, &#34;Analog Models for Early Vision&#34;, PhD-Thesis, California Institute of Technology, Pasadena, 1991. 
     By means of the arrangement of the switchable resistors within the hexagonal pixel lattice, a superimposed lattice structure according to Illustration 3 is obtained which in the following will be called an edge lattice. The lattice points of this edge lattice contain the information on the operating condition of the switchable resistors and, in addition, also contain the electronic components for the further processing of this information. 
     According to the invention, an appropriate interconnection of this edge lattice is utilized for the implementation of image-processing functions. By means of the method described in the following, edges, which exist throughout the image, can be favored. Likewise, slightly disturbed edges can be corrected. In contrast, short isolated edge pieces are eliminated. 
     In the above-mentioned preliminary studies, the switching condition of the switchable resistors is indicated by a local line variable 1. This line variable can take the values 1=0 or 1=1. In order to, by means of these variables, meet the requirements with respect to noise reduction segmentation in a network with a local interconnection of the elements, the method must promote the relationships outlined in Illustration 4. If the edge lattice in Illustration 3 is used as a basis, four neighbors exist for each edge pixel which are situated at the boundaries of the hexagonal structure. For the switching condition 1 0  of each edge pixel (as shown in FIG. 4), the following must therefore apply: 
     
         ______________________________________Neighborhood       Preferred CorrelationNachbarschaft      bevorzugie Korrelation1.sub.1  1.sub.2          1.sub.3   1.sub.4                        1.sub.0______________________________________0        0     0         0   01        1     0         0   00        0     1         1   01        1     1         1   01        0     1         0   11        0     0         1   10        1     1         0   11        0     0         1   1______________________________________ 
    
     A special representation of the switching conditions which occur on the switchable resistors clarifies the correlations. If the variable S i  is used as the state variable with 
     
         S.sub.i =2 l.sub.i -1                                      (1) 
    
     a simple method is indicated in order to implement, on the basis of the neighborhood-related local switching conditions of the switchable resistors, a dynamic adaptation of the switching threshold. The condition variable S 0  of an edge pixel surrounded by four neighbors (as shown in FIG. 5) assumes the following values: 
     
         ______________________________________Neighborhood         Preferred CorrelationNachbarschaft        bevorzugie Korrelation______________________________________S.sub.1 S.sub.2  = 1          S.sub.3 S.sub.4  = 1                    S.sub.0  = -1S.sub.1 S.sub.2  = -1          S.sub.3 S.sub.4  = -1                    S.sub.0  = +1______________________________________ 
    
     When, for the local voltage drop Δf on a switchable resistor, a static switching threshold H S  is introduced by 
     
         μ(Δf.sub.0).sup.2 -H.sub.S =0 with μ, H.sub.S &gt;0 (2) 
    
     a generalization to the dynamic case is achieved by 
     
         μ(Δf.sub.0).sup.2 -H.sub.S -KS.sub.1 S.sub.2 -KS.sub.3 S.sub.4 =0 with μ, H.sub.S,K &gt;0                                   (3) 
    
     If, by means of the values of the state variables S 1 , S 2 , S 3  and S 4 , a switching condition S 0  =-1 is favorized, the switching threshold of the switchable resistor is increased. If S 0  =+1 is favorized, the switching threshold is lowered. 
     This comparatively simple form of a dynamic switching threshold can be formulated in the same manner for continuous values of a variable M i  (-1≦M i  ≦+1). 
     
         H.sub.S.sup.dyn =H.sub.S +KM.sub.1 M.sub.2 +KM.sub.3 M.sub.4 (4) 
    
     By means of this equation, the information is obtained of whether the estimated value M i  taken for a switching condition is certain (M i  ˜±1) or whether the estimated value implies uncertainties (/M i  /&lt;&lt;1). 
     The effectiveness of such a dynamic threshold is comparable to the considerably more complex dynamic threshold in the studies of Caltech (Koch, et al.) but the discussed network is considerably simpler. 
     Illustration 6 shows the block diagram of an analog electronic circuit by means of which the function of a dynamic switching threshold adjustment is implemented. The block diagram contains the elementary cell of an image-processing, hexagonally organized pixel structure according to Illustration 1. The individual electronic functions within the elementary cell are implemented mainly by means of analog circuit components. 
     Specifically, the cell contains the following components: a switchable resistor (fuse element), a squaring amplifier, a summation stage, a differential amplifier with a tanh-characteristic, current mirrors for signal coupling as well as a comparator stage the output of which is fed back to the fuse element. For the implementation, a CMOS-technology is used, but the circuit can also be implemented in other technologies, for example, as a bipolar, NMOS, PMOS or BICMOS circuit. In case of CMOS, analog circuit is operated in current mode. 
     Fuse Element 
     The two data inputs d 1  and d 2  of the fuse element are connected with two adjacent pixels of an Imager. From each of these two pixels, a portion of the photocurrents is supplied to the fuse element. The coupling between the two inputs, that is, the resistance of the fuse element, is varied by way of a bias current. 
     Squaring Amplifier 
     A squaring amplifier connected in series with the fuse element forms the square of the differential voltage which drops at the fuse element, and converts the output signal into a current quantity I SQ . In the square characteristic curve of the output signal, the parabolic opening can be varied by means of a bias current or a bias voltage. The position of the vertex of the parabola can also be designed to be variable by choosing appropriate parameters for the individual transistors within the amplifier component. 
     The functionality of the squaring device, as an alternative, can also be implemented by forming the absolute value (module) or by another convex symmetrical function. 
     Multiplier and Adding Stage 
     By means of two four-quadrant multipliers, according to the diagram in Illustration 5, the product of the signals S 1  S 2  and S 3  S 4  of two adjacent edge pixels respectively is formed. By feeding bias currents, the amplification factor of the multiplier components can be adjusted. The two signal products of the four adjacent edge pixels, together with an offset current I HS  (&#34;static threshold&#34;) form a sum signal (&#34;dynamic threshold&#34;, equation (4)) which is required as the current signal for the further conversion of the image processing method. 
     Tangent Hyperbolicus Amplifier 
     In an amplifier stage which follows, the signal difference is formed of this sum signal and of the signal of the squaring amplifier. In order to obtain, in the case of larger differences of the input signal, a soft limitation of the output signal in this amplifier stage, the amplifier stage must have a tanh-characteristic. This is achieved by the use of a U/lamplifier. For this purpose, a previous conversion of the input current into voltages is required. The output signal is again, provided as a current quantity I M0 . 
     Current Mirror for Signal Coupling 
     Portions of the current I M0  are returned by means of appropriate current images to the four adjacent edge pixels S 1 , S 2 , S 3  and S 4  according to the arrangement in Illustration 5. 
     Comparator 
     In a comparator, the current value I M0  is compared with an adjustable threshold. From this comparison, a digital signal is derived which is fed back to the fuse element and which interrupts it, when the switching threshold is exceeded (&#34;off&#34; condition). 
     Alternative Circuit for Implementing the Process 
     In an integrated circuit, which implements the described process, the large chip area required for the analog multiplier components is a disadvantage. Conceptional and circuit-design alternatives therefore have to developed be which permit a simplification of the multiplication function without impairing the functionality of the overall circuit. In particular, the symmetry characteristics of the multiplication function must be maintained. 
     As a rule, a multiplication function supplies the result as a smooth curve. As a simplification, the result may also be represented in a quantized manner by means of a &#34;step curve&#34;. If the number of steps is varied, the approximation to a smooth curve and therefore the precision of the process can be controlled. In the following, an embodiment will be indicated for this purpose which is based on the circuit architecture of Illustration 6 and uses a three-step quantization. 
     For the purpose of quantization of the output current l M0  of the tanh-amplifier (Illustration 6), two symmetrical quantizing thresholds I TH1  and I TH2  are defined according to FIG. 7. The value of I TH1  and I TH2  is variable. 
     By means of comparators, which can easily be implemented, three conditions Z=-1, Z=0 and Z=+1 can be assigned to a state variable Z. In this case, Z=-1 corresponds to an output current I M0  which is lower than the threshold I TH1 . Z=+1 corresponds to a current I M0  which is higher than the threshold I TH3  ; and Z=0 corresponds to an output current which ranges between I TH1  and I TH2 . 
     These three states can be provided by way of three separate data lines with a logical &#34;0&#34; or &#34;1&#34; at the output of a comparator but may also be present in a coded fashion (for example, amplitude-coded) on a single data line. 
     A simplification of the multiplication function for two input quantities can be achieved, for example, by a control current source with two digital inputs. Illustration 8 shows a basic circuit diagram corresponding to Illustration 6. The information of the four adjacent edge pixels is provided by way of the (digital) data inputs DN1, DN2, DN3 and DN4. As mentioned above, these data inputs can be present either as 3-bit wide buses or as individual lines. By means of a logic circuit, the data inputs DN1 and DN2 or DN3 and DN4 are processed within the controlled source in such a manner that a decision takes place concerning the input current I M  according to the truth table Tab. 5.1. The amount of I M  can be varied as a parameter of the controlled source. 
     
         ______________________________________DN1DN2      -1             0     +1______________________________________-1       +I.sub.M       0     -I.sub.M 0       0              0     0+1       -I.sub.M       0     +I.sub.M______________________________________ 
    
     This shows that an approximated multiplication function for four quandrants can be achieved in a simple manner. The precision of the process can be increased by raising the number of quantizing steps. Likewise, the amount of the source current I M  can also be correlated with the quantizing thresholds for increasing the accuracy. 
     Network of Elementary Cells 
     An image-processing analog circuit is implemented by means of the described elementary cell in that a network of such cells is wired corresponding to FIG. 9. Corresponding to the architecture with hexagonal pixels and pertaining switchable resistors of Illustration 1, a hexagonal arrangement is also chosen for the implementation of the noise reduction and &#34;edge extraction&#34; functions. Within the architecture, the individual elementary cells form a triangular lattice. The imager can also be integrated in the circuit in the form of light-sensitive detectors, such as photodiodes or phototransistors. 
     The total number of the required elementary cells and photoelements depends on the requirements of the image processing task. The pixel size, the pixel spacing, the arrangement of the pixels in the two axis directions and the power consumption of the circuit can be individually adjusted by choosing appropriate circuit parameters. 
     The circuit can also be used such that only certain areas within an image plane (areas of interest) can be processed by it. By means of the suitable choice of the read-out technique of the used imager, the area of interest can be arbitrarily statically and dynamically displaced along the whole image plane so that the image-processing functions of the circuit can also be utilized for tracking applications and for the implementation of an attention control.