Abstract:
Polysilicon formed over an underlying insulator may be highly selectively etched. This may permit the replacement of polysilicon gate electrode material, implementing a dual layer process or any of a variety of other applications.

Description:
BACKGROUND  
         [0001]    This invention relates generally to selectively etching polysilicon with respect to other materials including insulators such as oxide or nitride insulators.  
           [0002]    In a variety of different circumstances, it may be desirable to etch polysilicon selectively. That is, it may be desirable to preferentially etch polysilicon while reducing the etching of other materials such as insulators.  
           [0003]    One example of a situation where such selectivity may be desirable is in connection with providing dual metal gate technology. Dual polysilicon gates are used in conventional complementary metal oxide semiconductor (CMOS) devices to engineer a desired threshold voltage that may be different between the NMOS and PMOS devices. Unfortunately, as the device&#39;s scale becomes smaller, this approach is not effective. When the polysilicon doping level is not sufficiently high, the polysilicon gate depletion effectively increases the gate dielectric thickness by several Angstroms. This negatively impacts the ability to scale gate dielectric thicknesses. Boron penetration and gate resistance may also be issues for such polysilicon gate technology.  
           [0004]    One approach to this problem is to replace the polysilicon gate with a metal gate. More particularly, one metal gate may be utilized for the NMOS devices and a different metal gate may be utilized for the PMOS devices.  
           [0005]    Thus, it may be desirable to form dual metal gate technology from conventional processing steps that use polysilicon. After the polysilicon has been defined to form the gate electrodes for a transistor, the polysilicon may be selectively removed. A different metal may be applied to form each of the NMOS and PMOS transistors.  
           [0006]    Thus, there is a need for a better way to selectively etch polysilicon with respect to other materials. 
       
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0007]    [0007]FIG. 1 is an enlarged cross-sectional view of one embodiment of the present invention at an earlier stage of manufacture;  
         [0008]    [0008]FIG. 2 is an enlarged cross-sectional view of the embodiment shown in FIG. 1 after further processing in one embodiment;  
         [0009]    [0009]FIG. 3 is an enlarged cross-sectional view of the embodiment shown in FIG. 1 after further processing in one embodiment;  
         [0010]    [0010]FIG. 4 is an enlarged cross-sectional view of another embodiment of the present invention;  
         [0011]    [0011]FIG. 5 is an enlarged cross-sectional view after further processing in one embodiment; and  
         [0012]    [0012]FIG. 6 is an enlarged cross-sectional view after further processing in one embodiment.  
     
    
     DETAILED DESCRIPTION  
       [0013]    Referring to FIG. 1, a conventional NMOS or PMOS transistor may be formed on a semiconductor structure  10 . The transistor may include a polysilicon gate  14  over a gate dielectric  12 . A nitride spacer  16  may be formed on the sidewalls of the gate electrode  14  and an interlayer dielectric  18  may be situated over the structure  10  outside of the spacer  16  in one embodiment.  
         [0014]    To implement a dual metal complementary metal oxide semiconductor device, it is desirable to remove the polysilicon gate  14  and to selectively replace it with another metal. In one embodiment of the present invention the NMOS and PMOS transistors may receive different gate metal material.  
         [0015]    Referring to FIG. 2, the polysilicon gate  14  has been removed by a selective etch which is highly selective of interlayer dielectrics, nitride spacers, metal gates, and underlying gate oxides, as well as silicon or other high dielectric constant materials, to mention a number of examples. The selective removal of the polysilicon gate  14  may involve using a 25 percent solution of tetramethylammonium hydroxide (TMAH) in one embodiment. In another embodiment tetraethylammonium hydroxide or another tetra(alkyl)ammonium hydroxide may be used. This etch is particularly selective of p-type doped polysilicon gate material but may also be utilized in connection with n-type doped polysilicon gate material. Thus, this embodiment is particularly applicable to removing the polysilicon gate on the PMOS transistors, but is also applicable to removing the polysilicon gate of NMOS transistors. The etch may have a linear etch rate of 100 Angstroms per minute in one embodiment.  
         [0016]    After the polysilicon gate  14  has been removed a new gate material  15 , such as a metal gate material, may be formed or deposited into the void  20  in accordance with one embodiment of the present invention shown in FIG. 3.  
         [0017]    In conventional processes for removing the doped polysilicon gate  14 , generally additional steps may be necessary, for example, to replace the gate oxide which may be damaged or removed in the course of etching the overlying polysilicon gate  14 . The additional steps may be disadvantageous in some embodiments because additional steps generally involve more expense and the regrown oxide may grow on the sidewalls of the nitride spacer  16 .  
         [0018]    Referring to FIG. 4, in accordance with another embodiment of the present invention, a transistor similar to the one shown in FIG. 1 may include a polysilicon gate  22 . The gate  22  may be an n-type doped polysilicon material used, for example, to form the NMOS component of a CMOS transistor. The n-type doped polysilicon gate  22  may be selectively removed without damaging significantly the underlying gate oxide  12  by using NH 4 OH etch at 2 4 ° C. together with sonics in one embodiment. Thus, a room temperature etching process may be utilized with ultrasonic or megasonic energy.  
         [0019]    Hydroxide-based etches of silicon are normally done at high temperatures which reduces the selectivity between the NMOS and the PMOS material. At low temperatures the NH 4 OH is ineffective since hydrogen gas bubble formation at the structure  10  generates a protective silicon-hydrogen coating that shuts down the etch. However, by sonicating the chemical bath, H2 bubble formation may be reduced or eliminated, dissipating the H2 into solution upon formation and allowing completion of the etch. At this low temperature, the p-type polysilicon gate  22  is not etched, enabling a highly selective etch for the n-type polysilicon gate  22 .  
         [0020]    Thus, the resulting structure, shown in FIG. 5, has the n-type polysilicon  22  removed leaving an opening  24 . However, the oxide  12  is not significantly affected. Thereafter, a metal gate  23  may be formed in the opening  24  as shown in FIG. 6.  
         [0021]    While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.