Abstract:
A multi-state CMOS synchronous binary counter is implemented utilizing a CMOS transmission gate look-ahead carry circuit requiring only a fraction of the area required for AND or NAND gate carry structures.

Description:
BACKGROUND OF THE INVENTION 
     Binary ripple-type counter are well known and have been implemented utilizing CMOS technologies. However, the disadvantage of binary ripple carry type counters is that the input clock pulse must ripple through each flip-flop stage of the binary counter. A typical CMOS flip-flop propagation delay is of the order of 60 nanoseconds. Therefore, as an example, in a 24-state counter, the time required for the clock information to reach the last stage output is of the order of 1.5 microseconds. A synchronous counter would in many applications be much more desirable because the total counter clock to output propagation delay would never exceed one flip-flop propagation delay. However, for many state counters, this has not been attempted using CMOS technology because the die area required to implement a binary synchronous counter has been excessive. 
     Synchronous CMOS binary counters having a small number of stages have been manufactured. However, AND or NAND gates have been required to perform the look-ahead carry function that is required. However, the number of inputs required on each input NAND gate which is required for each state of the counter increases by one for each stage of the counter. Implementation of AND or NAND gates in the CMOS technology quickly becomes impractical to implement because the amount of die area required therefor multiplies rapidly as the number of inputs increases. A conventional binary counter having an AND gate at the input of each counter stage which indicates when logical &#34;1&#34;s are stored in previous counter stages is described in U.S. Pat. No. 3,422,254, inventor S. J. R. Lundin. 
     SUMMARY OF THE INVENTION 
     A binary counter includes a plurality of divider stages. Each of the divider stages is coupled to a following divider stage, except that the last stage is coupled to an output of said binary counter. The first divider stage has an output coupled directly to the input of the second divider stage. Each divider stage includes a flip-flop. Each divider stage except the input divider stage includes a CMOS transmission gate including a P-Channel MOSFET and and N-Channel MOSFET coupled in parallel and having a gate clectrode coupled to a separate one of the outputs, respectively, of the particular divider stage. One main terminal of each transmission gate is coupled to the toggle input of the associated divider stage. The other main terminal of each CMOS transmission gate is connected to a first node. A discharge MOSFET is connected between each said first node and a ground conductor and has its gate coupled to an output of the associated divider stage. A fast, low area AND function is thereby implemented which indicates when a state of a preceding divider stage is at a logical &#34;1&#34; at said first node. 
     It is an object of this invention to provide a binary CMOS counter having simplified look-ahead carry circuit means. 
     It is another object of the invention to provide a CMOS binary counter with look-ahead carry means implemented by means of a single CMOS transmission gate associated with each divider stage except an input divider stage. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a schematic diagram of a four-stage CMOS synchronous binary counter embodying the transmission data carry structure according to the invention. 
     FIG. 2 is a timing diagram illustrating waveforms in the circuit of FIG. 1 and is useful in describing the operation of the invention. 
    
    
     DESCRIPTION OF THE INVENTION 
     Referring to FIG. 1 of the drawings, CMOS synchronous binary counter 10 includes four toggle flip-flops 14, 20, 36 and 50. Each of the flip-flops includes a Q output, a Q output, a clock input C L , and a toggle input T. A clock conductor 16 has a clock signal applied thereto and is connected to the clock input C L  of each of the flip-flops. Input flip-flop 14 has its T input connected to V DD  conductor 12 and has it Q output Q1 connected to node 18, which is also connected to the T input of second flip-flop 20. 
     The flip-flops used in FIG. 1 are of the type wherein if the T input is a logical &#34;1&#34;, the flip-flop will change state when a positive clock transition occurs. The flip-flop will not change state if the T input is a logical &#34;0&#34;. 
     The Q output of flip-flop 20, Q2, is connected to node 22 and a Q output is connected to node 24. A CMOS transmission gate including P-Channel MOSFET 28 and N-Channel MOSFET 26 is coupled between node 18 and node 30. A CMOS transmission gate consists of a P-Channel MOSFET and an N-Channel MOSFET connected in parallel. It may be considered as having two main electrodes, which function as the sources and drains of the P and N-Channel MOSFETs. (Whether a particular main electrode is functioning as a source or a drain depends on the relative voltages, as is known to those skilled in the art. For a P-Channel MOSFET, the main electrode with the higher voltage is the source and for the N-Channel MOSFET the main electrode with the lower voltage is the source). A gate of P-Channel MOSFET 28 is connected to node 24. The gate electrode of MOSFET 26 is connected to node 22, and one main electrode of the CMOS transmission gate is connected to node 18 and the other main electrode is connected to node 30. Discharge MOSFET 32 is an N-Channel MOSFET having its drain connected to node 30 and its source connected to ground conductor 34 and having its gate electrode connected to node 24. 
     A second CMOS transmission gate including P-Channel MOSFET 44 and N-Channel MOSFET 42 connected in parallel therewith has one main electrode connected to node 30, also designated by the letter A and another main electrode connected to node 46, also designated by Letter B. The gate of P-Channel MOSFET 44 is connected to node 40, which is also connected to Q output Q3 of flip-flop 36. N-Channel MOSFET 42 has a gate electrode connected to node 38 which is also connected to Q output Q3 of flip-flop 36. N-Channel MOSFET 48 is connected between node 46 and ground conductor 34 and has its gate connected to node 40. Flip-flop 36 has its T input connected to node 30. 
     Flip-flop 50 has its Q output Q4 connected to node 52 and its Q output Q4 connected to node 54 and has its toggle input T connected to node 46. A third CMOS transmission gate including P-Channel MOSFET 56 and N-Channel MOSFET 58 has one main electrode connected to node 46 and another main electrode connected to output node 60. The gate of P-Channel MOSFET 56 is connected to node 54 and the gate of N-Channel MOSFET 58 is connected to node 52. N-Channel MOSFET 62 is connected between output node 60 and ground conductor 34 and has its gate connected to node 54. 
     It is seen that the transmission gate including P-Channel MOSFET 28 and N-Channel MOSFET 26 functions, in conjunction with N-Channel MOSFET 32, as a two-input AND gate having node 18 as one input and node 22 as the other input. The complementary signal on node 24 turns P-Channel MOSFET 28 on and off at the same time that N-Channel MOSFET 26 is turned on and off, and also turns on N-Channel MOSFET 32 when a logical &#34;0&#34; is stored in flip-flop 20. Node 30 is the output of the above mentioned AND gate. The CMOS transmission gate including P-Channel MOSFET 44 and N-Channel MOSFET 42 similarly acts as a two-input AND gate having one input connected to the output 30 of the above-described AND gate and the other input connected to Q3 of flip-flop 36. 
     Thus, a logical &#34;1&#34; will appear at node B only when there is a logical &#34;1&#34; on node 18, on node 22, and on node 38. The CMOS transmission gate including MOSFETS 56 and 58 function similarly. 
     It is seen, with reference to FIG. 1 and also the timing diagram of FIG. 2, a logical &#34;1&#34; will appear at the output of each transmission gate only if a logical &#34;1&#34; is stored in the flip-flop whose outputs are connected to the gate electrodes of the transmission gate and also if the output of the preceding (less significant) flip-flop is also at a logical &#34;1&#34;. Referring to FIG. 2, at transition C of C L , the T input of flip-flop 14 is high, being tied to V DD . Therefore, after one propagation delay, Q1 changes from a &#34;1&#34; to a &#34;0&#34; at transition D. As is seen from the C L  waveform and the Q1 waveform, flip-flop 14 divides the frequency of C L  by a factor of 2. Referring to waveform Q2, it is seen that in response to transition C of C L , Q2 undergoes transition E, Waveform A also undergoes transition F, following Q1, since both Q1 and Q2 were at a logical &#34;1&#34; at transition C. 
     For example, if flip-flop stages 14, 20 and 36 are at a logical &#34;1&#34; CMOS transmission gates 26, 28 and 42, 44 are in the conducting state. Therefore, the logical &#34;1&#34; at Q1, node 18, will be applied to the T input of flip-flops 20, 36 and 50. Therefore, with the occurrence of a positive transition of C L , flip-flops 14, 20 and 36 will change to a &#34;0&#34; and flip-flop 50 will change to a logical &#34;1&#34;. 
     While the invention has been described in relation to a preferred embodiment thereof, those skilled in the art will recognize that variation in arrangement and placement of parts may be made to satisfy varying requirements within the scope and spirit of the invention.