Abstract:
A signal processor comprises: a color filter consisting of portions having a plurality of color spectral characteristics; a photoelectric converting device for converting the light transmitted through the filter into an electric signal; a plurality of horizontal shift registers; a plurality of vertical shift registers for distributing and storing an output of one of these shift registers for each color component; and a driver circuit for driving the vertical shift registers.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates to a signal processor for processing picture or image signals, and more particularly to a signal processor having an image pick-up function. 
     2. Description of the Prior Art 
     Conventionally, it is considered that an interline transfer type CCD or an MOS type sensor is used to convert, for example, the information of one picture into a sequential signal of two fields. 
     However, the transfer path, gate, etc. are provided in the photoreceptive surface of these sensors; therefore, there are drawbacks such that the opening aperture ratio becomes small and the sensor sensitivity is reduced. 
     In addition, from the viewpoint of semiconductor manufacturing technology, there are also drawbacks in that since high integration is necessary, the yield is bad and it is impossible to increase the number of picture elements or cells. 
     On the other hand, the use of the frame transfer type CCD enables the elimination of such drawbacks; however, it has been impossible for the frame transfer type CCD to convert one picture into a two-field sequential signal. 
     SUMMARY OF THE INVENTION 
     An object of the present invention is to provide a novel semiconductor image pick-up device, or a semiconductor signal processing device, and a signal processor including the same, such as to solve such drawbacks in the prior-art technology. 
     To accomplish this object, the present invention has the feature that a plurality of horizontal shift registers are provided, thereby allowing them to be sequentially driven. 
     Another feature of the invention is that a plurality of horizontal shift registers are provided and a control unit to drive these registers one by one is provided. 
     Still another object of the invention is that the outputs of the horizontal registers are introduced to an output amplifier through a plurality of transfer paths and that each register is enabled to perform the photoelectric converting function. 
     A more specific feature of the invention is that an image pick-up device having a small chip area is provided in combination with a shutter. 
     A still more specific feature of the invention is that a color filter having a plurality of color stripes is disposed for the signal processor and each color signal component to be read out from a plurality of horizontal shift registers is distributed to a plurality of transfer paths and read out. 
     A further feature of the invention is that the respective photoreceptive device is connected to each bit of a plurality of horizontal registers and the horizontal shift registers are shielded against the light, thereby providing an image pick-up apparatus with little smear which easily enables interlacing. 
     Other objects, features and advantages of the present invention will be more apparent from the following description of preferred embodiments, taken in conjunction with the accompanying drawings. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     Fig. 1 is a diagram showing a first embodiment of a memory array of a signal processor of the present invention; 
     FIG. 2 is a diagram showing an example of the structure of the signal processor of the invention; 
     FIG. 3 shows timing charts for describing the control operation by a control unit; 
     FIG. 4A is a diagram showing the structure of a second embodiment of the memory array of the signal processor of the invention; 
     FIG. 4B is a diagram showing an example of the color filter which is suitable for the use of the memory array shown in FIG. 4A as an image pick-up apparatus; 
     FIG. 4C is a structural diagram of the electrodes of the memory array of FIG. 4A; 
     FIG. 4D is a diagram showing an example of the signal processing circuit when the memory array of FIG. 4A is used in the image pick-up apparatus; 
     FIG. 4E shows timing charts for describing the driving operation of the signal processing circuit of FIG. 4D; 
     FIGS. 4F and 4G are diagrams showing third and fourth embodiments of the memory array of the invention; 
     FIG. 5A is a diagram showing a fifth embodiment of the memory array of the invention; 
     FIG. 5B is a further detailed diagram for describing the memory array in the fifth embodiment of FIG. 5A; 
     FIG. 5C is a diagram showing an example of the structure of the image pick-up apparatus using the memory array of FIG. 5B; and 
     FIG. 5D shows timing charts of the output pulses of a driver circuit shown in FIG. 5C. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     An embodiment of the present invention will now be described in detail hereinbelow with reference to the drawings. 
     In FIGS. 1 to 3, a reference numeral 1 indicates a memory array; 2 denotes a switch array; and 3 shows a drive signal source. A control driving apparatus of the present invention comprises these switch array 2 and signal source 3, and the like. The memory array 1 includes horizontal shift registers 4 of the CCD type, vertical shift registers 5 of the CCD type, and a charge-voltage converting amplifier 6 as an output amplifier. The switch array 2 includes AND gates 7 and a shift register 8. The shift register 8 may be of the CCD type. A reference character LS represents an optical system for introducing a picture image of a subject onto the memory array 1. 
     In the embodiment of FIG. 1, the horizontal shift registers 4 act to perform the photoelectric converting function by themselves, and the incidence of light beam is controlled by a shutter SHT in the still mode to pickup one picture only. In FIG. 1, the operation will be explained with respect to an example of 4×4 picture elements for simplicity. For the registers 4, for instance, 525 lines corresponding to one frame of a TV screen are arranged. 
     The vertical shift registers 5 have the bits corresponding to at least the number of lines of the horizontal shift registers 4. These shift registers may be merely lead wires. 
     Whenever a pulse φ 1  is applied, the shift register 8 switches over the terminals A-D in order and sequentially outputs higher-level signals. When a pulse φ R  is applied, the higher-level signal returns to the terminal A. 
     The registers 5 are driven by a pulse φ 3 . Pulses φ 2A  -φ 2D  serve to drive the 1st to 4th horizontal shift registers 4 from the bottom of FIG. 1. φ 2  is a clock pulse. 
     The operation of the signal processor of the present invention with such a structure will be described hereinafter with respect to FIG. 3. 
     First, the terminal A of the register 8 is set into a higher level by the pulse φ R  to select the first row which is an odd-number line. Then, pulses φ 2A  and φ 3  as shown in FIG. 3 are supplied to read out charges or charge packets A 1  -A 4 . 
     Then, two pulses φ 1  are supplied for allowing the terminal C to be at a higher level, thereby selecting the third row. Pulses φ 2C  and φ 3  are supplied to read out charges C 1  -C 4 . Next, after once returning the register to the terminal A by the reset pulse φ R , the pulse φ 1  is supplied for allowing the terminal B to be at a higher level. And pulses φ 2B  and φ 3  are supplied to read out the second row. Then, after two pulses φ 1  have been supplied, the fourth row is read out by pulses φ 2D  and φ 3 . 
     As described above, the horizontal shift registers are selected by the switch array 2 and, for example, the lines bearing odd numbers are first sequentially read out, then the lines bearing even numbers are sequentially read out. Thus, the information of one frame can be output as the two-field signal sequentially one field by one. Moreover, since the output amplifier is commonly used, the entire structure is simplified, and since a common charge transfer path is used as a path to the common output amplifier 6, the signal leakage and crosstalk are also small. 
     The timings shown in FIG. 3 are used in the moving mode, namely, for continuous pickup. In the still mode, that is to say, in the case where one frame is picked up, the shutter SHT is used and it is opened for only a predtermined period of time before starting the read out to perform the pickup of one frame; thereafter, the shutter is kept closed during the read-out interval. 
     The read-out operation in such a case may be similar to that shown in FIG. 3. 
     A ring counter or the like may be substituted for the registers in the embodiment shown in FIG. 1. 
     Then, a second embodiment of the memory array of the present invention will now be described with reference to FIG. 4A, wherein the same parts and elements as those shown in FIG. 1 will be designated by the same reference numerals. 
     In FIG. 4A, characters Q A  -Q D  indicate transistors whose gate electrodes are controlled by terminals A-D of the shift register 8. These transistors constitute the AND gates 7 of FIG. 1, respectively. Numerals 4A-4D indicate horizontal shift registers, respectively, each consisting of six pixels in this embodiments. Actually, the picture elements of approximately, for example, 490(V)×700(H) are desired. A color stripe filter CS for color separation consisting of, for instance, the repeated patterns of color spectral characteristics such as B (blue), G (green) and R (red) as shown in FIG. 4B disposed over the group of picture elements of the horizontal shift registers. 
     The color filter is arranged so that the pitch of stripe coincides with the pitch of pixel of the horizontal shift registers 4A-4D. 
     Numerals 5B, 5G and 5R respectively indicate vertical shift registers to read out the signals corresponding to the blue, green and red filters, respectively. 
     Each of the shift registers 5B, 5G and 5R is driven by a common drive pulse φ 5 . A gate electrode T acts to collect the charges under the gate electrode while a gate pulse φ T  is at a higher level and to shift these charges under the electrode to the picture elements of the adjacent registers on the left side in FIG. 4A by the trailing edge of the pulse φ T . Amplifiers 12B, 12G and 12R serve to amplify outputs of the registers 5B, 5G and 5R. 
     FIG. 4C is a diagram showing an example of the electrode structure of the memory array as mentioned above. In this embodiment, the example of the electrode structure in case of one-phase driving system is shown. 
     In FIG. 4C, the sections indicated by the right-side-falling oblique lines represent the transparent transfer electrodes or gate electrodes. Among them, a reference numeral 13 denotes horizontal transfer electrodes of the horizontal shift registers; 14 shows vertical transfer electrodes of the vertical shift registers; T indicates gate electrodes provided between the horizontal shift registers and vertical shift registers and between the vertical shift registers; 16 indicates channel stops to prevent the movements of the charges between the horizontal shift registers 4A-4D; and 17 indicates channel stops provided in the vertical shift registers. A numeral 18 indicates a range of one pixel. The respective transfer electrodes and gate electrodes are provided through insulating layers to the semiconductor substrate. Potential barriers with predetermined levels are formed in the semiconductor substrate by ion injection or the like. For example, the potential level (hereinafter, abbreviated to as potential) for the electrons in the region I under the electrode is always set to be higher than the potential in the region II. The potential in the region III at the section which is not covered by the electrode is always set to be higher than the potential in the region IV. 
     The potentials in the regions III and IV are fixed. 
     The potentials in the regions I and II vary in dependence upon the voltages to be applied to the transfer electrodes. 
     For example, in case of p-type substrate, when a higher-level voltage is applied to the transfer electrodes, the potentials in the regions I and II reduce than those in the regions III and IV. When a lower-level voltage is applied, they rise than the potentials in the regions III and IV. Therefore, when alternating pulses at higher and lower levels are supplied to each transfer electrode, the charges in the substrate sequentially move in the direction of I→II→III→IV→I→II .... 
     FIG. 4D is a diagram showing an example of the structure of the image pick-up apparatus using the signal processor of the present embodiment. 
     Only the horizontal shift registers 4A-4D in the memory array of FIG. 4A are exposed and the other portions are shielded against the light. 
     In the memory array 1, the horizontal shift registers 4A-4D to be read out are respectively selected by selection pulses φ A  -φ D  from the switch array 2. This switch array 2 is controlled by clock pulses φ 1 , φ 2  and φ R  from the drive signal source 3. Pulses φ 5  and φ T  also are output from the drive signal source 3. In this embodiment, the driving apparatus also comprises the switch array 2 and signal source 3. 
     In FIG. 4D, a switching circuit 19 sequentially changes over the signals OUT B, OUT G and OUT R read out from each of the vertical shift registers 5B, 5G and 5R by a predetermined frequency and then outputs them in to a series to a low-pass filter 20 at the latter stage. The switching frequency of the circuit 19 is selected to correspond to the filter pitch of the color filter CS. The low-pass filter 20 limits these point sequential signals with high frequencies to a predetermined frequency band, thereby producing the luminance signal without any folded-distortion. A processing circuit 21 serves to apply various kinds of corrections (γ correction, aperture correction, black level clamping, white clipping, etc.) to this luminance signal. Low-pass filters 22-24 having relatively lower cut-off frequencises act to cut off the high frequency components included in each color signal, thereby preventing the moire. 
     γ(gamma) correction circuits 25-27 act to non-linearly amplify the input/output characteristics of each color signal. Aperture correction circuits 28-30 act to compensate the contour. A matrix circuit 31 produces for example, the color-difference signal and corrected luminance signal from the luminance signal and each color signal. An encoder 32 performs the modulation of these color-difference signal and luminance signal or the like to produce a predetermined standard television signal (NTSC, PAL, SECAM, etc.) 
     FIG. 4E shows drive timing charts of the signal processor as such an image pick-up apparatus. A pulse φ R  is first input at timing t 1  synchronously with a vertical sync signal of the standard television signal, causing the register 8 to be reset. Thus, a higher-level signal is output from the terminal A of the register 8 for allowing the transistor Q A  to be turned on. Then, pulses φ 2  are supplied to the horizontal shift register 4A, so that three picture elements of the register 4A are shifted to the left in FIG. 4A during the timing of t 2  to t 3 . At this time, when a pulse φ T  is also supplied together with the pulses φ 2  with the same phase, the charge of the pixels A 1  -A 3  are shifted to the pixels B 1 , G 1  and R 1  of the vertical shift registers 5 B  -5 R . 
     Next, when a pulse φ 5  is supplied at timing t 4  for allowing the charge of each of the vertical shift registers 5B, 5G and 5R to be read out through the amplifiers 12B, 12G and 12R as shown in FIG. 4E. Thereafter, during the timing of t 5  to t 6 , three picture elements of the horizontal shift register 4A are also shifted to the left by the pulses φ A  and φ T , so that the charges of the pixels A 4  -A 6  are shifted to the pixels B 1 , G 1  and R 1  of the registers 5B, 5G and 5R. Then, these charges are read out by the pulse φ 5  at timing t 7 . 
     After a short time, two pulses φ 1  are supplied, so that the terminal C of the register 8 becomes a higher level, causing the transistor Q c  to be turned on. Hence, the pulses φ C  are supplied to the horizontal shift registers 4C. 
     After that, during the timing of t 8  to t 9 , three pulses are supplied respectively as the pulses φ C  and φ T , so that the charges of the pixels C 1  -C 3  are shifted to the pixels B 3 , G 3  and R 3 , respectively. During the timing of t 10  to t 11 , three pulses are supplied as the pulse φ 5 , causing those charges to be read out. During the timing of t 12  to t 13 , three pulses are supplied again as φ C  and φ T , causing the pixels C 4  -C 6  to be shifted to the pixels B 3 , G 3  and R 3 , respectively. Then, three pulses are supplied as φ 5  during the timing of t 14  to t 15 , so that the charges are read out. Thereafter, the contents of the horizontal shift registers are similarly read out every other line. The charges in the residual horizontal lines are sequentially read out during the next field interval. In this manner, the horizontal shift registers are switched over by the shift register 8 at every horizontal period of the standard television and read out. 
     The present embodiment is so constituted as described above, so that the structure of the image sensing array (i.e., photoreceptive section) can be simplified. Therefore, the opening ratio is remarkably increased and the chip area is also improved to be about half as compared with that of the conventional frame transfer type. 
     FIGS. 4F and 4G show third and fourth embodiments, wherein a group of horizontal shift registers 4&#39; are used as memories and an image sensing array 10 is separately provided. In FIG. 4F, the image sensing array is connected horizontally. In FIG. 4G, it is connected vertically. In the latter case, each register of the register group 4&#39; as a memory array is also provided with a vertical transferring function. 
     With such structures as examples of FIGS. 4F and 4G, no shutter is necessary in the still mode. 
     In other words, after performing the pickup for a predetermined period of time, the information of the image sensing array is once stored in the memory array 4&#39;. Thereafter, the image pick-up apparatus is driven in like manner as FIG. 3, so that the information is read out. 
     FIG. 5A is a schematic diagram showing the structure of a fifth embodiment of the present invention. In this embodiment, photoreceptive devices 9 as photoelectric converting means are connected to each bit of the horizontal registers 4. The registers 4 and 5, etc. are shielded against the light. The gates between each photoreceptive device 9 and each bit of the registers 4 are opened by pulses φ SH , thereby shifting the charges of the photoreceptive devices 9 in the registers 4. In this way, there is no need to use the shutter even in the still mode. That is to say, the accumulation time can be specified by the interval of the pulses φ SH . 
     FIG. 5B is a detailed diagram of an example of the structure of FIG. 5A, wherein the same parts and elements as those shown in FIG. 5A are designated by the same reference numerals. 
     In FIG. 5B, a reference character Q CLR  represents a clear gate provided between the cathode and drain DR of a photodiode 9&#39; as each photoreceptive device. When pulses φ CLRA  -φ CLRD  at higher levels are supplied, the charges which have been preliminarily accumulated in the photodiodes 9&#39; are drained to the drain DR. Q SHA  -Q SHD  indicate shift gates to shift the charged accumulated in the photodiodes 9&#39; to the horizontal shift registers 4A-4D, respectively. Pulses φ SHA  -φ SHD  are supplied respectively to the control electrodes of each gate. While the pulses φ SHA  -φ SHD  are at a higher level, the charges in the photodiodes 9&#39; are shifted. 
     FIG. 5C is a diagram showing an example of the structure of the image pick-up apparatus using such a signal processor, wherein the same parts and elements as those shown in FIG. 4D are designated by the same reference numerals. In FIG. 5C, a clock generator 34 generates timing pulses for the pulses φ 2A  -φ 2D , φ SHA  -φ SHD , φ CLRA  -φ CLRD , etc. A driver circuit 35 as a driving apparatus forms the drive pulses as shown in FIG. 5D on the basis of those timing pulses. An accumulation time control circuit 36 controls the accumulation time of the charges in a signal processor 37. 
     Concretely, this accumulation time control circuit 36 includes a setting device to manually or automatically set the accumulation time. The phase relation between the pulses φ CLRA  -φ CLRD  and the pulses φ SHA  -φ SHD  is changed by the output of this setting device. 
     A numeral 37 indicates the signal processor as shown in FIG. 5A or 5B, which is constituted in such a manner that an optical image enters the photoreceptive devices 9 or 9&#39; of this signal processor 37. A sample holding circuit 33 is used to elevate the duty of the output signal from the signal processor 37. Sample holding circuits 38-40 act to separate into color signals of R, G and B from the point sequential signal output from the sample holding circuit 33. 
     FIG. 5D shows timing charts indicating the output pulses of the driver circuit 35 shown in FIG. 5C. The charges of the photodiodes 9&#39; are shifted first to the shift register 4A during the horizontal blanking interval. Then, the horizontal shift register 4A is driven by the pulses φ 2A  during the horizontal scanning interval. Next, after the charges of the photodiodes have been shifted to the shift register 4B similarly, this register 4B is driven. 
     In this way, the horizontal shift registers 4A-4D are sequentially driven during the horizontal scanning period, so that the respective registers 4A-4D are driven at every vertical interval V. 
     When the time value T M  is set by the accumulation time control circuit 36, the pulses φ CLRA  -φ CLRD  are sequentially output by this. Each of these pulses φ CLRA  -φ CLRD  is output with the phase which is faster by only timing T M  than the pulses φ 2A  -φ 2D , respectively. 
     Thus, the charges accumulated during the first interval (V-T M ) in one vertical interval V are drained to each photoreceptive diode 9&#39;; consequently, the accumulation time becomes T M . 
     As described above, according to the present embodiment, it is possible to obtain the image pickup effect similar to a focal plane shutter consisting of a front blind curtain and a rear blind curtain in a silver-salt photograph. There is also an effect such that the smearing phenomenon is hard to occur as compared with the conventional interline type CCD or frame transfer type CCD.