Abstract:
A memory interface controller apparatus for use in a digital system, such as a graphics display system. The apparatus comprises apparatus for receiving incoming pixel data and apparatus for detecting pixel address collision. In an alternate embodiment, apparatus for performing hidden surface removal on the incoming pixel data is included. The memory interface controller apparatus further may include apparatus for construction of images with transparent objects.

Description:
U.S. GOVERNMENT RIGHTS 
     The United States Government has contributed to the development of the invention and has obtained certain rights therein. 
    
    
     FIELD OF THE INVENTION 
     This invention relates generally to a memory interface controller for use in a digital system and, more particularly, to a VLSI memory interface control apparatus which can operate in synchronous or asynchronous modes and be used in a 3-D color graphics display in real time. 
     BACKGROUND OF THE INVENTION 
     Three dimensional (3-D) graphics systems are used for providing, for example, video or liquid crystal displays (LCDs) of aeronautical charts and other digitized visual information. Performance requirements in such systems demand, among other things, 3-D color graphics in real time, the ability to allow solid objects to remain visible behind transparent objects, high throughput of massive amounts of data and volume clipping of pixels (i.e. the ability to view a scene sliced along the Z axis representative of depth in conventional three-dimensional space). Conventional memories do not operate at high enough speeds to meet such requirements. In particular, no VLSI or other devices are believed to be known in the art which can generate 3-D color graphics in real time for a 20 Hz, 512 x 512 display. 
     The invention overcomes the apparent deficiencies of prior art devices by providing an asynchronous memory interface to maximize system throughput in a 3-D color graphics display system. In addition, all calculations are carried out in a pipeline so that a translucent, Z-buffered pixel can be written every 1 to 2 memory cycles. 
     The invention also provides an ability to partition memory which increases effective memory bandwidths while minimizing hardware. 
     SUMMARY OF THE INVENTION 
     A memory interface controller (MIC) apparatus for use in a digital system, such as a graphics display system, is disclosed. The apparatus comprises means for initializing the system memory, means for receiving incoming pixel data and means for performing hidden surface removal on the incoming pixel data. The apparatus further comprises means for construction of images with transparent objects. 
     It is one object of the invention to provide a memory interface to maximize system pixel throughput. 
     It is another object of the invention to provide a memory interface which writes a translucent, Z-buffered pixel every 1 to 2 memory cycles. 
     It is yet another object of the invention to increase effective memory bandwidths while minimizing memory interface and control hardware. 
     It is yet another object of the invention to eliminate external memory initialization and self-test hardware. 
     It is yet another object of the invention to provide a means for hidden surface removal on incoming pixel data. 
     It is another further object of the invention to provide a means for construction of images with transparent objects. 
     It is still another further object of the invention to provide a memory interface control apparatus which can be used in parallel with other similar memory interface controls wherein each control operates independently from the other controls in order to achieve a higher rate of throughput of information. 
     It is yet another further object of the invention to provide an apparatus capable of supporting an arbitrary screen size. 
     It is yet another object of the invention to omit writing pixels to memory if they have been volume clipped or Z-clipped to allow for higher throughput. 
     Other objects, features and advantages of the invention will become apparent to those skilled in the art through reference to the detailed description of the preferred embodiments, claims and drawings herein. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The following is a brief description of the drawings wherein like reference numerals denote similar elements. 
     FIG. 1 is a block diagram of the memory interface control of the invention showing schematically its relationship to other components in a 3-D color display graphics system. 
     FIG. 2 shows an illustrative block diagram of a top level architectural view of the memory interface control of the invention. 
     FIG. 3 is a block diagram of an example of a system application employing the memory interface control of the invention. 
     FIG. 4 is a block diagram illustrating the format of the lower memory interface control registers. 
     FIG. 5 is a block diagram illustrating the format of the upper memory interface control registers. 
     FIG. 6 is a block diagram schematically illustrating the data pipeline section of the memory interface control of the invention. 
     FIG. 7 schematically shows the status register organization for IBIT, a test portion of the invention. 
     FIG. 8 is a block diagram of the Clear Section employed in one embodiment of the invention. 
     FIG. 9, is a block diagram of the IBIT Control Section used in one embodiment of the invention. 
     FIG. 10 is a block diagram of the Clock Control Section employed in one embodiment of the invention. 
     FIG. 11 shows schematically a block diagram of the architecture of the memory interface control of the invention. 
     FIG. 12 is a state diagram of the MIC in the synchronous mode of operation. 
     FIG. 13 is a state diagram of the MIC in the asynchronous mode of operation. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT 
     FIG. 1 is a block diagram showing schematically the relationship of the memory interface control of the invention to other components in a three dimensional color display graphics system. The graphics system includes a microprocessor control (uP) 12, a generic interpolation pipeline processor 14, memory interface control 20, full frame memory (FFM) 22, display electronics 24, and display 26. The microprocessor control ma be any standard microprocessor suitable for use in high speed graphics applications. In one embodiment of the invention, the microprocessor used was a 68020 as manufactured by Motorola. The generic interpolation pipeline processor (GIPP) 14 may be comprised of standard components and is described in more detail hereinbelow. In general, the GIPP outputs pixels with a red, green, blue (RGB) value, Z-depth, transparency factor, and priority value rendering an image without respect to where it resides. The full frame memory (FFM) 22 may conveniently be a RAM memory suitable for operation with a microprocessor, such as the 68020 model. By way of background and to further facilitate the description of the invention, it is understood by those skilled in the art that each pixel has associated with it X,Y, Z-depth, RGB transparency factor &#34;K&#34; and priority values. The X,Y value describes a discrete address where the pixel is to be displayed on the screen. The RGB value is then stored at that pixel address. The RGB data contains the value which determines, in a color display system, how the red, green and blue color guns are to be driven for the pixel at the location described by X and Y. Z-depth, the transparency factor K and the priority value are all useful in determining whether or not the pixel should be written into memory or displayed, for example. Use of these factors by the invention is described in more detail hereinbelow. 
     The display electronics 24 and display 26 are well known in the art. Display 26 in one embodiment of the invention was an LCD display, but may also be a CRT color display, in which case the display electronics would be adapted by well-known means to drive the CRT display. 
     In general, the MIC is responsible for building the image. It does this in the following manner: 
     a. It initializes the memory 22. 
     b. It receives incoming pixel data from the GIPP 14. 
     c. It performs hidden surface removal on the incoming pixel data by comparing the Z-depth of the incoming pixel to the same pixel Z-depth held in memory. 
     d. It performs transparency on the image if required using read/write cycles on the memory, if the K-factor is less than one. Thus, the MIC allows for construction of images with transparent objects. This processing necessitates the inclusion of a Z-buffer 28 in the full frame memory 22. 
     In addition to the above operations, the MIC 20 is also capable of: 
     a. Testing the FFM 22 for errors, including address and data checking; 
     b. Self-testing; and 
     c. External testing using four input bits and one output bit over three scan paths. 
     Referring now to FIG. 2, an illustrative block diagram of a top level architectural view of the memory interface control 20 of the invention is shown. The MIC is comprised of the following basic sections: An INPUT INTERFACE, a CLOCK input, a TEST section, CONTROLS, a MICROPROCESSOR INTERFACE (uP INTERFACE), and a MEMORY INTERFACE. Input/Output Description. 
     Still referring to FIG. 2, the inputs used in one illustrative embodiment of the MIC are described below in detail. Inputs: 
     DATA. As is shown in FIG. 2, there are 70 bits in the input data bus. The data is received in one illustrative application of the invention from the GIPP. The data is broken out as shown in Table I herein. In one embodiment of the MIC, the DATA inputs are internally pulled down. 
     
                       TABLE I______________________________________Input DataDESCRIPTION    NUMBER OF BITS______________________________________X - ADDRESS    12Y - ADDRESS    12Z              16RED             8GREEN           8BLUE            8K               4PRIORITY        2______________________________________ 
    
     DATA --  VALID*. This bit is used to indicate that incoming data from the GIPP is valid and is clocked into the MIC during a valid clock enable. A low signal on this line indicates that the data is valid. 
     CLOCK. The maximum clock frequency used in one embodiment of the invention is 25 MHz with a 50/50 duty cycle. In this example, all events occur on the rising edge of the clock. The clock speed must not exceed the sum of memory speed plus interface overhead. 
     HOLD. The HOLD bit stops the MIC pipeline and holds the MIC in its current state. HOLD can be used for system debugging by controlling the MIC to run slower than the clock speed. HOLD is active high. HOLD also stops the preceding stage, i.e. a GIPP in one useful system application. HOLD is asserted synchronously with the clock. This input is internally pulled down. 
     OUTPUT --  DIS. The OUTPUT --  DIS bit is used to tri-state the output buses. The signal is active high. The outputs shown in Table II herein are tri-stated when this bit is active. This input is internally pulled down. 
     
                       TABLE II______________________________________       Tri-Stated Signals______________________________________       RED       GREEN       BLUE       Z       K       PRIORITY       ADDRESS       WRITE*       REG.sub.-- EN*       READ*______________________________________ 
    
     CLEAR*. The CLEAR* bit commands the MIC to fill the RGB memory, Z-buffer, K-buffer, and Priority buffer with data that has been loaded into the MIC&#39;s internal BACKGROUND registers shown in Table III hereinbelow when the memory clear option is enabled. These buffers are located in memory devices, such as the full frame memory, which are external to the MIC. For example, as shown in FIG. 3, the Z-buffer may be located in memory 100. Also, as is typical in the art, RG and B may advantageously be double buffered in a &#34;ping-pong&#34; operational scheme. When the CLEAR* signal is asserted low, the EMPTY* bit goes high. When clear operation is complete, the EMPTY* bit goes low. CLEAR* has lower priority than commanded Initiated Built-In-Test (IBIT), described below, and scan. If the memory clear option is disabled, the CLEAR* resets the MIC and does not respond with an EMPTY* bit going low. This signal is falling edge sensitive only. 
     READ/WRITE*. The READ/WRITE is asserted by the processor to indicate whether the processor transaction is a read or write. This signal is low for a write and high for a read. 
     PADDRESS. The address bits from the processor are used to address specific registers within the MIC. The list of registers and associated addresses is given in Table III below. 
     
                       TABLE III______________________________________PADDRESS RegistersADDRESS     REGISTER______________________________________0           LOWER.sub.-- MIC.sub.-- CONTROLS1           UPPER.sub.-- MIC.sub.-- CONTROLS2           LOWER.sub.-- Z.sub.-- BACKGROUND3           UPPER.sub.-- Z.sub.-- BACKGROUND4           LOWER.sub.-- Z.sub.-- FOREGROUND5           UPPER.sub.-- Z.sub.-- FOREGROUND6           K AND PRIORITY BACKGROUND7           RED.sub.-- BACKGROUND8           BLUE.sub.-- BACKGROUND9           GREEN.sub.-- BACKGROUND10          MIC BIST RESULTS11          RG IBIT RESULTS12          GB IBIT RESULTS13          BPL IBIT RESULTS14          LOWER Z IBIT RESULTS15          UPPER Z IBIT RESULTS______________________________________ 
    
     Registers 2, 3, 6, 7, 8 and 9 represent the BACKGROUND registers. Registers 10 through 15 are read only. In operation, when an image is being built by the MIC, the MIC first initializes the full frame memory by writing the data stored in the background registers at all locations. The uP INTERFACE section can control the data content of the background registers. For example, if a blue sky were desired for the display background, the background registers could be set to contain logical &#34;0&#34; values for red and green and a &#34;1&#34; value for blue. Then, when the MIC initializes the system, it will fill the entire image with a blue color. As the image is subsequently built, as in the case, for example, of terrain, the image will always be located in front of the background. Thus, the data comprising the image is written over the background. The LOWER --  MIC --  CONTROL register is formatted in one embodiment of the invention as shown in FIG. 4. 
     SYNC/ASYNC*. Still referring to FIG. 4, this is a synchronous/asynchronous signal used to configure the MIC so that its inputs can be driven by the preceding stage in a synchronous or asynchronous fashion. If the signal is high, the MIC is driven synchronously, conversely a low signal on this line drives the MIC into asynchronous operation. 
     SCREEN --  SIZE. These bits are used to clip (i.e. crop) the data to the viewable area of the screen. In one embodiment, the MIC advantageously clips to 512×512, 1024×102, 2048×2048, or 640--512 pixel screens. In one embodiment of the invention, the maximum size of the gaming area described by the input data is 4096×4096 pixels. Any pixels outside the viewable area are write inhibited. The gaming area size is determined by the GIPP capacity. Those skilled in the art will recognize that many useful combinations of gaming areas and viewable areas are possible employing the teachings of the invention. In one embodiment, it is assumed that (0,0) is in the upper left corner of 4096× 4096 area. After clipping and inversion, the address (0,0) for a particular screen size is in its respective upper left corner. Table IV shows the display screen sizes which may be used in combination with the MIC. 
     
                       TABLE IV______________________________________Screen SizesDATA            DESCRIPTION______________________________________00              512 × 512                      Display01              1024 × 1024                      Display10              2048 × 2048                      Display11              640 × 512                      Display______________________________________ 
    
     GAM --  AREA. These two bits are used to set the size of the input screen. It is assumed that whatever gaming area size is selected that (0,0) is in the upper left corner. The form is given in Table V. 
     
                       TABLE V______________________________________Input Screen Size Format     INPUT SCREEN SIZEBITS      IN NUMBER OF PIXELS______________________________________00        512 × 51201        1024 × 102410        2048 × 204811        4096 × 4096______________________________________ 
    
     MAX --  COUNT. These three bits set the maximum amount of memory to be addressed during memory CLEAR and memory IBIT modes of operations. See Table VI. 
     
                       TABLE VI______________________________________Maximum Memory SizeMAXIMUM COUNT      DESCRIPTION______________________________________000                Address entire screen001                Address 1/2 screen010                Address 1/4 screen011                Address 1/8 screen100                Address 1/16 screen101                Address 1/32 screen110                Address 1/64 screen111                Address 1/128 screen______________________________________ 
    
     The UPPER --  MIC --  CONTROL register is formatted as shown in FIG. 6. 
     BIST. As shown in FIG. 6, the BIST bit is used to command the MIC to perform Built-In-Test (BIT) on itself. The results are stored in an internal register (Register 10) readable by the processor. When this signal is asserted high, the EMPTY* bit goes high. When all operations are complete, the EMPTY* signal goes low. This signal takes priority over all other control signals. When BIST is complete, the BIST bit returns to a low state. 
     IBIT --  DATA. As shown in FIG. 5, this bit can command the MIC to test all memory. The MIC loads the background data into all of the memory. Then it reads back and compares this against the background data. All errors are recorded and are readable by the uP. When this bit is asserted high, EMPTY* goes high. It goes low when the test is complete. The BIST bit takes priority over this test. When IBIT --  DATA is complete, this bit returns to a low state. 
     IBIT --  ADDR. As shown in FIG. 5, this bit can command the MIC to perform an address test on all memory. During the address test, the MIC loads an address into each location in memory. It then reads that address and compares the data. To perform this test, the memory must be as wide as the data path, otherwise errors shall result. All errors are recorded and are readable by the uP. When this bit is asserted high, EMPTY* goes low. IBIT --  ADDR goes low when the test is complete. BIST and IBIT --  DATA take priority over this test. 
     MEM --  CLR --  EN. As shown in FIG. 5, this bit is used to enable the MIC to clear memory if CLEAR* goes low as indicated by an active high on the MEM --  CLR --  EN line. 
     TEST --  EN. As shown in FIG. 5, this bit enables the internal counters independent of any other controls in the MIC. It multiplexes the BIST counter to the lower two bits of green, blue, and Z outputs. It multiplexes the memory clear counter to the X and Y address outputs and the two middle bits of green. This bit is active high. 
     BIST GO/NO --  GO*. As shown in FIG. 5, this bit indicates if any failures were detected during BIST. NO --  GO, signifying a test failure, is indicated by a low state. This bit is read only. This bit is valid only if BIST is high. 
     CHIR --  SEL*. Referring again to FIG. 2, the CHIP --  SEL* is asserted low by the processor when it communicates with the MIC. This signal is internally pulled up. 
     HARD --  RESET. Also as shown in FIG. 2, this signal resets all registers and internal controls, including the uP status and control registers. This signal is active low. This signal is internally pulled up. 
     SCAN --  ADDRESS. As is understood by those skilled in the art, scan mode is used to test semiconductor chips by driving in a bit pattern and checking for consistent results or &#34;signatures&#34; at the output of the chips. As shown in FIG. 2 as part of the TEST section, these two bits are used to select a scan path through the MIC and to enable or disable scan according to the scheme in Table VII below. 
     
                       TABLE VII______________________________________Scan AddressAddress      Description______________________________________00           scan enabled - scan path 0 selected01           scan enabled - scan path 1 selected10           scan enabled - scan path 2 selected11           scan disabled______________________________________ 
    
     SCAN --  IN. Still referring to the TEST section shown in FIG. 2, this signal is the scan data input. It is internally pulled up. 
     Bi-directional Data Buses. 
     The following are the bi-directional data buses for the MIC as shown in FIG. 2. 
     PDATA is an 8-bit microprocessor data bus. 
     RED is a 6-bit red color memory data bus. This bus is internally pulled down. 
     GREEN is a 6-bit green color memory data bus explained in more detail below. This bus is internally pulled down. 
     BLUE is a 6-bit blue color memory data bus. This bus is internally pulled down. 
     Z is a 16-bit Z-buffer memory data bus which is explained in more detail below. This bus is internally pulled down. 
     K is a 3-bit K-buffer memory data bus. This bus is internally pulled down. 
     PRIORITY is a 2-bit priority buffer memory data bus. This bus is internally pulled down. 
     Outputs. 
     The following outputs from the MIC are best shown in FIG. 2. 
     HALT. When HALT is asserted, the stage preceding the MIC must halt until the MIC indicates it is ready for the next pixel. HALT is indicated with a high signal. This signal must go to all GIPPs. 
     EMPTY*. This bit is used to signify one of the following five modes: 
     a. &#34;CLEAR complete&#34; where the three IBIT bits are low, the memory has been cleared. 
     b. &#34;BIST complete&#34; wherein BIST has been completed. 
     c. &#34;IBIT --  DATA complete&#34; wherein BIST is low, and the memory has been tested. 
     d. &#34;IBIT --  ADDR complete&#34; wherein BIST and IBIT --  DATA are low, and the memory has been tested. 
     e. &#34;Pipeline empty&#34; which is indicated if BIST, IBIT --  DATA, and IBIT --  ADDR are low and there is no valid data in the MIC pipeline. 
     If any of the above conditions are met, the EMPTY* bit goes low. Once EMPTY* goes low, it shall return high under the following conditions: 
     a. If HARD --  RESET goes low. 
     b. If EMPTY* represents BIST, IBIT --  ADDR, or IBIT --  DATA complete, EMPTY* returns high on the first uP read or write to the status or control registers. 
     c. If EMPTY* represents CLEAR complete or pipeline empty, EMPTY* returns high as soon as a valid pixel is input into the pipeline. 
     During scan EMPTY* is forced high. 
     ADDRESS. In one embodiment this represents 22 bits which comprise the read and write address for the Z-buffer, RGB memory, K-buffer, and the Priority buffer. There are 11 bits each of X and Y as explained in detail hereinbelow. 
     During memory clear or memory test operations, addresses are generated internally. During normal operation, addresses are obtained from register R2, R3, or R7 of the pipeline as shown in FIG. 6. Registers R2 and R3 represent read addresses and register R7 represents write addresses. 
     WRITE --  EN*. This is the memory write enable for the RGB memory, Z-buffer, K-buffer, and the Priority buffer. If the signal is low, the data associated with the WRITE* shall be written into memory. 
     REG --  EN* This signal is used to enable the clock on the register on the output of the memory. This signal and a register with a clock enable must be used in the asynchronous mode. The signal is active low. 
     READ*. This bit is used to enable a memory output buffer so that memory data is input on the bi-directional memory interface. This signal is active low. 
     WRITE*. This bit is used to enable a memory input buffer so that data is output to the memory on the clocked interface. Required if the memory is common Input/Output (I/O). The WRITE* signal is active low. 
     SCAN --  OUT. This is the scan output. This signal is tristated if scan is not enabled. 
     Pinout Description. 
     Table VIII shows the pinout totals of one illustrative embodiment of a MIC of the invention. 
     
                       TABLE VIII______________________________________Pinout______________________________________INPUTS             85BI-DIRECTIONAL     47OUTPUTS            29POWER              10GROUND             10TOTAL              181______________________________________ 
    
     As will be readily apparent to those skilled in the art, all applications employing the MIC do not require all pins to be connected. Table IX below lists an example of one application of the MIC requiring only 132 pinouts to be connected. Other applications requiring more or less pinouts are possible and will be apparent to those skilled in the art through reference to the detailed description and drawings herein. 
     
                                           TABLE IX__________________________________________________________________________INPUTS        OUTPUTS     BI-DIRECTIONAL__________________________________________________________________________X-ADDRESS  10 ADDRESS  16 RED    4Y-ADDRESS  10 WRITE.sub.-- EN*                  1  GREEN  4Z          8  READ*    1  BLUE   4RED        4  HALT     1  Z      8GREEN      4  REG.sub.-- EN*                  1  K      3BLUE       4  EMPTY*   1  PDATA  8K          4  SCAN.sub.-- OUT                  1         31POWER      10          22GROUND     10CLOCK      1DATA.sub.-- VALID      1CLEAR*     1READ/WRITE*      1PADDRESS   4HOLD       1OUTPUT.sub.-- DIS      1CHIP.sub.-- SEL      1HARD.sub.-- RESET      1SCAN.sub.-- ADDRESS      2SCAN.sub.-- IN      1      79__________________________________________________________________________ 
    
     Having described several of the input and output functions of the MIC, we now turn to an explanation of the operation of the invention as it relates to color display screen sizes. FIG. 11 gives a schematic overview of the MIC ARchitecture showing the MIC pipeline 70. FIG. 6 shows in detail a block diagram of the pipeline section 70 of the MIC. The first section of the data pipeline is the screen clip portion 30, registers R) and R1. In operation, data is latched into register R0. This represents the incoming pixel from the GIPP. The X and Y address of the pixel is then used to determine if the pixel is in the viewable area of the screen according to the criteria listed in Table X. In one embodiment of the invention, the maximum size of the gaming area is 4096×4096 pixels. The maximum screen size is 2048×2048 pixels. If the pixel is not in the viewable area, the MIC inhibits the write for that pixel. If the pixel is in the viewable area, the Most Significant Bit (MSB) may require inversion to correctly address the memory. Table X also shows the inversion requirements. The Z-depth of a pixel is also used to determine if the pixel is viewable, thereby performing a volume clip. This test is shown below: 
     
         Z.sub.-- FOREGROUND&lt;=PIXEL.sub.-- Z&lt;=Z.sub.-- BACKGROUND 
    
     If the pixel is not in the X, Y range shown in Table X, the write to this pixel is inhibited. As discussed above, there are various display screen sizes, therefore, the viewable range is a function of the size of the gaming area. 
     
                                           TABLE X__________________________________________________________________________Viewable Range__________________________________________________________________________SCREEN SIZE     VIEWABLE RANGE                  INVERT__________________________________________________________________________Gaming Area Size 512 × 512512 × 512       0 → 511                  NONE REQUIRED1024 × 1024       0 → 511                  NONE REQUlRED2048 × 2048       0 → 511                  NONE REQUIRED640 × 512       0 → 511                  NONE REQUIREDGaming Area Size 1024 × 1024512 × 512      256 → 767                  X.sub.-- ADDR8, Y.sub.-- ADDR81024 × 1024       0 → 1023                  NONE REQUIRED2048 × 2048       0 → 1023                  NONE REQUIRED640 × 512      192 → 831                  --      256 → 767                  Y.sub.-- ADDR8Gaming Area Size 2048 × 2048512 × 512      768 → 1279                  X.sub.-- ADDR8, Y.sub.-- ADDR81024 × 1024      512 → 1535                  X.sub.-- ADDR9, Y.sub.-- ADDR92048 × 2048       0 → 2047                  NONE REQUIRED640 × 512      704 → 2343                  --      768 → 1279                  Y.sub.-- ADDR8Gaming Area Size 4096 × 4096512 × 512     1792 → 2303                  X.sub.-- ADDR8, Y.sub.-- ADDR81024 × 1024     1536 → 2559                  X.sub.-- ADDR9, Y.sub.-- ADDR92048 × 2048     1024 → 3071                  X.sub.-- ADDR10, Y.sub.-- ADDR10640 × 512     1728 → 2367                  --     1792 → 2303                  Y.sub.-- ADDR8__________________________________________________________________________ 
    
     Table XI hereinbelow demonstrates visually a gaming area size of 4096×4096. 
     
                       TABLE XI______________________________________Visual Description ExampleADD-                        RESS A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0______________________________________  0    0      0      0   0   0   0   0   0   0   0   0                        0                         256 0 0 0 1 0 0 0 0 0 0 0 0                         512 0 0 1 0 0 0 0 0 0 0 0 0                         768 0 0 1 1 0 0 0 0 0 0 0 0                        1024 0 1 0 0 0 0 0 0 0 0 0 0                        1280 0 1 0 1 0 0 0 0 0 0 0 0                        1536 0 1 1 0 0 0 0 0 0 0 0 0                        1792 0 1 1 1 0 0 0 0 0 0 0 0                        2048 1 0 0 0 0 0 0 0 0 0 0 0                        2304 1 0 0 1 0 0 0 0 0 0 0 0                        2560 1 0 1 0 0 0 0 0 0 0 0 0                        2816 1 0 1 1 0 0 0 0 0 0 0 0                        3072 1 1 0 0 0 0 0 0 0 0 0 0                        3328 1 1 0 1 0 0 0 0 0 0 0 0                        3584 1 1 1 0 0 0 0 0 0 0 0 0                        3840 1 1 1 1 0 0 0 0 0 0 0 0                        4095 1 1 1 1 0 0 0 0 0 0 0 0______________________________________ 
    
     Assume, for this example, that the above addresses represent &#34;Y=values. As Table XI shows, it is only necessary to monitor the upper four bits of address on &#34;Y&#34; to determine if a pixel is in the viewable range since the smallest &#34;Y&#34; direction of a display screen as noted in the above tables is 512 pixels. If one looks at address 1792, for example, and the display is 512×512, the A8 bit would be inverted or changed to a &#34;0&#34;. The memory for a 512×512 display is not connected to bits A11, A10 and A9, thus the system will output a &#34;0&#34; address to memory and the image will be translated to the display screen starting at the &#34;0&#34; pixel address location, usually the upper left hand corner of the screen. 
     If the MIC is operating asynchronously, it can read in a pixel on every clock cycle until it gets a pixel in the viewable area. Then, with some exceptions as stated herein, it may only read every other clock cycle. This allows for an increase of system throughput. If the MIC is operating synchronously, it only imports a new pixel to the pipeline every other clock cycle. 
     Finally, the screen clip section of the MIC rounds the incoming RGB from 8 bits to 6 bits of data for each pixel. 
     Incoming data is subject to the following special cases: 
     a. On a 512×512 display, the pixel clock is slow enough that a pixel could be read from memory on every clock. This allows memory boundaries to lie in the X direction. This means interpolation can be done in X. However, with higher resolution displays, this would not be true. 
     b. If a minimum of four pixels are to be read on every clock, then the memory boundaries must be the Y direction. If a MIC is being driven directly by a GIPP, the interpolation must take place in the Y direction. 
     Still referring to FIG. 6, the next section of the pipeline is the memory read section 32. It is advantageously comprised of registers R2, R3, R4, and R5A and R5B. At this stage of the pipeline, the data is simply being passed along until the corresponding data at the same X and Y address can be fetched from memory. In normal operation, data is fetched from memory every second clock cycle and is moved along in the pipeline at the same rate. One clock cycle is used to write data out to memory and the other is used to read memory. The synchronous mode always works in accordance with the aforedescribed scheme. The asynchronous mode may move data along at the clock speed provided that the pixel at the end of the pipeline does not need to be written, or does not need to be read because it is outside the viewable area. 
     As described in further detail herein with reference to FIG. 10, a write inhibit signal at the output of register R3 is OR&#39;ed with the INHIBIT signal. INHIBIT is an internally signal which is set when the state machine detects an address collision. The write inhibit bit flows through the pipeline with the rest of the data. At the input to the pipeline, this is called DATA VALID. If the data is valid at the input, this bit is set to a &#34;0&#34; in the example shown. If the pixel is outside of the viewable area, for example, the DATA VALID line will be set high, and the pixel will not be written into memory. This is to prevent the data from register 2 from inadvertently causing an address collision with itself in the pipeline. 
     Connected between Registers R4 and R5 is a 16 word by 10 bit ROM, which is the Look-Up Table (LUT) for K and (1-K). Because the step size from 7/8 to 1 is not the same as the step size with lower values of K, K should not be interpolated in this range. 
     It is important to note that the address and data must be registered at the memory input and that the data must be registered at the memory output in order for the data to be kept in alignment as it moves through the pipeline. The asynchronous mode requires the use of a register with a clock enable on the output of the memory. 
     The last section of the pipeline is the Z-buffering and the alpha channel calculation. It is assumed at this point that the screen clip portion 30 of the pipeline made a decision to write this pixel. The Z-buffer 36 checks to see if the pixel Z-depth is less than the Z-depth already in memory. If it is, this pixel is written to the memory. If the screen clip test result is not to write this pixel the Z-buffer test does not change that result. If the two Z-depths are exactly equal, then priority is checked. If the priority of the pixel is less than the priority of the data in memory, the pixel shall be written to the screen. In this way, the Z-depth can be expanded to 18 bits, if required. Also, if the incoming pixel is translucent, K&lt;1, and the two Z-depths are equal, the pixel is written. In all other cases, the write is inhibited. 
     The alpha channel calculation is performed in two stages 38A and 28B. The first state 38A performs the following two calculations: K*L1, and (1-K)*L2. L1 is the 6 bit value of a specific of a pixel and L2 is the 8 bit value from memory. K is limited to the range of 0 to 1. Table XII shows K and its values and (1-K) and its values. The second state 38B adds the results of the calculations done in the first stage. Upon completion of the alpha calculation, the data is written to memory, provided that the write has not been inhibited at some stage of the pipeline. 
     
                       TABLE XII______________________________________K and K-1 Values           NUM-                NUM-           ERI-                ERI-INTERNAL   CAL        INTERNAL CALVALUE OF   VALUE OF   VALUE OF VALUE OFK    K          K          1 - K    1 - K______________________________________0000 0.0000     0          1.0000   10001 0.0001     1/16       0.1111   15/160010 0.0010     1/8        0.1110   7/80011 0.0011     3/16       0.1101   13/160100 0.0100     1/4        0.1100   3/40101 0.0101     5/16       0.1011   11/160110 0.0110     3/8        0.1010   5/80111 0.0111     7/16       0.1001   9/161000 0.1000     1/2        0.1000   1/21001 0.1001     9/16       0.0111   7/161010 0.1010     5/8        0.0110   3/81011 0.1011     11/16      0.0101   5/161100 0.1100     3/4        0.0100   1/41101 0.1101     13/16      0.0011   3/161110 0.1110     7/8        0.0010   1/81111 1.0000     1          0.0000   0______________________________________ 
    
     Having described the operation of the alpha channel calculations, the mathematical basis for the calculations is now described to aid in the understanding of the invention. Let the primed values represent the pixel from memory and the unprimed values represent corresponding pixel in the pipeline of the chip. Every time a pixel is written, the K value must be modified by the following equation: 
     
         K=1-(1-K)*(1-K&#39;). 
    
     There are four bits on the input and only three bits on the output, with only five levels used. The equation for K shown above is quantized as shown in Table XIII. 
     
                       TABLE XIII______________________________________K QuantizationK           VALUE    RANGE______________________________________000         0        0001         1/4      1/16 ≦ K &lt; 3/8010         1/2      3/8 ≦ K &lt; 5/8011         3/4      5/8 ≦ K ≦ 1100         1        K = 1______________________________________ 
    
     The transparency equation is performed as follows. If the pixel in the pipeline is in front of the pixel in memory, the pixel color is modified by the following equation: 
     
         COLOR=K*COLOR+(1-K)*COLOR&#39;. 
    
     If the pixel in memory is in front of the pixel in the pipeline, the pixel color in a prior art design normally would be modified by the following equation: 
     
         COLOR=K&#39;*COLOR&#39;+(1-K&#39;)*COLOR                               (A) 
    
     There are four conditions which this equation covers: 
     Condition 1. Both pixels are solid, i.e. K=K&#39;=1. In this condition, the write is inhibited because the pixel in memory is solid (not translucent), in front of the pipeline pixel. 
     Condition 2. The pixel in memory is solid, K&#39;=1, and the pipeline pixel is translucent, 0=K1. The write is inhibited for the same reasons as Condition 1. 
     Condition 3. The pixel in the pipeline is solid, K=1, and the pixel in memory is translucent, 0=K&#39;1. The write is inhibited because the display is to be built by processing all solid objects first then translucent objects. 
     Condition 4. Both pixels are translucent, 0=K, K&#39;1. The write is inhibited because translucent objects must be processed back to front. This is due to the fact that the transparency equation gives improper results processed any other way. 
     As can be appreciated by those skilled in the art, write is inhibited in each of the four conditions. This is due to the following convention adopted in this embodiment of the invention to implement translucency. Namely, the pixels are processed back-to-front after all solid pixels have been processed. As a result equation (A) does not need to be implemented in the chip, thereby simplifying the design. 
     Outside of the mainstream of the pipeline, but still a part of it, is the Address Collision Test 40. This test compares X and Y addresses at registers R3, R4, R5, and R6 against the address in Register R2. If any one of the addresses matches the address in register R2, the clock enables to registers R1 through R3 and must be halted until the data in the pipeline is flushed out. Also, the GIPP (or GIPPs if more than one is in use) must be halted, otherwise data will be lost at the input to the MIC. 
     If the MIC is in IBIT --  DATA mode, it sequentially cycles through all the memory and fill it with the BACKGROUND. Upon completion, it again cycles through all memory reading the data back. If the CLEAR* signal is low, the MIC chip shall cycle through all memory and fill it with the BACKGROUND, provided memory clear is enabled. 
     If the MIC is in IBIT --  ADDR mode, it shall sequentially cycle through all the memory and fill it with addresses. Upon completion, it again cycles through all memory reading the addresses back. 
     uP Control Section. 
     The uP Control Section comprises two control registers, the background, and status registers. The control registers and background registers are described above. The status registers contain the results of the various BIT functions. During IBIT --  DATA, the MIC shall load background into all of memory and then read the data back in and compare that data against the background. The MIC chip then checks for failed data bits. 
     The status registers for IBIT are organized as shown in FIG. 7. The control registers, the background, and status registers are all reset during a HARD --  RESET. During normal operation, registers 11 to 15 are reset at the start of IBIT --  ADDR and IBIT --  DATA. The BIST status register (register 10) contains the MIC signature value when BIST is complete. As those skilled in the art will appreciate, this value is dependent upon the specific embodiment of the MIC and the type of built-in self-test used. This is described in more detail below. It is reset at the start of BIST. 
     uP Input Control Section. 
     The uP Interface Control shown in FIG. 2 generates all control signals to load a register or read a register based on address. In order to read or write a register, the Chip Select, &#34;CHIP --  SEL*, must be low, a valid address must be present and the read/write signal, &#34;READ/WRITE*&#34;, must be in the proper state. 
     In one embodiment of the invention, the uP Input Control Section essentially comprises a 16 byte multiplexer and a 10 byte demultiplexer. The PADDRESS lines are used for decoding. If CHIP --  SEL* is high, then the demultiplexer outputs must be set in such a state that nothing is selected. If CHIP --  SEL* is low, and READ/WRITE* is high, a control or status register on the 16 byte multiplexer 52 is selected (i.e. one of the control/status registers). If READ/WRITE* is low, then a register on the 10 byte demultiplexer is selected (i.e. data is written to one of the control registers). Data is latched when CHIP SEL goes high. 
     FIG. 8 schematically shows a block diagram of the MIC Clear Section. The logic 60 is designed using well-known logic techniques to carry out the logical relationships between EMPTY* and the other inputs shown in FIG. 12 as defined above. 
     FIG. 9 schematically shows a block diagram of one embodiment of the IBIT control section of the invention. This section contains the Address counter, used to address memory during IBIT modes or CLEAR, and IBIT control. This section presents the address counter based on the screen size. The counter is preset every time an IBIT mode is commanded or when CLEAR is commanded. The address counter is cleared when IBIT is deselected or when clear is complete. The other counters are reset when IBIT is deselected. 
     The CNT --  EN1, RESET1, ADDR --  LD, and MIN --  ADDR signals are used to control the address generator in the Data Pipeline section. RESET2 resets the status registers. 
     There are two modes of operation in this section: IBIT (DATA or ADDRESS) and CLEAR. When one of the IBIT bits is set high or CLEAR is low, the address counter is preset with an address. This address is a function of MAX --  COUNT. It is assumed the minimum memory bank size is 32K. This means the lower 14 bits of the counter shall always be preset to 0. Therefore, only bits 14-21 are ever set to a non-zero value. Table XIV describes which bits are set to 0 or 1 based on Screen Size and the amount of memory to clear. If TEST is high, all the counters count as four bit counters. This allows the counters to be tested in 16 clock cycles. Scan is also implemented in the counters. VLSI logic 62 is designed using well-known logic techniques to implement the above-described logical relationships. 
     
                       TABLE XIV______________________________________Counter Bit SettingsSCREEN   MAX      TOTALSIZE     COUNT    SIZE     ONE&#39;S    ZERO&#39;S______________________________________512 × 512    000      256K     21 - 18  17 - 0    001      128K     21 - 17  16 - 0    010       64K     21 - 16  15 - 0    011       32K     21 - 15  14 - 01024 × 1024    000       1M      21 - 20  19 - 0    001      512K     21 - 19  18 - 0    010      256K     21 - 18  17 - 0    011      128K     21 - 17  16 - 0    100       64K     21 - 16  15 - 0    101       32K     21 - 15  14 - 02048 × 2048    000       4M      --       22 - 0    001       2M      21       20 - 0    010       1M      21 - 20  19 - 0    011      512K     21 - 19  18 - 0    100      256K     21 - 18  17 - 0    101      128K     21 - 17  16 - 0    110       64K     21 - 16  15 - 0    111       32K     21 - 15  14 - 0640 × 512    000      320K     21 - 19,17,16                               18,15 - 0    001      160K     21 - 18,16,15                               17,14 - 0    010       80K     21 - 17,15,14                               16,13 - 0    011       64K     21 - 16  15 - 0    100       32K     21 - 15  14 - 0______________________________________ 
    
     When IBIT is set high, the counter is preset. When it reaches its maximum counter, it is preset again so the counter runs a second time. The first time is to fill the memory and the second time is to read and compare. 
     FIG. 10 is a block diagram of the Clock Control section of the invention. The clock circuitry 64 is designed to minimize clock skew. For best results, the clock skew within the MIC must not exceed 2 ns. 
     The W --  INH1 (write inhibit for register R1) signal comes from the Screen Clip section. If the pixel being operated on in that section is not to be written to the screen, this signal is used to indicate that decision to the Clock Control section. This allows the Clock Control section to read another pixel while performing another write to memory (if it is required). 
     The W --  INH6 (write inhibit for register R6) and W --  INH7 (write inhibit for register R7) signals come from the Z and Priority test section. They indicate the pixel in that section is not be written to the screen if it is behind data already in memory. If this occurs, the MIC can then perform back to back reads from memory provided that the incoming pixels are in the viewable area. In the event where the incoming pixel is not in the viewable area and the pixel in the Z and Priority test section are not to be written, a read cycle is performed. 
     Using the asynchronous mode allows a higher effective throughput rate. This is due to the fact that as polygons are rendered, surfaces behind surfaces already rendered do not require read-modify-write cycles, but read cycles only. If it is assumed that half the polygons fit into this category then throughput is increased by a factor of 1.5 over the synchronous mode. Maximum throughput in the synchronous case is 12.5 Mpixels/sec. Under the above assumption, throughput could be increased to 18.75 Mpixels/sec., on the average. 
     One bit is used to indicate an address collision. An address collision means that the X,Y address in register R2 of the pipeline is the same as the X,Y address in register R3, R4, R5, or R6 as shown in FIG. 6. The pipeline must then be cleared out before the pixel in register R2 can be fetched from memory. CLK --  EN1 must be disabled immediately until the pipeline is emptied. Once an address collision has occurred, the MIC performs write cycles only until the pipeline is empty, then HALT is de-asserted and CLK --  EN1 is enabled. Once an address collision has occurred, any subsequent collisions detected are ignored until the pipeline is flushed. 
     A signal designated CL1 represents the internal clock used throughout the MIC. The routing of this signal must be such that clock skewing is minimized. This signal needs strong drive capability because this clock is routed to every stage of the MIC and D Flip Flops (DFFs) are attached to it. The basic philosophy of the clock control state machine design is that all inputs and outputs are registered. All outputs for the next state are determined during the current clock cycle. This means that the effect of any input to the state machine shows up one clock cycle later on the output. 
     For the synchronous mode of operation, CLK --  EN1 goes high every other clock cycle. A high indicates that the clock is enabled. All of the other clock enables are essentially delayed versions of CLK --  EN1. CLK --  EN2 is one cycle delayed, CLK --  EN3 and CLK --  EN4 are two cycles delayed and CLK --  EN5 is high CUR --  R --  W is low. This indicates a read cycle. HALT is the inverted CLK --  EN1 signal. If HOLD is asserted at the state machine inputs (this is one clock cycle after it is asserted external to the part, as this signal must be synchronized) during a write cycle all clock enables are disabled on the next clock cycle, and REG --  EN* goes high. On exit from HOLD a read cycle is executed, to pull in the data on the memory output register. The state machine is then back into normal mode. If HOLD is asserted during a read cycle, CLK --  EN2 and CLK --  EN5 must be asserted during the first cycle of the HOLD so that there is no loss of data. The MIC then switches to a write cycle and REG --  EN* is high as in the previous case. 
     Generally, when an address collision occurs, CLK --  EN1 stops while the remainder of the pipeline is flushed. When the pipeline is flushed (i.e., register R6 has invalid data), the MIC returns to normal operation. HOLD can be asserted during an address collision with no loss of data. It is important to note that if HOLD or asynchronous mode is to be used, a register with clock enable must be used on the memory output. Otherwise, data may be lost. The asynchronous mode of operation functions identically to the synchronous mode, except that if a pixel is screen clipped to Z-clipped, CLK --  EN1 runs on every clock cycle. 
     For further understanding of the operation of the MIC in the synchronous mode, refer to FIG. 12 which is a state diagram of the synchronous mode of operation. In the synchronous mode of operation, the MIC has four states, base, H1, H2 and H3. The MIC transitions between these states on paths A through H. Transitions are made according to the synchronous state transition table shown below as Table XV. 
     
                                           TABLE XV__________________________________________________________________________SYNCHRONOUS STATE TRANSITION    TRANSITION          OUTPUTS GO- OUTPUTS GO-                                        STATE OF    FROM STATE       INPUT       ING LOW ON  ING HIGH ON                                        CUR.sub.-- R.sub.-- WPATH    TO STATE       CONDITIONS  THE CLOCK   THE CLOCK                                        ON CLOCK__________________________________________________________________________A   BASE-BASE       HALT1=HOLD=0;                   CLK.sub.-- EN1; CLK                               CLK-EN2; W       CUR.sub.-- R.sub.-- W=R                   .sub.-- EN3; CLK.sub.-- EN4;                               CLK-EN5       OR          R2.sub.-- R3; REG.sub.-- EN;       HOLD=1;     INHIBIT       CUR.sub.-- R.sub.-- W=R;       HALT1=0       HALT1=HOLD=0;                   CLK.sub.-- EN2;                               CLK.sub.-- EN1;                                        R       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN3; R2.sub.-- R3;                               CLK.sub.-- EN3;                   REG.sub.-- EN; INHIBIT                               CLK.sub.-- EN4       HOLD=1;     CLK.sub.-- EN1; CLK.sub.-- EN2;                               REG.sub.-- EN                                        W       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3B   BASE-H1 HALT1=1;    CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        R       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN5; R2.sub.-- R3;                               CLK.sub.-- EN3;                   REG.sub.-- EN                               CLK.sub.-- EN4;                               INHIBITC   H1-H1   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                                        R                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3; REG.sub.-- END   H1-H2   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN3                                        W                   CLK.sub.-- EN4; INHIBIT;                               CLK.sub.-- EN5                   R2.sub.-- R3; REG.sub.-- ENE   H2-H2   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3; REG-ENF   H2-H3   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- ENG   H3-H3   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3; REG.sub.-- EN       HOLD=0;     CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5                                        W       W.sub.-- INH.sub.-- R6=0                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- ENH   H3-BASE HOLD=0;     CLK.sub.-- EN2; CLK.sub.-- EN5;                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R6=1                   INHIBIT; R2.sub.-- R3;                               CLK.sub.-- EN3;                   REG.sub.-- EN                               CLK.sub.-- EN4__________________________________________________________________________ 
    
     With respect to the asynchronous mode, the MIC state diagram is shown in FIG. 13. The various states are transitioned according to asynchronous state transition Table XVI hereinbelow. 
     
                                           TABLE XVI__________________________________________________________________________ASYNCHRONOUS STATE TRANSITION    TRANSITION          OUTPUTS GO- OUTPUTS GO-                                        STATE OF    FROM STATE       INPUT       ING LOW ON  ING HIGH ON                                        CUR.sub.-- R.sub.-- WPATH    TO STATE       CONDITIONS  THE CLOCK   THE CLOCK                                        ON CLOCK__________________________________________________________________________A   BASE-BASE       HOLD=0; HALT1=0;                   CLK.sub.-- EN2;                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R1=0;                   CLK.sub.-- EN5;                               CLK.sub.-- EN3;       (W.sub.-- INH.sub.-- R6 &amp;                   INHIBIT;    CLK.sub.-- EN4       W.sub.-- INH.sub.-- R7)≠1;                   R2.sub.-- R3;       CUR.sub.-- R.sub.-- W=W                   REG.sub.-- EN       HOLD=0; HALT1=0;                   CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        W       W.sub.-- INH.sub.-- R1=0;                   CLK.sub.-- EN3;                               CLK.sub.-- EN5;       (W.sub.-- INH.sub.-- R6 &amp;                   INHIBIT;       W.sub.-- INH.sub.-- R7)≠1;                   R2.sub.-- R3;       CUR.sub.-- R.sub.-- W=R                   REG.sub.-- EN;                   CLK.sub.-- EN4       HOLD=1; HALT=0;                   CLK.sub.-- EN1;                               REG.sub.-- EN;                                        W       W.sub.-- INH.sub.-- R1=0;                   CLK.sub.-- EN2;       (W.sub.-- INH.sub.-- R6 &amp;                   CLK.sub.-- EN3;       W.sub.-- INH.sub.-- R7)≠1;                   CLK.sub.-- EN4;       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3       HOLD=1; HALT1=0;                   CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        W       W.sub.-- INH.sub.-- R1=0;                   CLK.sub.-- EN3;                               CLK.sub.-- EN5;       (W.sub.-- INH.sub.-- R6 &amp;                   CLK.sub.-- EN4;       W.sub.-- INH.sub.-- R7)≠1;                   INHIBIT;       CUR.sub.-- R.sub.-- W=R                   R2.sub.-- R3;                   REG.sub.-- EN       HOLD=0; HALT1=0;                   CLK.sub.-- EN2;                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R1=1;                   CLK.sub. -- EN5;                               CLK.sub.-- EN3;       (W.sub.-- INH.sub.-- R6 &amp;                   INHIBIT;    CLK.sub.-- EN4       W.sub.-- INH.sub.-- R7)≠1;                   R2.sub.-- R3;       CUR.sub.-- R.sub.-- W=W                   REG.sub.-- EN;       HOLD=0; HALT1=0;                   CLK.sub.-- EN3;                               CLK.sub.-- EN1;                                        W       W.sub.-- INH.sub.-- R1=1;                   CLK.sub.-- EN4;                               CLK.sub.-- EN2;       (W.sub.-- INH.sub.-- R6 &amp;                   INHIBIT;    CLK-EN5       W.sub.-- INH.sub.-- R7)≠1;                   R2.sub.-- R3;       CUR.sub.-- R.sub.-- W=R                   REG.sub.-- EN;B   BASE-W1 HOLD=0; HALT1=0;                   CLK.sub.-- EN3;                               CLK.sub.-- EN1;                                        R       (W.sub.-- INH.sub.-- R6 &amp;                   CLK.sub.-- EN4;                               CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R7)=1                   INHIBIT;    CLK-EN5       CUR.sub.-- R.sub.-- W=R                   R2.sub.-- R3;                   REG.sub.-- EN;C   BASE-H1 HALT1=1     CLK.sub.-- EN1;                               CLK.sub. -- EN2;                                        R                   CLK.sub.-- EN5;                               CLK.sub.-- EN3;                   R2.sub.-- R3;                               CLK-EN4;                   REG.sub.-- EN                               INHIBITD   H1-H1   HOLD=1      CLK.sub.-- EN1;      R                   CLK.sub.-- EN2;                   CLK.sub.-- EN3;                   CLK.sub.-- EN4;                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3; REG.sub.-- ENE   H1-H2   HOLD=0      CLK.sub.-- EN1;                               CLK.sub.-- EN3;                                        W                   CLK.sub.-- EN2;                               CLK.sub.-- EN5                   CLK.sub.-- EN4;                   INHIBIT;                   R2.sub.-- R3; REG.sub.-- ENF   H2-H2   HOLD=1      CLK.sub.-- EN1;      W                   CLK.sub.-- EN2;                   CLK-EN3;                   CLK.sub.-- EN4;                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3; REG.sub.-- ENG   H2-H3   HOLD=0      CLK.sub.-- EN1;                               CLK.sub.-- EN5                                        W                   CLK.sub.-- EN2;                   CLK.sub.-- EN3;                   CLK.sub.-- EN4;                   INHIBIT;                   R2.sub.-- R3; REG.sub.-- ENH   H3-H3   HOLD=1      CLK.sub.-- EN1;      W       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN2;                   CLK.sub.-- EN3;                   CLK-EN4;                   CLK-EN5;                   INHIBIT;                   R2.sub.-- R3;                   REG.sub.-- EN       HOLD=0;     CLK.sub.-- EN1;                               CLK.sub.-- EN5                                        W       CUR.sub.-- R.sub.-- W=W;                   CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=1                   CLK-EN3;                   CLK-EN4;                   INHIBIT;                   R2.sub.-- R3;                   REG.sub.-- EN       HOLD=0;     CLK.sub.-- EN3;                               CLK.sub.-- EN1;                                        R       CUR.sub.-- R.sub.-- W=W;                   CLK.sub.-- EN4;                               CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=1                   INHIBIT;    CLK.sub.-- EN5                   R2.sub.-- R3;                   REG.sub.-- EN       HOLD=1;     CLK.sub.-- EN1;      R       CUR.sub.-- R.sub.-- W=R                   CLK.sub.-- EN2;                   CLK.sub.-- EN3;                   CLK.sub.-- EN4;                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3;                   REG.sub.-- ENI   H3-W4   HOLD=0      INHIBIT;    CLK.sub.-- EN1;                                        R       CUR.sub.-- R.sub.-- W=R                   R2.sub.-- R3; REG.sub.-- EN                               CLK.sub.-- EN2;                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5J   W1-W1   HOLD=1 &amp;    CLK.sub.-- EN1; CLK.sub.-- EN5;                               CLK.sub.-- EN2;                                        R       CLK.sub.-- EN=1;                   INHIBIT; R2.sub.-- R3;                               CLK.sub.-- EN3;       HALT1=0     REG.sub.-- EN                               CLK.sub.-- EN4       HOLD=1 &amp;    INHIBIT; R2.sub.-- R3                               CLK.sub.-- EN1;                                        R       CLK.sub.-- EN1=0        CLK.sub.-- EN2;       HALT1=0                 CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5;                               REG.sub.-- ENK   W1-BASE HOLD=0;     CLK.sub.-- EN2; INHIBIT;                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R6=0                   R2.sub.-- R3; REG.sub.-- EN                               CLK.sub.-- EN3;       HALT1=0                 CLK.sub.-- EN4;                               CLK.sub.-- EN5L   W1-W2   HOLD=0      CLK.sub.-- EN5                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R6=1                               CLK.sub.-- EN2;       HALT1=0                 CLK.sub.-- EN3;                               CLK.sub.-- EN4M   W1-H5   HALT=1      CLK.sub.-- EN1; CLK.sub.-- EN5;                               CLK.sub.-- EN2;                                        R                   R2.sub.-- R3; REG.sub.-- EN                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               INHIBITN   W2-W2   HOLD=1;     CLK.sub.-- EN1                               CLK.sub.-- EN2;                                        R       HALT1=0                 CLK.sub.-- EN3;       CLK.sub.-- EN1=1        CLK.sub.-- EN4;                               CLK.sub.-- EN5;                               INHIBIT;                               R2-R2;                               REG.sub.-- EN       HOLD=1;     REG.sub.-- EN                               CLK.sub.-- EN1;                                        R       HALT1=0                 CLK.sub.-- EN2;       CLK.sub.-- EN1=0        CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5;                               INHIBIT;                               R2.sub.-- R3O   W2-BASE HOLD=0;     REG.sub.-- EN; CLK.sub.-- EN5                               CLK.sub.-- EN1;                                        W       HALT1=0;                CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=0;                               CLK.sub.-- EN3;       W.sub.-- INH.sub.-- R7=0                               CLK.sub.-- EN4;                               INHIBIT;                               R2.sub.-- R3P   W2-W3   HOLD=0;     INHIBIT; R2.sub.-- R3;                               CLK.sub.-- EN1;                                        R       HALT1=0;    REG.sub.-- EN                               CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R7=1                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5Q   W2-H5   HALT1=1     CLK.sub.-- EN1; R2.sub.-- R3;                               CLK.sub.-- EN2;                                        R                   REG.sub.-- EN                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5;                               INHIBITR   W3-W3   HALT1=0;    CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        R       HOLD=1;     INHIBIT; R2.sub.-- R3;                               CLK.sub.-- EN3;       CLK.sub.-- EN1                   REG.sub.-- EN                               CLK.sub.-- EN4;                               CLK.sub.-- EN5       HALT1=0;    CLK.sub.-- EN1;                               REG.sub.-- EN                                        R       HOLD=1;     CLK.sub.-- EN2;       CLK.sub.-- EN1=0                   CLK.sub.-- EN3;                   CLK.sub.-- EN4;                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3S   W3-BASE HALT1=0;    CLK.sub.-- EN5; REG.sub.-- EN                               CLK.sub.-- EN1;                                        W       HOLD=0;                 CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=0                               CLK.sub.-- EN3;                               CLK.sub.-- EN4T   W3-W4   HALT1=0;    INHIBIT; R2.sub.-- R3                               CLK.sub.-- EN1;                                        R       HOLD=0;     REG.sub.-- EN                               CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=1;                               CLK.sub.-- EN3;       W.sub.-- INH.sub.-- R7=1                               CLK.sub.-- EN4;                               CLK.sub.-- EN5U   W3-H0   HALT1=1;    CLK.sub.-- EN5; REG.sub.-- EN                               CLK.sub.-- EN1;                                        W       W.sub.-- INH.sub.-- R6=0                               CLK.sub.-- EN2;                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               INHIBIT;                               R2.sub.-- R3V   W3-H5   HALT1=1;    CLK.sub.-- EN1; R2.sub.-- R3;                               CLK.sub.-- EN2;                                        R       W.sub.-- INH.sub.-- R6=0                   REG.sub.-- EN                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5;                               INHIBIT;W   H0-H0   HOLD=1      CLK.sub.-- EN1;                               REG.sub.-- EN                                        R                   CLK.sub.-- EN2;                   CLK.sub.-- EN3;                   CLK.sub.-- EN4;                   CLK.sub.-- EN5;                   INHIBIT;                   R2.sub.-- R3X   H0-H1   HOLD=0      CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        R                   CLK.sub.-- EN5;                               CLK.sub.-- EN3;                   R2.sub.-- R3                               CLK.sub.-- EN4;                   REG.sub.-- EN                               INHIBIT;Y   W4-W4   HALT1=0;    REG.sub.-- EN; R2.sub.-- R3                               CLK.sub.-- EN1;                                        R       HOLD=0;     INHIBIT     CLK.sub.-- EN2;       W.sub.-- INH.sub.-- R6=1;                               CLK.sub.-- EN3;       W.sub.-- INH.sub.-- R7=1                               CLK.sub.-- EN4;                               CLK.sub.-- EN5       HALT1=0;    CLK.sub.-- EN1; INHIBIT;                               CLK.sub.-- EN2;                                        R       HOLD=1;     R2.sub.-- R3; REG.sub.-- EN                               CLK.sub.-- EN3;       CLK.sub.-- EN1=1        CLK.sub.-- EN4;                               CLK.sub.-- EN5       HALT1=0;    CLK.sub.-- EN1; CLK.sub.-- EN2;                                        R       HOLD=1;     CLK.sub.-- EN3; CLK.sub.-- EN4;       CLK.sub.-- EN1=0                   CLK.sub.-- EN5;                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- ENZ   W4-H8   HALT1=1     CLK.sub.-- EN1;                               CLK.sub.-- EN2;                                        W                   CLK.sub.-- EN4;                               CLK.sub.-- EN3;                   R2.sub.-- R3                               CLK.sub.-- EN5;                               INHIBIT;                               REG.sub.-- ENAA  H8-H8   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                               REG.sub.-- EN                                        R                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3AB  H8-H5   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN4                                        R                   CLK.sub.-- EN3; CLK.sub.-- EN5;                   INHIBIT; R2.sub.-- R3                   REG.sub.-- ENAC  H5-H5   HOLD=1      CLK.sub.-- EN1; INHIBIT;                               CLK.sub.-- EN2;                                        R                   R2.sub.-- R3; REG.sub.-- EN                               CLK.sub.-- EN3;                               CLK.sub.-- EN4;                               CLK.sub.-- EN5AD  H5-H6   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN3;                                        W                   INHIBIT: R2.sub.-- R3;                               CLK.sub.-- EN4;                   REG.sub.-- EN                               CLK.sub.-- EN5;AE  H6-H6   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3; REG.sub.-- ENAF  H6-H7   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   INHIBIT; R2.sub.-- R3;                   REG.sub. -- ENAG  H7-H7   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                                        R       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3; REG.sub.-- EN       HOLD=0;     CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5                                        W       W.sub.-- INH.sub.-- R6=0;                   CLK.sub.-- EN3; CLK.sub.-- EN4;       CUR.sub.-- R.sub.-- W=W                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- EN       HOLD=0;     CLK.sub.-- EN1; CLK.sub.-- EN2;                               R2.sub.-- R3                                        R       W.sub.-- INH.sub.-- R6=1;                   CLK.sub.-- EN3; CLK.sub.-- EN4;       CUR.sub.-- R.sub.-- W=W                   CLK.sub.-- EN5; INHIBIT;                   REG.sub.-- EN       HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                               R2.sub.-- R3                                        R       CUR.sub.-- R.sub.-- W=R                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   REG.sub.-- ENAH  H7-W4   HOLD=0;     CLK.sub.-- EN3; CLK.sub.-- EN4;                               CLK.sub.-- EN1;                                        R       W.sub.-- INH.sub.-- R6=1;                   CLK.sub.-- EN5; INHIBIT;                               CLK.sub.-- EN2       CUR.sub.-- R.sub.-- W=R;                   R2.sub.-- R3; REG.sub.-- EN       W.sub.-- INH.sub.-- R7=1AI  W4-W5   HOLD=0;     CLK.sub.-- EN1; CLK.sub.-- EN4;                               CLK.sub.-- EN2;                                        W       HALT1=0;    R2.sub.-- R3; INHIBIT                               CLK.sub.-- EN3;       W.sub.-- INH.sub.-- R6=0;                               CLK.sub.-- EN5;                               REG.sub.-- ENAJ  W5-W5   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                               REG.sub.-- EN                                        W                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   R2.sub.-- R3AK  W5-W6   HOLD=0      CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN4                                        R                   CLK.sub.-- EN3; CLK.sub.-- EN5;                   R2.sub.-- R3; INHIBIT;                   REG.sub.-- ENAL  W6-W6   HOLD=1      CLK.sub.-- EN1; CLK.sub.-- EN2;                               R2-R3    R                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   CLK.sub.-- EN5; INHIBIT;                   REG.sub.-- ENAM  W6-H0   HALT1=1     CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5                                        R                   CLK.sub.-- EN3; CLK.sub.-- EN4;                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- ENAN  W6-BASE HOLD=0;     CLK.sub.-- EN1; CLK.sub.-- EN2;                               CLK.sub.-- EN5       HALT1=0     CLK.sub.-- EN3; CLK.sub.-- EN4;                   INHIBIT; R2.sub.-- R3;                   REG.sub.-- EN__________________________________________________________________________ 
    
     Built-in Self-Test. 
     The MIC contains circuitry to perform a deterministic test upon itself and report the results to the host microprocessor. This circuitry utilizes the serial scan paths within the MIC. The host microprocessor initiates BIST by setting Bit 0 in the MICs upper control register. Setting this bit enables the BIST Control Logic (BCL). The BCL immediately sets the MIC to a known state by clearing all internal registers and forcing all inputs to a known state. An 8-bit linear feedback shift register then generates a pseudo-random serial data stream which is fed into the serial scan paths. When all registers in the serial scan paths have been filled, the registers are taken out of scan mode by de-asserting scan enable. The data in the registers is then clocked through the MICs combinatorial logic for one clock cycle. Next, the registers are again placed in serial scan mode and the combinatorial results are shifted into a signature analysis register. Simultaneously, a new pseudo-random pattern is shifted into the registers via the scan path. This process is repeated 16,385 times. The result is a pattern in the signature analysis register that is unique to a properly functioning MIC. This pattern is compared to the known MIC signature and the MIC GO/NO --  GO in the MIC&#39;s test results register is set. Additionally, the MIC signature is available to the host processor via the MIC&#39;s BIST results register. The MIC signals that BIST is complete by asserting the EMPTY* output. 
     SYSTEM OPERATION 
     Having described in detail the elements of the invention, we now turn to a description of one example of the operation of one illustrative embodiment of the invention so that the invention and its applications may be better understood by one skilled in the art. 
     Referring now to FIG. 3, at power-up, Microprocessor Control section of the MIC sets HARD --  RESET low for a short period of time. The uP commands Built-in Self-Test (BIST) to be performed on the MIC. The uP 12 then loads the MIC control and background registers to initialize it. After initialization, the MIC is ready to run. The uP then commands the MIC to test memory. These results are stored in the status registers. 
     The MIC receives data (address, RGB, K, P, and Z) along with a data valid bit from the MIC. Data valid is active low. Through the use of the HALT bit, the MIC controls the rate at which the pipeline in the MIC and GIPP is running. HALT is active high. Whenever this bit is low, the data on the output of the GIPP is loaded into the MIC on the next rising edge of the clock causing the data in the GIPP and MIC to move one register. When HALT is high, both the MIC and GIPP shall hold data. Typically HALT shall be low every other clock cycle. HALT shall go high for more than one clock whenever the uP control section commands a HOLD or when an address collision occurs in the pipeline. HALT shall go low for more than one clock cycle whenever a screen clip or a Z-clip occurs. This allows for a higher effective throughput. 
     The MIC internal design requires that the inputs to and outputs from the memory be registered as shown in FIG. 3. During a write cycle, address and data are driven out of the MIC onto the bus. On the next clock, address and data are stored in the register A. During the next clock cycle, a read address is output from the MIC, while Register B has its output enabled and is driving data from the previous read cycle into the MIC. During this time, the data is being written into memory 100 from the previous write cycle (one clock earlier). The memory is responsible for generating its own write strobe based on the WRITE --  EN* signal. The memory should only write if this signal is low. 
     It should be understood that various combinations of the techniques and principles taught by the present patent may be utilized without departing from the spirit and scope of the invention. Implementations which will be apparent to those skilled in the art are to be considered within the scope of the present invention so the invention is not limited to the specific disclosures used in connection with the preferred embodiment.