Abstract:
A high voltage measuring system with very high input impedance. The system measures a high voltage source under test by developing a control signal which is proportional to the differential voltage between the high voltage source being tested and an adjustable high voltage reference. This control signal is fed back into a controller which adjusts the reference source so as to match the reference source with the source under test. When the controller detects that matching has occurred, it measures the reference source. By measuring the reference source, as opposed to measuring the source under test directly, the system avoids loading down the source under test.

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates to voltage measuring systems and specifically to a high voltage measuring system having a high input impedance for use in measuring high voltage, low amplitude signals from high impedance sources. 
     Certain high voltage, low current power supplies generally have very high output impedances. Such power supplies might be used to drive an image converter or an intensifier tube, for example. Performing voltage measurements on such power supply outputs is difficult because of their high output impedances, principally because it is difficult not to load down such power supplies with conventional measuring equipment, which then introduces error into the measured readout. For example, to obtain less than 0.1% measurement error, the measuring device must have an input resistance that is at least 100 times greater than the output resistance of the high voltage power supply being tested. If the power supply already has high impedance, such as in the megohm or gigohm range, then the measurement equipment must have an input impedance in the terohm range. By way of example, a model ESH-1X electrostatic volt meter, manufactured by Sensitive Research, Inc., may be used to measure 7500 volt, 10 gigohm voltage sources. 
     There are many industrial measurement applications, however, which require remote monitoring capabilities for high voltage supplies, i.e., for sensing parameter signals at one location and transferring information representative of the sensed parameter signals to another location. By way of example, such remote monitoring capability may be important when the supply is in a hazardous environment. One approach suitable for performing such remote monitoring is disclosed in U.S. patent application No. 422,133, now U.S. Pat. No. 5,013,154 (KML-118), assigned to the assignee of the present invention. In accordance with that approach, a conventional electrometer may be connected to the source to be monitored in the hazardous environment. A remotely located video generates data representative of an image of the electrometer needle and scale, and that data is analyzed to identify the position of the needle relative to the scale. While this approach is effective to provide remote measurements of a high voltage, high impedance supply, there is a relatively high cost associated with such measurements due to the requirement for a video camera. Moreover, the image data is converted to output voltage data based on a conversion of the image data texts compared to a look-up table, rather than directly measured information. 
     It is an object of the present invention to provide a high input impedance voltage measuring system for remotely reading sensed voltages. 
     Another object is to provide an improved system for measuring voltages at a high impedance source. 
     SUMMARY OF THE INVENTION 
     The present invention provides a system with extremely high input impedance for remotely measuring high voltage, low current sources. In view of this low-loading feature, the system facilitates remote monitoring without loading the source to be measured. In one embodiment of the invention, when measuring a 6000 vdc power supply, the circuit effectively presents a load resistance to the power supply of more than 300 terohms and draws approximately 20 picoamperes. 
     In one aspect of the invention the voltage measuring system of the present invention includes a high impedance, floating potential referenced input buffering network, a window comparator/isolator network, an adjustable high voltage reference network and an associated reference voltage measurement network, and a control (computer) network. Generally, with this configuration, the high voltage network provides a ground referenced high voltage V ref  which is directly connected to the floating potential of the system. The magnitude of V ref  (with respect to ground) is adjustably controlled by control network (which monitors V ref ). 
     Typically, the voltage-to-be-measured is applied to a pair of input terminals. One of those terminals is coupled to a first reference potential (such as Earth-ground). The input buffering network performs buffering action to the potential at the other of the terminals, providing a very small load to the voltage source generating the potential. A buffered potential V a , representative of the input potential is produced by the input buffering network. The comparator/isolator network compares the buffered potential V a  against a reference potential V ref . The comparator/isolator network provides an electrically isolated, Earth-ground referenced signal V 1 , V 2  to the control network. The signal is indicative of whether the potential V a  is equal to V ref  to within a predetermined amount (window), less than V ref  by greater than the amount allowed by the window, or greater than V ref  by greater than the amount allowed by the window. 
     When the signal V 1 , V 2  indicates that V a  is out of the predetermined window, the control network generates a feedback signal V fb  that adjusts the high voltage reference network so that V ref  changes until V a  is within the desired range. When V a  is within that range, then control network determines that V ref  substantially equals V in  (within the tolerance allowed by the window) and an output signal V out  representative of the magnitude of V ref  is generated on an output line. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     These and other features and advantages of the present invention will be more fully understood by reference to the following detailed description in conjunction with the attached drawing in which like reference numerals refer to like elements and in which: 
     FIG. 1 is a block diagram of a high impedance voltage measuring system according to the invention. 
     FIG. 2 is a schematic diagram of an embodiment of the system of FIG. 1. 
     FIG. 3 is a flow chart illustrating the operation of the controller of the system of FIG. 1. 
    
    
     DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS 
     As seen in the block diagram of FIG. 1, the potential difference (V in ) across high voltage terminals 12 and 14 of a voltage source 8 is measured by measuring system 10 according to a preferred embodiment of the invention. In the preferred embodiment, terminal 14 is connected to Earth-ground, although other reference potentials might alternatively be used. 
     The system 10 includes a floating referenced high input impedance buffer amplifier network 16. The buffer amplifier network 16 is powered from a floating reference potential power supply 25. Network 16 produces a buffered signal V a  representative of the source voltage under test V in , while providing minimal loading to power supply 8. 
     Amplifier output V a  is applied via line 26 to a window comparator isolator network 18. In the preferred embodiment, comparator/isolator network 18 includes a floating referenced input stage which is optically coupled (and electrically isolated from) an Earth-ground referenced output stage. Network 18 is a three state comparator which generates an Earth-ground referenced signal V 1 , V 2  on lines 28, 30 indicative of whether the reference voltage V ref  is within a predetermined range, higher than that range, or lower than that range measured with respect to the source voltage V in  under test. The comparator/isolator network 18 transfers to signal V 1 , V 2  via lines 28 and 30 to a control network (computer 20). 
     Computer 20 generates a feedback voltage V fb  on line 36 which drives a high voltage reference circuit 24, the source of V ref , or generates an output signal V out  on line 126, according to the state of data signal V 1 , V 2 . The output V ref  of reference circuit 24 on line 32 is applied to reference voltage measuring circuit 22. Circuit 22 in turn generates an analog output signal V m  proportional to the voltage level of reference voltage V ref  but which is scaled to a safe level for delivery to computer 20 via line 34. 
     More specifically, The computer processes the inputs on lines 28 and 30. If V 1  goes low (and V 2  remains high), then V ref  is too low, if V 2  goes low (and V 1  remains high), then V ref  is too high. In either case, the level of V fb  is adjusted responsively. If V 1  and V 2  are both high, then V ref   is within the desired tolerance window and is acceptable; the computer 20 then reads V m  and generates V out . (V 1  and V 2  are never low simultaneously.) 
     The spread between the level of V in  at which V 1  and V 2  each goes low sets an &#34;error window&#34; within which value V ref  is considered to be equal to V in . Thus when both V 1  and V 2  are high, i.e. when V in  is within the &#34;error window&#34; and comparator circuit 18 is at equilibrium, the computer responsively performs an analog-to-digital conversion of analog signal V m  (which represents V ref  which in turn is now equivalent to V in ) and issues output V out  representative of V in . 
     An embodiment of the system 10 is shown in detailed schematic form in FIG. 2. As shown there, system 10 includes an isolated +/-10 vdc (relative to a floating reference potential) source provided by a switching power supply 25. The high voltage reference source 24 preferably operates between about 1000 vdc and 6000 vdc, with its low side connected to Earth-ground. The floating ground reference 134 of the +/-10 vdc supply 25 is coupled to the high side of supply 24, ie., to V ref , by way of terminal 134 at supply 25 and terminal 124 on line 32 at supply 24. As a result, the +/-10 vdc isolated source is tied to V ref , for purposes set forth below. Also provided is a conventional +/-15 vdc (relative to Earth-ground) supply 27. 
     In operation, the high voltage source 21 under test supplies V in  to the high voltage input 12 of system 10, which is fed through serially connected current limiting resistors 40, 46 to the non-inverting input of high impedance unity gain non-inverting amplifier 48. The amplifier is biased by V ref  via the floating +/-10 vdc power supply 25. The amplifier&#39;s input is clamped between the floating +/-10 vdc supply by diodes 42, 44, coupled to node 128, to avoid overload of the amplifier. 
     The output V a  from amplifier 48 is coupled back to its inverting input and also by line 26 to window comparator circuit 18. Since the amplifier 48 is configured as a buffer, the output V a  is representative of the input voltage V in . 
     The voltage output V a  of amplifier 48 drives the two comparators 54, 72 of window comparator circuit 18. The comparators are coupled in a manner that detects whether V in  is within the &#34;error window&#34; centered about V ref . A respective biasing network 51, 69 offsets each respective amplifier 54, 72 to create a respective upper and lower bound of the &#34;error window&#34;. When the &#34;error window&#34; is exceeded, one of the two comparators 54, 72 goes low which ultimately informs computer 20 that V ref  is either too high or too low. 
     Voltage divider network 51 applies a bias voltage V x  to the inverting input of comparator 54 via a pair of resistors 50, 52 tied between +10 vdc and at floating ground 102 (V ref ). Because comparator 54 is biased several volts V x  above V ref , this comparator detects the condition of V in  being too high above V ref , but only when V a  is greater than V x . Comparator 54 therefore is biased to issue a &#34;V ref  too low&#34; signal, when appropriate. 
     Voltage divider network 69 applies a bias voltage V y  to the non-inverting input of comparator 72 via a pair of resistors 68, 70 tied between the -10 isolated supply and V ref  at floating ground 104. Because comparator 72 is biased several volts V y  below V ref , this comparator issues a &#34;V ref  too high&#34; output when it detects the condition of V ref  being too high compared to V in  when V a  is less than the applied bias voltage V y . This biasing arrangement establishes the aforesaid &#34;error window&#34;, bounded by (V ref  +V x ) and (V ref  -V y ), within which range V ref  is considered to be equivalent to V in . 
     The outputs of comparators 54, 72 are tied via current limiting resistors 56, 74 and LEDs 58, 76 respectively to the anode of an LED 60 of optocoupler 61 and the anode of an LED 78 of optocoupler 79. LEDs 58, 76 are visual aids which indicate system performance. The cathodes of LEDs 60, 78 are tied to floating ground (at V ref ) at terminals 106, 108. Optocouplers 60, 78 provide high impedance isolation between the system input and computer 20. The detector transistors 62, 80 of optocouplers 60, 78, provide the digital control signal (comprising V 1  and V 2 ) to computer 20 indicative of the relationship of V in  and V ref . 
     Reference voltage measurement circuit 22 receives V ref  on line 32 which is applied via voltage divider 86, 88 to the non-inverting input of amplifier 92. Capacitor 90 filters transients in the divided reference voltage signal and operational amplifier 92 amplifies the reference voltage signal to produce measurement voltage signal V m  on line 34. Resistors 94, 96, 98 and variable resistor 100 are a voltage divider network tying the operational amplifier output to Earth-ground 114. A tap on resistor 100 is coupled to the inverting input of operational amplifier 92 for the purpose of setting the gain of the circuit. Computer 20 receives V m  on line 34 and applies that signal to an analog-to-digital converter to produce the output signal V out  when V in  is within the &#34;error window&#34;. 
     More particularly, the collector and emitter of each detector transistor 62, 80, of optocoupler 61 or 79, is tied between 15 volts (via a pull-up resistor 64, 82,) and Earth-ground 110, 112. With a transistor 62, 80, thus biased, if a &#34;V ref  too low&#34; signal from comparator 54 or a &#34;V ref  too high&#34; signal from comparator 72 forward biases a respective LED 60, 78, transistor 62 or 80 turns on indicative of that state, driving computer 20 accordingly. Since both of the transistor 62, 80 collector outputs are nominally high (i.e., tied to +15 vdc) when comparators 54, 72 are off, the computer decodes the state of both V 1  and V 2  being high as indicating that V ref  is within tolerance of V in , and that V ref  can be measured, as V m , as an indirect, low-load way of measuring V in . Zener diodes 66, 84 clamp the voltage on lines 28, 30 to approximately 5 volts to conform to standard TTL voltage level standards. 
     Conversely, the output V 1  or V 2  of respective transistor 62 or 80, on lines 28, 30, goes low when a respective LED 60, 78 is forward biased and turns on transistor 62 or 80 (since the emitters are tied to ground at 110, 112). In view of the foregoing, if the data signal V 1  on line 28 goes low, computer 20 adjusts V fb  to raise V ref , while if the data signal V 2  on line 30 goes low, then V fb  is adjusted to reduce V ref  accordingly. This adjustment of V ref  toward V in  according to V fb  is an iterative process which proceeds until V ref  is within the &#34;error window&#34; set by bias circuits 51, 69, at which time V 1  and V 2  both go high. 
     As a result of the foregoing, when measuring a 6000 vdc supply, a circuit in practice of the invention may effectively present a load to the power supply under test of 300×10 15  ohms (6KV/20pA), while permitting comparative measurement using a conventional reference power supply 24 having a much lower impedance than the unknown voltage supply under test. There is minimal loading error when supply under test is measured, such that V m  accurately represents the value of V ref . 
     Computer 20 is programmed as set forth in Appendix A, having an operation as depicted in the flow chart of FIG. 3. In the preferred embodiment, computer 20 is an International Business Machine (IBM) AT compatible computer, amplifiers 48, 54, 72 and 92 are type LF156 high impedance JFET operational amplifiers, available from National Semiconductor. Optoisolators 61, 79 are conventional discrete infrared light emitting diodes and infrared sensitive phototransistors. The V ref  power supply 24 is a M/2195X type, available from K and M Electronics Inc., West Springfield, MA. 
     While specific embodiments of the invention have been set forth above, other embodiments are also within the spirit and scope of the present invention. For example, the present embodiment has a voltage range of 1000-6000 vdc, however other ranges are equally within the scope of the invention. Therefore, the foregoing description will be understood by way of illustration and not limitation. Therefore the scope of the invention is as set forth in the claims appended hereto.