Abstract:
In the present invention, analog voice information is sampled at a first sampling rate, during periods when voice information is to be transmitted at a frequency which provides a digitized voice rate equal to the transmission rate capability of the transmission channel. During periods when both voice and data are to be transmitted, the analog voice information is sampled at a second sampling rate less than the first sampling rate, thus allowing the merged voice and data information to have a total digitized transmission rate equal to the transmission rate capability of the transmission channel.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates to communication systems, and more specifically to a system capable of transmitting voice information and data information over a single pulse code modulation channel. 
     2. Description of the Prior Art 
     Systems employing pulse code modulation (PCM) are well-known in the prior art. For example, telephone communication systems often utilize pulse code modulation, in which an analog voice signal is converted to a series of binary pulses. Such telephone communication systems utilize a fixed sampling rate, commonly eight (8) kilohertz. By converting the sampled speech signal to an eight (8) bit word, the digitized speech is transmitted by pulse code modulation at 64 kilobits per second. Prior art speech transmission utilizes a fixed sampling rate, due to the fact that prior art filters utilize RC circuits to provide the filter characteristics. Utilizing fixed resistors and capacitors, the characteristics of prior art filters are also fixed. 
     Data transmission, such as from a computer or microprocessor, also utilizes a series of binary pulses. One common data transmission rate is 9.6 kilobits per second. 
     Prior art methods of transmitting both speech and data require either separate voice and data transmission channels, or a single channel of increased bandwidth capable of carrying both data and speech. Thus, for a voice transmission of 64 kilobits per second to be combined with a data transmission of 9.6 kilobits per second, a transmission channel capable of carrying 73.6 kilobits per second is required. In many instances this is not practical or possible. For example, standard PCM channels and equipment are designed to be capable of handling 64 kilobits per second, and it is not possible to transmit information in excess of this rate, without redesigning the receiving equipment. 
     SUMMARY OF THE INVENTION 
     This invention utilizes a unique technique, wherein a single voice channel capable of carrying 64 kilobits per second may be utilized to carry either voice information, data information, or a combination of voice information and data information. This is accomplished by utilizing a unique dual sample rate for the voice information involving a first sampling rate when only voice information is to be transmitted and a second, lower, sampling rate when both voice and data information is to be transmitted. 
     Thus in one embodiment a sampling rate of eight (8) kilohertz is used to provide a pulse code modulated voice signal of 64 kilobits per second during the interval when voice information is transmitted while during the periods when a combination of voice information and data information (or data information alone) is transmitted, a voice sampling rate of 6.8 kilohertz is utilized, resulting in a digitzed voice rate of 54.4 kilobits per second. This 54.4 kilobits per second voice rate allows the addition of data information, at a rate of 9.6 kilobits per second, thus allowing simultaneous voice information and data information transmission over a single 64 kilobits per second pulse code modulation voice channel. The reduction in voice bandwidth from 3.4 kilohertz to 2.9 kilohertz during data transmission periods does not degrade speech quality significantly, thus allowing transmission of high quality speech and data information simultaneously over a standard 64 Kilobit/sec telephone system. 
    
    
     BRIEF DESCRIPTION OF THE DRAWING 
     FIG. 1 is a block diagram of one embodiment of a circuit constructed in accordance with this invention. 
     FIG. 2a is a graphical representation of the relationship of data information and voice information in a single transmission frame. 
     FIG. 2b is a graphical representation of a synchronizing signal for use in accordance with this invention. 
     FIG. 2c is another representation of the relationship of data information and voice information in a single transmission frame. 
     FIG. 2d illustrates the relationship of a single data byte and a single voice byte to their component bits. 
     FIG. 2e shows the pulse code modulated voice information. 
     FIG. 2f shows continuous serial data information. 
     FIG. 3 is a block diagram of an alternative embodiment of the circuit of this invention as depicted in FIG. 1. 
     FIG. 4 is a block diagram of an alternative embodiment of the circuit of this invention as depicted in FIG. 3. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     A block diagram of a system capable of allowing simultaneous transmission of data information and voice information is shown in FIG. 1. During the periods of &#34;full voice&#34; operation, when voice information is transmitted without the simultaneous transmission of data information, a voice signal is input via lead 30 to pulse code modulator 8. Pulse code modulator, or &#34;encoder&#34;, 8 is comprised of filter 20, and analog-to-digital converter 21. A device which may be used as encoder 8 is manufactured by American Microsystems, Inc., and bears their device number S3501. The pulse code modulation output from encoder 8 is then connected to output lead 32, which is connected to the switching network via a PCM transmission channel (not shown). Switches 41 and 42 allow this pulse code modulated output from encoder 8 to be directly applied to output lead 32, therefore bypassing various components contained within voice/data combiner 10. Output lead 32 is connected to the PCM transmission channel (not shown). 
     Also, during the full voice operation, receiver lead 33 is connected via switch 40 and switch 43 to pulse code modulation decoder 9, comprising digital-to-analog converter 22 and filter 23. Decoder 9 may comprise an S3502, also manufactured by American Microsystems, Inc. The output signal from decoder 9 is applied via lens 36 to a suitable transducer device (not shown) to provide an audible output for human use. The sampling rate for encoding and decoding the voice signal during the full-voice mode is preferably 8 kilohertz, thus allowing the transmission of 8000 8-bit words per second over the standard 64 kilobit/sec PCM channel. 
     A synchronization (&#34;sync&#34;) signal is generated by the local switching network (not shown) in a well-known manner, and made available to voice/data combiner 10 via input line 31. In one preferred embodiment, this sync signal has a frequency of 400 hertz, and a 15% duty cycle. Other sync signals may be used as required for specific system performance. This sync signal is connected to phase lock loop 1 which locks on to the sync signal, and provides various clock references for controlling voice/data combiner 10, encoder 8 and decoder 9. 
     During the periods when both voice information and data information are to transmitted simultaneously (&#34;voice/data mode&#34;), switches 40, 41, 42, and 43 are opened, thus inserting various system elements in the path between encoder 8 and switch interface lead 32, and the path between switch interface lead 33 and decoder 9. During the reception of a voice/data signal, the PCM signal is received via switch interface lead 33. The serial data stream is fed to serial-to-parallel register 12, which provides an output 8 bits wide. A device which may be used as a serial-to-parallel register is the SN74164, manufactured by Texas Instruments, Inc. This parallel output signal from serial-to-parallel register 12 is connected to demultiplexor 18. Demultiplexor 18 is clocked by a signal made available from phase lock loop 1, such that during the reception of the data portion of the PCM input signal, the parallel output from register 12 is connected by demultiplexor 18 to receive-data-buffer 15, and during the reception of the voice portion of PCM input signal, the output from register 12 is connected by demultiplexor 18 to receive-voice-buffer 14. For the system described, the sync signal depicted in FIG. 2b is high during the first three (3) bytes, which are the data bytes. Thus, this 400 Hz, 15% duty cycle sync signal is used to control multiplexor 7 and demultiplexor 18 such that data information is transmitted and received during the first three (3) bytes of each frame, and analog information is transmitted and received during the remaining seventeen (17) bytes per frame. For a system where three 8-bit data bytes are transmitted per frame, receive-data-buffer 15 is a 3 word by 8 bit memory. Similarly, for a system where 17 8-bit voice bytes are transmitted in a single frame, receive voice buffer 14 is a 17 word by 8 bit memory. For the system employing 17 words per 2.5 msec frame during the voice/data mode, encoder 8 and decoder 9 operate at 6.8 KHz, resulting in a digitized voice rate of 54.4 kilobits/sec. 
     During the reception of a voice/data signal, each frame has a period of 2.5 mS, as shown in FIG. 2a. Since each frame contains 20 bytes, each byte is transmitted in 125 microseconds. Thus, an 8-bit byte is output from serial-to-parallel register 12 every 125 microseconds. Each data byte is clocked into data buffer 15 at the rate of one byte per 125 microseconds, although only 3 data bytes are input during each frame, as shown in FIG. 2c. Similarly, each voice byte is shifted into voice buffer 14 in 125 microseconds, although only 17 voice bytes are shifted per frame. A sync signal (shown in FIG. 2b), available from local switching equipment (not shown) has a frequency of 400 Hz and a 15% duty cycle. Thus the sync signal is high during the first three bytes of each frame, which corresponds to the data bytes, thus allowing multiplexor 7 and demultiplexor 18 to selectively interface with voice buffers 4 and 14, and data buffers 5 and 15, as required. Multiplexor 7 may comprise two SN74157 devices manufactured, for example, by Texas Instruments, Inc. and demultiplexor 18 may comprise two SN74LS244 devices, manufactured, for example, by Texas Instruments, Inc. 
     Each voice and data byte is comprised of 8 bits as shown in FIG. 2d. The data is shifted out of data buffer 15 at the rate of approximately 833 microseconds/byte, or three bytes per frame, thereby providing a continuous stream of data output, as shown in FIG. 2f. This 833 microseconds/byte clock signal, as well as all other clock signals used to control the various buffers, registers, multiplexors, demultiplexors, encoders and decoders are generated by phase lock loop 1 in a well-known manner. Phase lock loop uses the sync signal, as depicted in FIG. 2b, as a reference, thereby providing accurate clock signals for the operation of the system. This data output is connected through interface and control logic 6 to a data receiver (not shown) having a microprocessor interface 35 and a data I/O interface 34. Similarly, voice information is shifted out of voice buffer 14 at approximately 147  microseconds per byte, or 17 bytes per frame, via a parallel to-serial register 3 thus providing a continuous stream of voice information to decoder 9, as shown in FIG. 2e. This continuous stream is desired to provide high quality voice transmission. If, on the other hand, the voice sampling rate remains constant, and during the voice/data mode three (3) voice bytes are replaced by three (3) data bytes during each frame, three (3) voice bytes per frame will be lost, resulting in a noticeable degradation in quality of the transmitted voice signal. 
     In a similar fashion, voice information is received via lead 30 of encoder 8, for sampling at approximately 147 microseconds per byte during the voice/data mode. This information is fed to serial-to-parallel register 2, which converts the serial stream of bits from encoder 8 to a parallel stream of information, 8 bits wide. The parallel voice information from register 2 is clocked into transmit voice buffer 4 at approximately 147 microseconds per byte. Voice buffer 4 is a 17 word by 8 bit memory. Data information is received from a data terminal (not shown) through interface and control logic 6 to transmit data buffer 5, at approximately 833 microseconds per byte. Transmit data buffer 5 is a 3 word by 8 bit memory. Voice information and data information are clocked out of buffers 4 and 5 at 125 microseconds per byte. During the first 3 bytes per frame, data is clocked out of the data buffer, through multiplexor 7, and to parallel-to-serial register 13. During the remaining 17 bytes per frame, voice information is shifted out of voice buffer 4, through multiplexor 7 to parallel-to-serial register 13. Parallel-to-serial register 13 converts an 8 bit wide byte into a continuous stream of binary data which is connected to switch interface lead 32 and transmitted over a standard 64 kilobit/sec PCM channel. 
     This invention also includes a method of queuing each station in a communications network, such that each station is either in the full voice mode, or the voice/data mode, as required. When in the full voice mode, a unique audible or subaudible tone (or set of tones) is transmitted by a first station to each associated station in communication with the first station, over the same PCM transmission channel used to transmit voice and data information, in order to signal all associated stations to switch to the voice/data mode. With stations in the voice/data mode, the same or a different tone may be transmitted over the PCM channel by one station to signal all associated stations to switch to the full voice mode. Such a tone, or set of tones, is generated by tone generator 100, of well-known design, as shown in FIG. 1, and then applied to pulse code modulator 8. The transmitted tone is detected by the tone decoder 101 of the receiving voice/data combiner, and a signal applied to interface and control logic 6, which then causes the receiving voice/data combiner 10 to enter the voice/data mode. 
     Alternatively, a special binary word, or set of words, representative of a queuing tone, or set of tones, is transmitted by one station to signal a change from the voice/data mode to the full voice mode. Thus, FIG. 3 shows an alternative embodiment of the voice/data combiner 10 of the present invention. Those elements of the circuit of FIG. 3 common to the elements of the circuit of FIG. 1 are designated by the same reference numeral. In the alternative embodiment depicted in FIG. 3, the special binary word, or set of words, representing a queuing tone signals are stored in PCM form in a read only memory queuing ROM 110 in voice/data combiner 10, and applied to parallel-to-serial register 13 as needed to be transmitted as a voice signal, as controlled by interface and control logic 6. 
     In FIG. 4 which shows an alternative embodiment of the voice/data combiner 10 of FIGS. 1 and 3, those elements common to the circuits of FIGS. 1 and 3 are designated by the same reference numerals. In this alternative embodiment, a unique data word, or set of words, are stored in ROM 110 contained within the voice/data combiner 10, and transmitted as a data signal as required to signal a transition from the voice/data mode to the full voice mode. This data signal is decoded by interface and control logic 6, which then switches voice/data combiner 10 to the full voice mode. These alternative, binary queuing signals are also transmitted over the same PCM channel used to transmit voice and data information, thus eliminating the need for an additional, independent queuing channel. The binary queuing signals must be selected in a manner that is compatible with the sampling rate of the system. For example, if the binary queuing signal is to be transmitted as a voice signal, it must have the same format (i.e., same number of bits, and the same transmission rate) as the voice signals. In a similar manner, if the binary queuing signal is to be transmitted as a data signal, it must have the same format as a data signal. 
     The embodiments described in this specification are illustrative only. Many other embodiments are capable of being formed using the principles of this invention.