Abstract:
A circuit includes a series arrangement of capacitors and a balancing circuit coupled to the series arrangement of capacitors, the balancing circuit having drive circuits each coupled at a node in the series arrangement at which two of the capacitors are coupled in series. The drive circuit includes an output stage having switches arranged to either push or pull current from a drive circuit output depending on the state of the switches.

Description:
BACKGROUND 
     The useful lifetime of a capacitive power storage device is affected by the voltage level stored on the capacitor(s) of the device. If capacitors in a series circuit configuration are not voltage balanced, some may wear out sooner than others.  FIG. 1  shows a conventional circuit to balance (equalize) the voltage across capacitors C 1  and C 2  in series. 
     A disadvantage of this circuit is that resistor R B  has to be selected to provide significant current draw I B1  and I B2  in order to achieve acceptable voltage equalization. However, a small value for R B  causes larger power consumption. 
     Another disadvantage of this circuit is that the leakage current I L1  and I L2  of each capacitor is influenced by temperature, making it difficult to determine the difference between each capacitor&#39;s leakage current. Another disadvantage is that leakage current increases as the capacitors age, making the circuit less and less effective with time. Yet another disadvantage is that it takes a long time to balance the capacitor voltages. This reduces the useful life time of the capacitors especially in temperature environments. 
     A circuit such as the one described in co-assigned application no. US 20120224445 functions better than the passive voltage balance circuit of  FIG. 1 . However, there are drawbacks to such a circuit. For example, it is difficult to eliminate the side effects of “firmware halts” of the circuit in systems utilizing the capacitors for power, especially when balancing is underway. Second, it is difficult to balance multiple capacitors in series because the software of said systems typically executes step by step, instead of in parallel as the balancing hardware does. 
    
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
       In the drawings, the same reference numbers and acronyms identify elements or acts with the same or similar functionality for ease of understanding and convenience. To easily identify the discussion of any particular element or act, the most significant digit or digits in a reference number refer to the figure number in which that element is first introduced. 
         FIG. 1  is a diagram of a prior art circuit for balancing the voltages on capacitors arranged in series. 
         FIG. 2  is an improved balancing circuit for capacitors arranged in series. 
         FIG. 3  illustrates an embodiment of a drive circuit for the balancing circuit of  FIG. 2 . 
         FIG. 4  and  FIG. 5  illustrate, respectively, an alternate embodiment of a balancing circuit and a drive circuit for a series capacitor arrangement. 
     
    
    
     DETAILED DESCRIPTION 
     References to “one embodiment” or “an embodiment” do not necessarily refer to the same embodiment, although they may. Unless the context clearly requires otherwise, throughout the description and the claims, the words “comprise,” “comprising,” and the like are to be construed in an inclusive sense as opposed to an exclusive or exhaustive sense; that is to say, in the sense of “including, but not limited to.” Words using the singular or plural number also include the plural or singular number respectively, unless expressly limited to a single one or multiple ones. Additionally, the words “herein,” “above,” “below” and words of similar import, when used in this application, refer to this application as a whole and not to any particular portions of this application. When the claims use the word “or” in reference to a list of two or more items, that word covers all of the following interpretations of the word: any of the items in the list, all of the items in the list and any combination of the items in the list, unless expressly limited to one or the other. 
     “Logic” refers to machine memory circuits, machine readable media, and/or circuitry which by way of its material and/or material-energy configuration comprises control and/or procedural signals, and/or settings and values (such as resistance, impedance, capacitance, inductance, current/voltage ratings, etc.), that may be applied to influence the operation of a device. Magnetic media, electronic circuits, electrical and optical memory (both volatile and nonvolatile), and firmware are examples of logic. 
     Those skilled in the art will appreciate that logic may be distributed throughout one or more devices, and/or may be comprised of combinations memory, media, processing circuits and controllers, other circuits, and so on. Therefore, in the interest of clarity and correctness logic may not always be distinctly illustrated in drawings of devices and systems, although it is inherently present therein. 
     The techniques and procedures described herein may be implemented via logic distributed in one or more computing devices. The particular distribution and choice of logic is a design decision that will vary according to implementation. 
     DETAILED DESCRIPTION OF PARTICULAR EMBODIMENTS 
     Referring to  FIG. 2 , a resistor divided circuit  203  on node A divides the power supply output voltage VCC_CAP to form the reference voltage Vref. The voltage Vref is provided to the positive input of each of comparators  207 ,  209 . Vref is set by the resistors (n−1)R0, e.g. 200K, and R0, e.g. 50K, to (1/n)*VCC_CAP. 
     The resistor divided circuit  205  at node C, e.g. 300K/100K, divides the voltage Uc on capacitor C i  (e.g., 22 F) to form the voltage provided to the negative input of comparator  207 . A similar divider circuit may be located at each capacitor node in the series arrangement. The divided voltage value at node D is (1/i)*Vci, where Vci is the voltage on capacitor Ci. When i=1, the voltage provided to the negative input of the associated comparator via resistor R 1  (e.g., 100K) is Vc1. Not shown but potentially present are capacitors shunting each comparator input to ground, e.g. 1 nF. 
     There are n−1 comparators. The comparators compare the feedback voltage for C 1  to C n−1  with Vref. The drive circuits  212 ,  214  charge or discharge the voltage on C 1  to C n−1  according the signals sent out by the comparators  207 ,  209 . Consider the voltage on C i  as an example. V c  is the voltage on node C, V D  is the voltage on node D, and so on. The circuit will maintain:
 
 Vc =( i/n ) VCC _ CAP=i *Vref
 
     If Vc&lt;i*Vref, V D &lt;Vref. V F  will be high. Drive circuit  212  will output a positive current (source current) to charge the capacitors between node C and ground (C 1  . . . C i ). If V C &gt;i*Vref, drive circuit  212  will output negative current (sink) to discharge the capacitors between node C and ground (C 1  . . . C i ). 
     The leakage current of the capacitors doesn&#39;t influence the circuit&#39;s performance. The precision of the circuit is determined by the precision of the dividing resistors (R0 multiples) and their temperature characteristics. The power consumption of the circuit is mainly determined by the dividing resistors and is typically small (the divided resistors can be 100 KΩ), and by the comparators  207 ,  209 . 
     The switch  216  may be used to switch the output power of the circuit between primary power from an external system, and backup power from the capacitors C 1  . . . Ci in the event primary power fails or is disconnected. Circuits that may be powered from the backup power when primary power fails include, in one implementation, memory circuits  218 . 
     Referring to  FIG. 3 , when the comparator  212  outputs a high voltage, Q 33  is closed. Q 33  closed makes Q 32  open and Q 31  close. The voltage VCC_CAP causes source current through Q 31 , Q 34  and R 34  (e.g., 4.7 ohms). When the comparator  212  outputs low voltage, Q 33  is open. Q 33  open makes Q 31  open and Q 32  close. Vc discharges through R 36 , Q 32  and Q 35 . R 34  and Q 34  form a circuit to limit the output source current. R 35  (e.g., 4.7 ohms) and Q 35  form a circuit to limit the output sink current. D 31  and D 32  are zener and/or other components that prevent both Q 31  and Q 32  from closing at the same time during Q 33  switching. Examples for R 33  and R 36  are 100 KOhms for each. 
     The following balancing example applies to a series arrangement of five capacitors having a 10V total charge across the full series, and limited source current and sink currents of 150 mA. In this example C 1 =C 2  . . . =C 5 =22 F. At the beginning of the example, one capacitor (Ci) is unbalanced, with a voltage across its terminals equal to 2.5V. A balanced voltage on Ci of 2V is desired. 
     The current is limited to I=150 mA, so the time to balance the capacitor voltage is 
     
       
         
           
             t 
             = 
             
               
                 
                   C 
                   i 
                 
                 ⁢ 
                 
                   
                     Δ 
                     ⁢ 
                     
                         
                     
                     ⁢ 
                     
                       U 
                       ci 
                     
                   
                   I 
                 
               
               = 
               
                 
                   
                     22 
                     * 
                     0.5 
                   
                   0.15 
                 
                 = 
                 
                   74 
                   ⁢ 
                   
                       
                   
                   ⁢ 
                   
                     ( 
                     s 
                     ) 
                   
                 
               
             
           
         
       
     
     This example circuit will balance the series capacitor arrangement after approximately 74 seconds. This compares with the passive balancing of the circuit of  FIG. 1  which may take around three hours to complete. 
     A P-channel MOSFET or other switch may be used to shut off the power supply to the comparators in the drive circuits under certain conditions, for example while using the capacitors as a backup power source. When a primary power source (a power source that does not use power from the capacitors) is unavailable, active balancing of the capacitors may be suspended. In one implementation the power supply of the comparators  207 ,  209  is provided from a (primary) power supply external to a module that includes the capacitors C 1  . . . Ci. In other words, the capacitors C 1  . . . Ci, comparators  207 ,  209 , and drive circuits  212 ,  214  are part of a package with a modular interface to a larger system, which may be installed and removed from the larger system (host) as a pluggable module package. The primary supply is provided by the host into the module to power components such as volatile and nonvolatile memory, and is the same power supply that the capacitors are designed to replace as a backup power source when the primary supply fails or is disconnected from the module. Thus in one implementation, the comparators are powered from the primary power source from outside the module, and do not receive backup power from the capacitors when primary power fails, while other module components may receive backup power from the capacitors when primary power fails or in disconnected. 
     The drive circuits continually operate to charge and discharge each capacitor in the series capacitor arrangement to keep the capacitor voltages equal to one another within an acceptable tolerance. The balancing accuracy depends on the tolerance of the dividing resistors R 0  and on the comparator&#39;s operating parameters. One aspect of this design is that the switches in the drive circuits generate heat when they are operated. 
       FIG. 4-5  illustrate an implementation of a balancing circuit for a series capacitor arrangement in which two reference voltages are obtained by dividing the voltage Vcc_cap. Resistors R 62 , R 61 , and R 60  form a two-way voltage divider, creating two reference voltages Vref 1  and Vref 2  from Vcc-cap. For example, Vref 1 =(1+0.5%)*Vref and Vref 2 =(1−0.5%)*Vref, where Vref=Vcc_cap in this example. Let V be the voltage Ci. If V&gt;Vref 1 *i, comparator Cp 62  outputs a high voltage and comparator Cp 61  outputs a low voltage. Switch Q 71  opens and switch Q 72  closes to discharge the voltage of Ci. If V&lt;Vref 2 *i, comparator Cp 61  outputs a high voltage and comparator Cp 62  outputs a low voltage. Switch Q 71  closes and switch Q 72  opens to charge the voltage of capacitor C 1 . If Vref 2 *i&lt;V&lt;Vref 1 *i, then both comparator Cp 61  and comparator Cp 62  output low voltages and both switches Q 71  and Q 72  open. The voltage on capacitor C 1  remains unchanged. 
     Rx 2  is a current limited resistor, e.g. 100 Kohm. RD and RX form a voltage divider. RD is for example 100 Kohm. The value selected for Rx will typically vary with the node of the capacitor arrangement to which it is coupled. For node Ci, Rx=(i−1)*RD. Capacitances (e.g., 1 nF) may shunt each input of the comparators to ground. 
     The embodiment illustrated in  FIG. 4-5  utilizes twice the number of comparators as the embodiment illustrated in  FIG. 2-3 , but does not require the utilization of diodes. Although the illustrated embodiment uses resistors to limit current in the circuits, it would be understood by those skilled in the art that other current limiting circuits with perhaps more advantageous features as are known in the art may be used to provide a faster balancing of the circuits or other advantages (such as lower current consumption). The balancing circuits and in particular the switches in the embodiment illustrated in  FIG. 4-5  do not operate when an associated capacitor in the series capacitor arrangement is in balance. The switches do not switch as frequently as they do in the embodiment illustrated in  FIG. 2-3 , so that heat is less of a concern. 
     The resistors R 62 , R 61  and R 60  construct a circuit to generate Vref 1  and Vref 2 . Vref 1  is the maximum and Vref 2  is the minimum voltage for balancing the capacitors. If the voltage on any capacitor drifts outside this range, the drive circuits activate to balance the capacitors&#39; voltages. The range of Vref 1  and Vref 2  may be designed
 
Vref1=(1+ε %)VCC CAP   /N  
 
Vref2=(1−ε %)VCC CAP   /N  
 
Where ε % can be 0.5%, 1%, 2% according the tolerance setting of the circuit (as set by the resistors R 60 -R 62 ).
 
     Implementations and Alternatives 
     A circuit may be designed in which operational amplifiers (op amps) are utilized to balance the capacitor series arrangement directly. However, there are several disadvantages to this approach. Many op-amps do not have sink and source current capability, or if they do, such capability is limited. This makes it impractical to use many types of op amps to directly drive current into or sink current from the capacitors. Furthermore, op amps typically cannot deliver or sink current fast enough for many balancing applications or requirements, especially at higher temperatures. Op-amps would typically need to utilize a current-limiting resistor that would lower their efficiency as a source or sink of balancing current in many cases. Further still, using op-amps to directly balance the capacitors might require that the power supply for the op-amps be at least as high as the overall voltage across the series arrangement of capacitors, which might be a prohibitively high power supply voltage for many applications. 
     The techniques and procedures described herein may be implemented via logic distributed in one or more computing devices. The particular distribution and choice of logic is a design decision that will vary according to implementation. 
     Those having skill in the art will appreciate that there are various logic implementations by which processes and/or systems described herein can be effected (e.g., hardware, software, and/or firmware), and that the preferred vehicle will vary with the context in which the processes are deployed. “Software” refers to logic that may be readily readapted to different purposes (e.g. read/write volatile or nonvolatile memory or media). “Firmware” refers to logic embodied as read-only memories and/or media. Hardware refers to logic embodied as analog and/or digital circuits. If an implementer determines that speed and accuracy are paramount, the implementer may opt for a hardware and/or firmware vehicle; alternatively, if flexibility is paramount, the implementer may opt for a solely software implementation; or, yet again alternatively, the implementer may opt for some combination of hardware, software, and/or firmware. Hence, there are several possible vehicles by which the processes described herein may be effected, none of which is inherently superior to the other in that any vehicle to be utilized is a choice dependent upon the context in which the vehicle will be deployed and the specific concerns (e.g., speed, flexibility, or predictability) of the implementer, any of which may vary. Those skilled in the art will recognize that optical aspects of implementations may involve optically-oriented hardware, software, and or firmware. 
     The foregoing detailed description has set forth various embodiments of the devices and/or processes via the use of block diagrams, flowcharts, and/or examples. Insofar as such block diagrams, flowcharts, and/or examples contain one or more functions and/or operations, it will be understood as notorious by those within the art that each function and/or operation within such block diagrams, flowcharts, or examples can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or virtually any combination thereof. Several portions of the subject matter described herein may be implemented via Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), digital signal processors (DSPs), or other integrated formats. However, those skilled in the art will recognize that some aspects of the embodiments disclosed herein, in whole or in part, can be equivalently implemented in standard integrated circuits, as one or more computer programs running on one or more computers (e.g., as one or more programs running on one or more computer systems), as one or more programs running on one or more processors (e.g., as one or more programs running on one or more microprocessors), as firmware, or as virtually any combination thereof, and that designing the circuitry and/or writing the code for the software and/or firmware would be well within the skill of one of skill in the art in light of this disclosure. In addition, those skilled in the art will appreciate that the mechanisms of the subject matter described herein are capable of being distributed as a program product in a variety of forms, and that an illustrative embodiment of the subject matter described herein applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of a signal bearing media include, but are not limited to, the following: recordable type media such as floppy disks, hard disk drives, CD ROMs, digital tape, and computer memory. 
     In a general sense, those skilled in the art will recognize that the various aspects described herein which can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or any combination thereof can be viewed as being composed of various types of “circuitry.” Consequently, as used herein “circuitry” includes, but is not limited to, electrical circuitry having at least one discrete electrical circuit, electrical circuitry having at least one integrated circuit, electrical circuitry having at least one application specific integrated circuit, circuitry forming a general purpose computing device configured by a computer program (e.g., a general purpose computer configured by a computer program which at least partially carries out processes and/or devices described herein, or a microprocessor configured by a computer program which at least partially carries out processes and/or devices described herein), circuitry forming a memory device (e.g., forms of random access memory), and/or circuitry forming a communications device (e.g., a modem, communications switch, or optical-electrical equipment). 
     Those skilled in the art will recognize that it is common within the art to describe devices and/or processes in the fashion set forth herein, and thereafter use standard engineering practices to integrate such described devices and/or processes into larger systems. That is, at least a portion of the devices and/or processes described herein can be integrated into a network processing system via a reasonable amount of experimentation. 
     The foregoing described aspects depict different components contained within, or connected with, different other components. It is to be understood that such depicted architectures are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. In a conceptual sense, any arrangement of components to achieve the same functionality is effectively “associated” such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as “associated with” each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being “operably connected”, or “operably coupled”, to each other to achieve the desired functionality.