Abstract:
A digital camera with interchangeable displays having a built-in display device and an image output terminal for transmitting image signals to an external monitor device, characterised in that it has a plurality of means for processing the image, outputting a suitable image to the built-in display device or to the external monitor device by switching between the means for processing the image on the basis of prescribed signals.

Description:
[0001]    This is a Divisional Application of Ser. No. 09/008,607, filed Jan. 16, 1998. 
     
    
     
       BACKGROUND TO THE INVENTION  
         [0002]    1. Field of the Invention  
           [0003]    The present invention relates to a device for interchanging displays in a digital camera, and more precisely to a device for interchanging displays in a digital camera whereby the method of display changes between displaying the image with a built-in liquid crystal device and displaying it on a monitor device by linking the camera to the monitor device with the help of a video cable, and between when focusing and not focusing.  
           [0004]    2. Description of the Related Art  
           [0005]    Some digital cameras, in addition to having a small liquid crystal or other display device, have an image output terminal whereby image signals are fed to an external monitor device. With digital cameras, insofar as the image is being viewed on the liquid crystal display device, the screen is relatively small and it does not detract very much from the quality of the image even if it is displayed using an image signal which has been processed so as to cull a large number of pixels. However, this is not so if an image signal of this sort is used to display the image on a monitor device with a large screen.  
           [0006]    The situation is that especially where the image is processed by means of a microprocessor, it is possible to shorten the time required for processing in direct proportion to the number of pixels that are culled.  
           [0007]    Conventional digital cameras have made use of image signals from the same image processing circuit irrespective of whether the image is viewed on the liquid crystal display device built into the camera or on an external monitor device. Consequently, with a conventional digital camera where the image processing circuit of the camera is one which culls large numbers of pixels during image processing, the image has been rough and the quality defective when viewed on an external monitor device using a video cable. Conversely, if the image processing circuit of the camera does not cull large numbers of pixels, it takes a long time to process the image, so that there is a long interval between frames in the quasi-dynamic image displayed on the liquid crystal display device of the digital camera.  
           [0008]    Moreover, if the same tone is employed when displaying the image signal on a liquid crystal display device as when displaying it on an external monitor, it can become difficult to see the liquid display device, particularly when photographing in bright light outdoors.  
           [0009]    Furthermore, when adjusting the focus manually, the user does so while viewing the image displayed on the liquid crystal display. This can be problematic in that the extreme smallness of the display makes it difficult to decide whether or not it is in focus.  
         SUMMARY OF THE INVENTION  
         [0010]    With a view to solving the above mentioned problems, it is a first object of the present invention to provide a digital camera with interchangeable displays wherein large numbers of pixels are culled in processing the image signal which is output for display on the display device which is built into the camera, while a smaller number are culled in processing the image signal which is output for display on an external monitor device using a video cable.  
           [0011]    Moreover, it is a second object of the present invention to provide a digital camera with interchangeable displays wherein contrast is emphasized in processing the image signal which is output for display on the display device which is built into the camera, while reproduction of tone is emphasized in processing the image signal which is output for display on an external monitor device using a video cable.  
           [0012]    Furthermore, it is a third object of the present invention to provide a digital camera with interchangeable displays wherein during adjustment of the focus an image signal is output which is processed in such a manner that part of the image is enlarged.  
           [0013]    In order to attain the above mentioned objects, the present invention is a digital camera having a built-in display device and an image output terminal which transmits image signals to an external monitor device, and comprising means for changing the position of the focus, means for detecting the position of the focus, means for detecting whether or not the video cable has been inserted, means for changing the method of processing employed in the means for processing the image, and a method of feeding the output of the means for processing the image to the image output terminal.  
           [0014]    The above configuration permits the realization of a digital camera with interchangeable displays wherein large numbers of pixels are culled and the image signal is processed at high speed when it is being output for display on the display device which is built into the camera, while a smaller number of pixels are culled with higher image quality when processing the image signal which is output for display on an external monitor device using a video cable.  
           [0015]    Moreover, it permits the realization of a digital camera with interchangeable displays wherein contrast is emphasized in processing the image signal which is output for display on the display device which is built into the camera, while reproduction of tone is emphasized in processing the image signal which is output for display on an external monitor device using a video cable.  
           [0016]    Furthermore, it permits the realisation of a digital camera with interchangeable displays wherein during adjustment of the focus an image signal is output which is processed in such a manner that part of the image is enlarged. 
       
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0017]    [0017]FIG. 1 is a block diagram illustrating the first embodiment of the digital camera with interchangeable displays to which the present invention pertains;  
         [0018]    [0018]FIG. 2 is a diagram illustrating part of the color filter which is fitted to the surface of the CCD;  
         [0019]    [0019]FIG. 3 is a block diagram illustrating the first image processing circuit  10  depicted in FIG. 1;  
         [0020]    [0020]FIG. 4 is a block diagram illustrating the second image processing circuit  12  depicted in FIG. 1;  
         [0021]    [0021]FIG. 5 is a block diagram illustrating the progressive processing circuit  8  depicted in FIG. 1;  
         [0022]    [0022]FIG. 6 is a block diagram illustrating the second embodiment of the digital camera with interchangeable displays to which the present invention pertains;  
         [0023]    [0023]FIG. 7 is a block diagram illustrating the third image processing circuit  80  depicted in FIG. 6;  
         [0024]    [0024]FIG. 8 is a block diagram illustrating the fourth image processing circuit  82  depicted in FIG. 6;  
         [0025]    [0025]FIG. 9 is a diagram illustrating the input/output relationship of the gamma correction circuit  86 ;  
         [0026]    [0026]FIG. 10 is a diagram illustrating the input/output relationship of the gamma correction circuit  90 ;  
         [0027]    [0027]FIG. 11 is a block diagram illustrating the third embodiment of the digital camera with interchangeable displays to which the present invention pertains;  
         [0028]    [0028]FIG. 12 is a block diagram illustrating the fifth image processing circuit  90  depicted in FIG. 11;  
         [0029]    [0029]FIG. 13 is a block diagram illustrating the sixth image processing circuit  92  depicted in FIG. 11;  
         [0030]    [0030]FIG. 14 is a block diagram illustrating the color data area which is read by the image center read circuit  74  depicted in FIG. 13;  
         [0031]    [0031]FIG. 15 is a block diagram illustrating the fourth embodiment of the digital camera with interchangeable displays to which the present invention pertains;  
         [0032]    [0032]FIGS. 16A and 16B are waveform diagrams illustrating output signals from the circuit for generating horizontal timing  78  and the circuit for generating vertical timing  79 ; and  
         [0033]    [0033]FIG. 17A is color data in the memory, and FIG. 17B is a conceptual drawing of image signals displayed on the display device which is built into the camera, both in the fourth embodiment of the digital camera with interchangeable displays to which the present invention pertains. 
     
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS  
       [0034]    (Embodiment 1)  
         [0035]    [0035]FIG. 1 is a block diagram illustrating the first embodiment of the digital camera with interchangeable displays to which the present invention pertains, and depicts a device for changing the display mode by inserting or removing the video cable. In the device to which the present invention pertains, the image is displayed with rough picture quality at a higher number of frames per second (eg 6 frames/sec) on the display device of the camera itself, but at a lower number of frames per second (eg 4 frames/sec) and finer picture quality when the video cable is inserted and the image displayed on a television or other external monitor device  28 .  
         [0036]    In FIG. 1, means for capturing an image is composed of a lens  2  and a charge-coupled device (CCD)  4 . The CCD  4  has on its surface for the purpose of coloration, for instance, a color filter of the type illustrated in FIG. 2.  6  is an A/D converter,  8  is a progressive processing circuit which processes image signals without culling of pixel signals,  10  is a first processing circuit which culls large numbers of pixel signals,  12  is a second processing circuit which culls fewer pixel signals,  14  is a detector which detects whether the video cable has been inserted or not,  16  is the shutter button of the digital camera,  18  is a flip-flop,  20  is a CCD drive circuit,  22  is a D/A converter,  24  is a bit map memory which memorizes the image which has been captured,  26  is the display device which is located on the body of the camera and is preferably a liquid crystal display,  28  is a television or other display device,  30  is the video cable which connects the display device  28  to the digital camera, S 1   a  and S 1   b  are interlocking switches which change in accordance with the Q output of the flip-flop  18 , S 2   a  and S 2   b  are interlocking switches which change in accordance with the output from the detector  14  for detecting whether the video cable has been inserted or not, S 3  is a third switch which changes in accordance with the Q output of the flip-flop  18 , and S 4  is a fourth switch which change in accordance with whether the video cable  30  from the external monitor device  28  has been inserted or not, and constitutes the image output terminal.  
         [0037]    When the shutter button  16  is not being depressed, a low-level signal is output from the Q output of the flip-flop  18 , as a result of which the CCD drive circuit  20  counts the adjoining pixels of the CCD  4 . For example, it counts the magenta (Mg) and yellow (Ye) pixels above and below, and the green (G) and cyan (C) pixels above and below, outputting simplified image data in PD Mix mode, so to speak. The low-level signal from the Q output also causes the first interlocking switches S 1   a  and S 1   b  to be set in the positions denoted by the unbroken lines, while also causing the switch S 3  to assume the position denoted by the unbroken line.  
         [0038]    In a state where the shutter button is not being depressed, action differs between when the video cable  30  is removed and the switch S 4  is in the position denoted by the unbroken line (main body display mode), and when the video cable  30  is inserted and the switch S 4  is in the position denoted by the broken line (monitor display mode).  
         [0039]    In main body display mode, the video cable  30  is removed, and the detector  14  for detecting whether the video cable has been inserted or not detects this state. When it does so, it outputs a first signal (eg a high-level signal), and the interlocking switches S 2   a  and S 2   b  are set in the positions denoted by the unbroken lines. Consequently, the PDMix mode image signal obtained from the CCD  4  is fed by way of the A/D converter  6 , the first processing circuit  10  and the D/A converter  22  to the liquid crystal display  26  on the main body of the camera. As will be explained later, the first processing circuit  10  culls large numbers of pixel signals while processing the image, and so it is able to construct the image very quickly (eg at 6 frames/sec).  
         [0040]    In monitor display mode, the video cable  30  is inserted, and the detector  14  for detecting whether the video cable has been inserted or not detects this state. When it does so, it outputs a second signal (eg a low-level signal), and the interlocking switches S 2   a  and S 2   b  are set in the positions denoted by the broken lines. Consequently, the PDMix mode image signal obtained from the CCD  4  is fed by way of the A/D converter  6 , the second processing circuit  12  and the D/A converter  22  to the monitor display device  28 . As will be explained later, the second processing circuit  12  culls a relatively small number of pixel signals while processing the image, and so while it constructs the image slowly (eg at 4 frames/sec), the completed image is sharper than in the case of main body display mode.  
         [0041]    If the shutter button  16  is depressed, a set signal is input into the S input of the flip-flop  18 , and a high-level signal is output from the Q output of the same, as a result of which the CCD drive circuit  20  is set in progressive mode wherein it outputs all the pixels of the CCD  4  without modification. The high-level signal from the Q output also causes the first interlocking switches S 1   a  and S 1   b  to be set in the positions denoted by the broken lines, as also the switch S 3 . This means that the progressive mode video signal obtained from the CCD  4  is fed by way of the A/D converter  6 , the progressive processing circuit  8  and the D/A converter  22  to the memory  24 . In the progressive processing circuit  8 , one frame of image data is processed progressively and fed as bit map data to the memory  24 . When the progressive processing of one frame of image data is complete and all the pixel signals are memorized in the bit map memory  24 , the progressive processing circuit  8  inputs a re-set signal into the R input of the flip-flop  18 , and a low-level signal is output from the Q output of the same. As a result of this low-level signal, the CCD drive circuit  20  is set again in PDMix mode. Also as a result of the low-level signal from the Q output, the first interlocking switches S 1   a  and S 1   b  are set in the positions denoted by the unbroken lines, and the switch S 3  is returned to the position denoted in the same manner.  
         [0042]    If the video cable has been removed and the switch S 4  is in the position denoted by the unbroken line, namely if the device is in main body display mode, as has been explained above, frames are constructed quickly by the first processing circuit  10  and displayed on the liquid crystal display device  26  on the main body of the camera. Meanwhile, If the video cable has been inserted and the switch S 4  is in the position denoted by the broken line, namely if the device is in monitor display mode, as has been explained above, frames are constructed slowly by the second processing circuit  12  and displayed on the monitor display device  28 . Processing is slower, but the completed image is sharper than in the case of main body display mode.  
         [0043]    [0043]FIG. 3 is a block diagram illustrating the first image processing circuit  10  depicted in FIG. 1. In the drawing,  32  is a horizontal sampling circuit,  34  is a gamma correction circuit,  36  is an over-sampling circuit,  38  is a one pixel delay circuit,  40  is a one horizontal period delay circuit,  42  is a one pixel delay circuit,  44  is a subtracter,  46  is an adder,  48  is a subtracter,  50 ,  52  and  54  are each samplehold circuits,  56  is an RGB matrix, and  58  is a YUV matrix.  
         [0044]    The horizontal sampling circuit  32  samples the brightness signal Y with a 3 MHz clock. If pixel signals are being fed at 12 MHz, this means that one pixel in four is sampled, if there are 640 pixels in one horizontal period, 160 pixels are sampled. The degree of culling is determined by this horizontal sampling circuit  32 . Here it is a relatively large cull. Culled brightness signals pass through the gamma correction device  34  and are converted to 6 MHz in the over-sampling circuit  36 . The same rate of Y output is obtained as with the second processing circuit illustrated in FIG. 4 and described below.  
         [0045]    The sample-hold circuits  50 ,  52  and  54  sample and hold R-Y, Y and B-Y signals respectively with 1.5 MHz clocks. The R-Y, Y and B-Y signals are sampled and held, while R, G and B signals are constructed by the RGB matrix  56 , together with U and V signals by the YUV matrix.  
         [0046]    Compared with the second processing circuit  12  illustrated in FIG. 4 and described below, the first processing circuit  10  illustrated in FIG. 3 has a smaller number of gamma-corrected Y signals, while gamma correction of the LPF circuit in the circuit which processes color signals and the R, G and B color signals is omitted. This allows high-speed processing, and images are generated at 6 frames/sec, for instance.  
         [0047]    The first processing circuit illustrated in FIG. 3 is the circuit which operates during main body display mode, and generates six frames per second. As a result, it is possible to speed up the renewal rate of the liquid crystal display device  26  on the main body.  
         [0048]    [0048]FIG. 4 is a block diagram illustrating the second image processing circuit  12  depicted in FIG. 1. It differs from the first processing circuit illustrated in FIG. 3 in that the sampling frequency of horizontal sampling circuit  32 ′ is 6 MHz, while it also has a low-pass filter  60 , a pedestal generator  62 , an adder  64 , and gamma correction circuits  66 ,  68  and  70 . In all other respects it is configured in the same manner as depicted in FIG. 3, and a description will be omitted.  
         [0049]    The horizontal sampling circuit  32 ′ samples the brightness signal Y with a 6 MHz clock. The degree of culling is smaller than in the case of the horizontal sampling circuit  32 , and images are generated at the rate of four frames per second. Since the degree of culling is small, it is possible to construct a fine-grained image even on a large monitor screen.  
         [0050]    The provision of a low-pass filter  60  on the circuit which processes color makes it possible to suppress untrue colors at points where the brightness changes.  
         [0051]    The provision of a pedestal generator  62  and the addition of a pedestal signal to the brightness signal allows the construction of images with good reproduction of tone in dark areas.  
         [0052]    [0052]FIG. 5 is a block diagram illustrating a progressive processing circuit  8 . This differs from the second processing circuit  12  illustrated in FIG. 4 in that the circuit which processes the brightness signal has a low-pass filter  72  in place of the horizontal sampling circuit  32 ′, while the circuit which processes color has in addition a horizontal period delay circuit  74  and an adder  76 . Moreover, the delay circuit provided on the circuit which processes the B-Y signal is not the one horizontal period delay circuit  40  but the two horizontal periods delay circuit  40 ′, and the sampling frequency of the sample-hold circuits  50 ′,  52 ′ and  54 ′ is 3 MHz.  
         [0053]    Because there is no horizontal sampling circuit to sample brightness signals on the progressive circuit  8 , all the pixel signals are sampled, and it is therefore possible to feed image signals of the highest picture quality to the recorded image.  
         [0054]    (Embodiment 2)  
         [0055]    [0055]FIG. 6 is a block diagram illustrating the second embodiment of the digital camera with interchangeable displays to which the present invention pertains. In the device to which the present invention pertains, a third processing circuit  80  makes it possible to display an image which has been processed with emphasis on contrast in such a manner as to be easy to view outdoors on the display device  26  of the camera itself, while a fourth processing circuit  82  makes it possible to display an image which has been processed with emphasis on reproduction of tone in such a manner as to be easy to view when the video cable is inserted and the image is displayed on a television or other external monitor device  28 .  
         [0056]    In FIG. 6, 80 is the third processing circuit whereby the image is processed with emphasis on contrast, and  82  is the fourth processing circuit whereby it is processed with emphasis on reproduction of tone.  
         [0057]    When the shutter button  16  is not being depressed, a low-level signal is output from the Q output of the flip-flop  18 , as a result of which the first interlocking switches S 1   a  and S 1   b  are set in the positions denoted by the unbroken lines, while the switch S 3  also assumes the position denoted by the unbroken line.  
         [0058]    In a state where the shutter button is not being depressed, action differs between when the video cable  30  is removed and the switch S 4  is in the position denoted by the unbroken line (main body display mode), and when the video cable  30  is inserted and the switch S 4  is in the position denoted by the broken line (monitor display mode).  
         [0059]    In main body display mode, the video cable  30  is removed, and the detector  14  for detecting whether the video cable has been inserted or not detects this state. When it does so, it outputs a first signal (eg a high-level signal), and the interlocking switches S 2   a  and S 2   b  are set in the positions denoted by the unbroken lines. Consequently, the signal obtained from the CCD  4  is fed by way of the A/D converter  6 , the third processing circuit  80  and the D/A converter  22  to the liquid crystal display  26  on the main body of the camera. As will be explained later, the third processing circuit  80  lays emphasis on contrast while processing the image, and so it is able to display the image in such a manner as to be easy to view outdoors on the liquid crystal display device.  
         [0060]    In monitor display mode, the video cable  30  is inserted, and the detector  14  for detecting whether the video cable has been inserted or not detects this state. When it does so, it outputs a second signal (eg a low-level signal), and the interlocking switches S 2   a  and S 2   b  are set in the positions denoted by the broken lines. Consequently, the signal obtained from the CCD  4  is fed by way of the A/D converter  6 , the fourth processing circuit  82  and the D/A converter  22  to the monitor display device  28 . As will be explained later, the fourth processing circuit  82  processes the image with good reproduction of tone. This means that if viewed outdoors the contrast is poorer than in the main body display mode, but this presents no problem because it is highly unlikely that images will be captured outdoors with the video cable inserted.  
         [0061]    [0061]FIGS. 7 and 8 are block diagrams illustrating respectively the third image processing circuit  80  and the fourth image processing circuit  82 . In the drawings,  84  and  88  are constants which are added to the brightness signal,  86  and  90  are gamma correction circuits, and  92  is a shade signal processing circuit. In the third processing circuit  80 , as the drawing shows, a constant  1  is added in the adder  64 , while a constant  2  is added in the fourth processing circuit  82 .  
         [0062]    For the constant  2 , a value is chosen which will allow tone reproduction in dark areas to improve. However, in this case even those parts where the image is dark come to have a brightness value greater than the constant  2 , and the brightness ratio between the bright and dark areas decreases. In other words, the contrast decreases, and the image becomes difficult to see, particularly when viewed on the built-in liquid crystal display device in bright light outdoors.  
         [0063]    For the constant  1 , a value smaller than that of the constant  2  is chosen. In this manner it is possible to obtain an image with a large amount of contrast, which is easy to see when viewed outdoors on a liquid crystal screen.  
         [0064]    As may also be seen from FIGS. 7 and 8, the method of gamma correction processing differs between the third processing circuit  80  and the fourth processing circuit  82 . Gamma correction processing circuits comprise look-up tables.  
         [0065]    If the input of the look-up table is x and the output y, a look-up table for gamma correction should normally produce a relationship y=x γ . Supposing the relationship between the input and output of the look-up tables for gamma correction in FIGS. 4 and 5 is y=x γ1  and y=X γ2  respectively, constructing a look-up table to yield the relationship γ1&gt;γ2 will allow an image with a greater degree of contrast to be obtained in the third processing circuit than in the fourth processing circuit.  
         [0066]    [0066]FIGS. 9 and 10 are drawings illustrating the input/output relationships of the gamma correction circuits  44  and  46  in FIGS. 7 and 8 respectively. In the table in FIG. 9, y =x, while in the table in FIG. 10, y=x 0.45 . This is an example of where γ1=1, γ2=0.45 as above. Where γ1=1 is selected as in FIG. 9, there is no particular reason to use a look-up table, and the circuit can be omitted.  
         [0067]    (Embodiment 3)  
         [0068]    [0068]FIG. 11 is a block diagram illustrating the third embodiment of the digital camera with interchangeable displays to which the present invention pertains, and depicts a device for changing the display based on the results of detecting the position of the focus. In the device to which the present invention pertains, an image processed in the normal manner is displayed if the position of the focus is at infinity, whereas an enlarged image is displayed if the position of the focus is not at infinity.  
         [0069]    In FIG. 11, means for capturing an image is composed of a lens  2  and a charge-coupled device (CCD)  4 .  6  is an A/D converter,  94  is a memory which temporarily stores the output of the CCD after A/D conversion,  90  is a fifth image processing circuit whereby signals of the normal scaling ratio are processed,  92  is a sixth processing circuit whereby zoom (enlarged) signal processing is implemented,  96  is a device for detecting the position of the focus,  22  is a D/A converter,  24  is a memory which memorizes the image which has been captured,  45  is an AND circuit,  46  is a NOT circuit,  26  is the display device attached to the main body of the camera, preferably a liquid crystal display device, S 1   a  and S 1   b  are first interlocking switches which change according to the Q output of the flip-flop  18 , S 2   a  and S 2   b  are second interlocking switches which change according to the output of the means  96  of detecting the position of the focus and the shutter button  16 , S 3  is a third switch which changes according to the Q output of the flip-flop  18 , and S 4  is a fourth switch which changes according to whether the video cable  30  from the monitor display device  28  is inserted or not, and constitutes the image output terminal.  
         [0070]    When the shutter button  16  is not being depressed, a low-level signal is output from the Q output of the flip-flop  18 , and the output of the means  96  of detecting the position of the focus is output without any modification from the AND circuit  45 . In this case, the switches S 1  are set in the positions denoted by the unbroken lines.  
         [0071]    The CCD  4  in the present embodiment has, for instance, a color filter of the type shown in FIG. 2 on its surface. The number of pixels is 640 horizontal ′480 vertical, and a color signal output of 640 horizontal ′240 vertical is obtained as a result of PDMix mode reading. The color signal is quantified in the A/D conversion circuit  6  and stored temporarily in the memory  94 . The color signal which is stored in the memory  94  is processed differently depending on whether in the state wherein the shutter button has not been released (ie while the user is adjusting the angle of the picture and the focus) the focal distance is infinity or not. The explanation which follows assumes that the shutter button has not been released.  
         [0072]    [0072]FIG. 12 is a block diagram illustrating the fifth image processing circuit  90  depicted in FIG. 11. In the drawing,  72  is an LPF,  85  is a horizontal sub-sampling circuit,  38  and  42  are one pixel delay circuits,  40  is a one horizontal period delay circuit,  44  and  48  are subtracters,  46  is an adder,  56  is an RGB matrix calculation circuit, and  58  is a YUV matrix calculation circuit.  
         [0073]    The input color signal with 640 pixels horizontally and 240 vertically has 340 horizontal pixels sampled in the horizontal sampling circuit  85 , as a result of which a Y/C output of 340 horizontal ′ 240 vertical is obtained. The Y/C signal is converted to an analog signal in the D/A converter  22  and displayed on the built-in display device  26 . The output obtained here is an image signal of the whole valid image area of the CCD (it has not been subject to zoom processing).  
         [0074]    If the focal distance is not set at infinity, the means  96  of detecting the position of the focus outputs, for instance, a high-level signal, as a result of which the interlocking switches S 2   a  and S 2   b  are set in the positions denoted by the unbroken lines.  
         [0075]    [0075]FIG. 13 is a block diagram illustrating the sixth image processing circuit  92  depicted in FIG. 11. In the drawing,  74  is an image center read circuit, and  76  is a vertical interpolation circuit.  
         [0076]    [0076]FIG. 14 illustrates the area which is read by the image center read circuit  20 . A color signal of 320 pixels horizontal ′120 vertical of the part denoted in the drawing by shading is read from the memory, and after Y/C signal processing, vertical interpolation is implemented by lining the same signal up twice or by some other method, as a result of which a Y/C output of 340 pixels horizontal ′240 vertical is obtained. The Y/C signal is converted to an analog signal in the D/A conversion circuit  22 , and displayed on the in-built display device  26 .  
         [0077]    The output obtained here is an image signal with the center part of the valid image area of the CCD enlarged. Since there is no horizontal sampling in the fifth image processing circuit  90 , it is possible to display a more detailed image than if the output of the fifth image processing circuit  90  were simply enlarged. Consequently, it makes it easy to adjust the focus manually while viewing the in-built display device.  
         [0078]    The above is the action when the shutter button has not been released. If the shutter button is released, a high-level signal is output from the flip-flop, the switches S 1   a  and S 1   b  are set in the positions denoted by the broken lines, and the image signal processed in the progressive processing circuit is memorized in the memory  24 .  
         [0079]    (Embodiment 4)  
         [0080]    In Embodiment 3, an enlarged image is displayed over all the in-built display device while the focus is being adjusted. This suffers from the defect that it becomes difficult to adjust the angle of the picture. FIG. 15 illustrates a fourth embodiment of the present invention in which this has been improved. In FIG. 15, 78 is a circuit for generating horizontal timing, and  79  is a circuit for generating vertical timing, while  47  and  48  are AND circuits.  
         [0081]    In this embodiment, if the shutter button has not been released and the focal distance is not set at infinity, only the high-level portions of the signals forming the output of the circuit for generating horizontal timing  30  and the circuit for generating vertical timing  31  are enlarged and displayed.  
         [0082]    [0082]FIG. 16( a ) and ( b ) are examples of output signals from the circuit for generating horizontal timing  78  and the circuit for generating vertical timing  79  respectively, while FIG. 17( a ) and ( b ) are color data in the memory, and a conceptual drawing of image signals displayed on the built-in display device respectively.  
         [0083]    In the example illustrated in FIGS. 16 and 17, an image output is obtained in which only the center part of the screen, amounting to one half in both the horizontal and vertical directions, is enlarged and processed. This makes it possible to adjust the focus manually while viewing the center part of the image, and to adjust the angle while viewing the peripheral part of the image.  
         [0084]    It remains to point out that in the first embodiment the first processing circuit  10 , second processing circuit  12 , progressive processing circuit  8  and other circuits may be constituted using a microcomputer. In this case, signal processing is implemented by the processor, so that it is possible to decrease the frequency of calculation for signal processing and increase the processing speed the greater the degree of culling.  
         [0085]    Moreover, the second embodiment was described in such a manner that both the constant values and the gamma correction circuit were changed, but it is possible to change just one of them.  
         [0086]    Furthermore, the first, second, third and fourth embodiments have been described in such a manner that the first processing circuit  10 , second processing circuit  12 , third processing circuit  80 , fourth processing circuit  82 , fifth processing circuit  90 , sixth processing circuit  92  and progressive processing circuit  8  are all constituted separately, but it is possible for the first processing circuit  10 , second processing circuit  12 , third processing circuit  80 , fourth processing circuit  82 , fifth processing circuit  90 , sixth processing circuit  92  and progressive processing circuit  8  to be constituted as one circuit by changing clock frequencies and providing a switch arrangement whereby additional circuits can be attached and detached.  
         [0087]    Finally, the first, second, third and fourth embodiments have been described in such a manner that the second interlocking switches S 2   a  and S 2   b  have been changed in accordance with the output from the detector  14  which detects whether the video cable has been inserted or not, or from the device  96  for detecting the position of the focus, but this can be implemented manually or by other means.