Abstract:
A method and apparatus for correlating the identities of hardware devices, such as processors or memory controllers, between a local operating system and a global management entity is described. In an embodiment a fault message including a local identifier of a faulting device is received from an operating system. A global identifier of the faulting device is determined that is different from the local identifier. An appropriate replacement device is then selected based on the global identifier of the faulting device, and the selected replacement device is mapped to the faulting device.

Description:
CROSS-REFERENCES TO RELATED APPLICATIONS 
     This application is a continuation of, and claims priority to, U.S. patent application Ser. No. 11/675,261, filed Feb. 15, 2007, which is incorporated herein by reference. This application is also related to U.S. patent application Ser. No. 11/675,272, filed on Feb. 15, 2007, U.S. patent application Ser. No. 11/675,290, filed on Feb. 15, 2007, and U.S. patent application Ser. No. 11/675,243, filed on Feb. 15, 2007, which are incorporated herein by reference. 
    
    
     BACKGROUND 
     A microprocessor is an electronic device capable of performing the processing and control functions for computing devices such as desktop computers, laptop computers, server computers, cell phones, laser printers, and so on. Conventionally, a microprocessor comprises a small plastic or ceramic package that contains and protects a small piece of semiconductor material that includes a complex integrated circuit. Leads connected to the integrated circuit are attached to pins that protrude from the package allowing the integrated circuit to be connected to other electronic devices and circuits. Microprocessors are usually plugged into or otherwise attached to a circuit board containing other electronic devices. 
     While a microprocessor integrated circuit may include only one computing unit, i.e., one processor, it is possible to include multiple processors in a microprocessor integrated circuit. The multiple processors, which are often referred to as “cores,” are included in the same piece of semiconductor material and connected to the microprocessor package pins. Having multiple cores increases the computing capability of the microprocessor. For example, a microprocessor with four cores can provide almost the same amount of computing capability as four single-core microprocessors. 
     There has been an increase in the use of multiple microprocessors and multiple-core microprocessors in traditional computing devices. Traditional computing devices are capable of running only one instance of an operating system. Even traditional computing devices that contain multiple-core microprocessors, multiple microprocessors, or multiple multiple-core microprocessors are only capable of running one instance of an operating system. Still, harnessing the increased computing capability that multiple-core microprocessors provide allows computing functions, which were previously executed by multiple computing devices, to be executed with fewer computing devices. 
     For example, a server is a computing device connected to a network that provides a service or set of services to other entities connected to the network. A server comprising 32 traditional computing devices, i.e., a 32 way server, may be comprised of eight microprocessors, each having four cores. Taking the concept one step further, if each individual core is eight times more capable than one of the 32 computing devices, the 32-way server&#39;s capabilities can be provided by the four core microprocessor. A clear advantage of such a four core server is that computing resource redundancy is more affordable than that provided by traditional servers. In addition, reducing the number of microprocessors reduces the cost of the server, the amount of energy used to power the server, and the amount of maintenance the server requires. 
     It is possible to use “partitions” to take greater advantage of the computing capabilities of multiple-core microprocessors A partition is an electrically isolatable set of electronic devices, e.g., processors, memory, etc., within a computing device that can run an independent instance of an operating system, i.e., a local operating system. A partitionable computing device is a computing device that can be divided into partitions and thus is able to run multiple local operating systems. A partitionable server is a server that is a partitionable computing device and thus able to run multiple local operating systems. A partition of a partitionable server may also be referred to as a “logical server.” That is, to other entities on a network a logical server appears to be a stand-alone server, even though it is not. It also possible to assemble a plurality of servers, logical or otherwise, into a “server cluster.” A server cluster is a plurality of servers that behave as a unit to provide a service or set of services. 
     The advantages of using multiple-core microprocessors is driving a trend toward “server consolidation.” Server consolidation is the process of replacing multiple servers, for example in a server cluster, with fewer servers, e.g., one server. A server that replaces multiple servers may contain computing capability that equals or exceeds the capabilities of the multiple servers. While reducing costs, energy, and maintenance, server consolidation has the effect of putting all of one&#39;s eggs into one basket. Server consolidation may increase the impact of a server failure. For example, if multiple applications, which used to run on multiple servers, are all run on the same server, and that server fails, the impact is likely to affect all of the applications. In the worst case, this means application downtime. To guard against such an impact, many high end servers, i.e., servers with a large amount of computing capability, apply a portion of their capabilities to reliability features. 
     One such reliability feature is “failover” capability. Failover is the ability of a first entity to pass the information the first entity contains onto a second similar entity preferably before the first entity completely fails. Techniques have been developed for traditional servers, i.e., servers based on traditional computing devices, to perform failover in a controlled and orderly fashion to ensure that no data is lost and no ongoing processes are interrupted during the transition from the failing server to the replacement server. 
     In order to create multiple-core microprocessor servers that are as robust and reliable as traditional servers, similar techniques that operate at the processor level are useful. 
     SUMMARY 
     This summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This summary is not intended to identify key features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter. 
     Methods and apparatus for correlating the identities of hardware devices, such as the processors and memory controllers of multiple-core microprocessors, between a local operating system and global management entity is disclosed. 
     When an operating system detects a faulting device, the operating system generates a fault message and transmits the fault message to a management entity. The management entity determines the identity of the faulting device based on the fault message, selects an appropriate replacement device, and changes a routing table to map the identity of the replacement device to the identity of the faulting device. The management entity then transmits the global identity of the replacement device to the operating system and the operating system correlates the local identity of the replacement device with the global identity of the replacement device. 
    
    
     
       DESCRIPTION OF THE DRAWINGS 
         FIG. 1  is a block diagram of an example of a computing device capable of supporting partition unit replacement in accordance with one or more embodiments. 
         FIG. 2  is a block diagram of an example partition containing a plurality of partition units, one of which is unassociated, in accordance with one or more embodiments. 
         FIG. 3  is a block diagram of the example partition illustrated in  FIG. 2  reconfigured to include the previously unassociated partition unit in accordance with one or more embodiments. 
         FIG. 4  is a functional flow diagram illustrating an example process for replacing a processor in accordance with one or more embodiments. 
         FIG. 5  is a functional flow diagram illustrating an example process for replacing a memory unit, i.e., memory controller and memory blocks, in accordance with one or more embodiments. 
     
    
    
     DETAILED DESCRIPTION 
     A server is a computing device connected to a network that provides a service or set of services to other entities, e.g., computing devices, connected to the network. For example, a web page server provides a service that returns web pages in response to web page requests. Other exemplary servers are an email server that returns email messages for particular users, a video server that returns video clips from a video archive, etc. An exemplary server contains a microprocessor, a memory controller, and memory blocks controlled by the memory controller. The memory controller and the memory blocks controlled by the memory controller are often referred to as a unit, i.e., a memory unit. Servers may also contain additional microprocessors, memory controllers, memory blocks, and other electronic devices such as interrupt processors. Hence, servers containing only a microprocessor and memory unit should be construed as exemplary and not limiting. 
     As with many types of computing devices, the operation of a server is controlled by a software program called an operating system. Traditional computing devices are capable of running only one instance of an operating system. Hence a traditional server, i.e., a server based on a traditional computing device or traditional computing devices, executes the instructions contained in a copy of the operating system, i.e., an instance of the operating system. For example, a server comprising 32 traditional computing devices, i.e., a 32 way server, may be comprised of eight microprocessors, each having four cores and yet run one operating system. Reducing the number of microprocessors reduces the cost of the server, the amount of energy u to power the server, and the amount of maintenance the server requires. 
     Partitions make it possible to take even greater advantage of the computing capabilities of multiple-core microprocessors A partition is an electrically isolatable set of electronic devices, e.g., processors, memory, etc., within a computing device that can run an independent instance of an operating system, i.e., a local operating system. A partitionable computing device is a computing device that can be divided into partitions and thus is able to run multiple local operating systems. A partitionable server is a server that is a partitionable computing device and thus able to run multiple local operating systems. A partition of a partitionable server may also be referred to as a “logical server.” Hence, one partitionable server may contain multiple logical servers. A plurality of servers, logical or otherwise, may be assembled into a “server cluster” that behaves as a unit to provide a service or set of services. 
     Preferably, partitioning is dynamic. That is, partition units are assigned to, or removed from, partitions with little or no impact on the services the server provides. A server that is capable of being partitioned is a partitionable server. A server system, i.e., system, comprising partitionable servers is a partitionable system. A partitionable system provides flexibility in the number and configuration of partition units and electronic devices assigned to a partition and makes it easier and more cost-effective to support “server consolidation.” 
     Server consolidation is the process of replacing multiple servers with fewer servers or perhaps even only one server. An exemplary server that is the result of a server consolidation may contain computing capability that equals or exceeds the capabilities of the multiple servers that the server replaces. Server consolidation may increase the impact of a server failure. For example, imagine multiple applications that used to run on the multiple servers are all run on the one server. If the server fails, the impact is likely to affect all of the applications and even cause application downtime. 
     Traditional servers guard against such an impact by applying a portion of the servers&#39; computing capability to reliability features such as “failover” capability. Techniques have been developed for traditional servers to perform failover in a controlled and orderly fashion to ensure that no data is lost and no ongoing processes are interrupted during the transition from the failing server to the replacement server. Since traditional servers connect to each other through a network and are thus not tightly tied together, work is broken into small pieces and shared across the servers, i.e., packetized. This makes it easy to replace a failing server since the failing server&#39;s work packets can be re-routed during failover. Notice that in order to implement failover, there must be more than one traditional server available. That is, a failing traditional server needs another similar traditional server able to accept data from the failing traditional server. 
     Since a partitionable server may contain multiple logical servers, which can communicate more easily than traditional servers tied together by a network, a partitionable server has the potential to provide reliability more easily and cost-effectively than a group of traditional servers. Processes for controlled and orderly failover that operate using the partitions in a partitionable server help realize the reliability partitionable servers can provide. 
     It is impractical to make partitionable servers more reliable by notifying each of the high-level software applications when a failover is implemented. To enable high-level software applications to respond to such a notification would require that the computer code for each application be modified to adapt to the failover. Even notifying applications would probably not be enough to provide failover without a mechanism to replace a portion of a running server. Instead, it is more practical and advantageous to involve only the lowest level software in the failover and allow the upper level software, e.g., applications, to behave as though no hardware change has happened. 
     An implementation of an orderly, low-level, partitionable server failover involves a global management entity and one or more local operating systems. Examples of a global management entity are a service processor (SP) and a baseboard management controller (BMC). An SP is a specialized microprocessor or microcontroller that manages electronic devices attached to a circuit board or motherboard, such as memory controllers and microprocessors. A BMC is also a specialized microcontroller embedded on a motherboard. In addition to managing electronic devices, a BMC monitors the input from sensors built into a computing system to report on and/or respond to parameters such as temperature, cooling fan speeds, power mode, operating system status, etc. Other electronic devices may fulfill the role of a global management entity. Hence, the use of an SP or BMC as a global management entity should be construed as exemplary and not limiting. 
     A local operating system is an instance of an operating system that runs on one partition. Partition units are assigned to a specific partition to ensure that the devices in the partition unit cannot be shared with devices in other partitions, ensuring that a failure will be isolated to a single partition. Such a partition unit may indicate which physical addresses are serviced by a given memory controller and, thereby, map the physical memory addresses to the memory controller and to the physical partition unit containing the memory controller. More than one partition unit may be used to boot and operate a partition. Unused or failing partition units may be electrically isolated. Electrically isolating partition units is similar to removing a server from a group of traditional servers with the advantage that partition units may be dynamically reassigned to different partitions. 
     In the foregoing discussion, unless otherwise noted, a partition unit comprises a single core and a single memory unit. However, partition units may comprise more than one core, memory unit, interrupt processor, and/or other devices that provide computing services and/or support. Hence, the use of partition units comprising a core and a memory controller should be construed as exemplary and not limiting. Managing, e.g., adding or replacing, the partition units in a partitionable server allows a failover to be performed in a controlled and orderly fashion to ensure that the partitionable server is as robust and reliable as traditional servers. 
     An exemplary computing device  100  for implementing a partitionable server capable of supporting partitions and partition unit addition and/or replacement is illustrated in block diagram form in  FIG. 1 . The exemplary computing device  100  shown in  FIG. 1  comprises a service processor (SP)  102  that is connected to a memory that stores SP firmware  104  and a routing table  106 . The computing device  100  also comprises processor A  108  connected to memory unit A  110 , processor B  112  connected to memory unit B  114 , processor C  116  connected to memory unit C  118 , and processor D  120  connected to memory unit D  122 . Each of the processors  108 ,  112 ,  116 , and  120  contains four cores designated  0 ,  1 ,  2 , and  3 . The SP  102 , which is controlled by the SP firmware  104 , uses routing table  106  to manage the processors  108 ,  112 ,  126 ,  120  and memory units  110 ,  114 ,  118 , and  122 . Computing device  100  also comprises I/O (input/output) circuitry  124 , mass storage circuitry  126 , communication circuitry  128 , environmental circuitry  130 , and a power supply  132 . The computing device  100  uses the I/O circuitry  124  to communicate with I/O devices. The computing device  100  uses the mass storage circuitry  126  to interact with internally and externally connected mass storage devices. The computing device  100  uses the communication circuitry  128  to communicate with external devices, usually over networks. The computing device  100  uses the environmental circuitry  130  to control environmental devices such as cooling fans, heat sensors, humidity sensors, etc. The power supply  132  powers the computing device  100 . If, for example, SP  102  is replaced by a BMC, the BMC may communicate with and control the environmental circuitry  130  and the power supply  132  more precisely. 
     In  FIG. 1 , which illustrates an exemplary computing device for implementing a partitionable server, an exemplary partition unit may be formed from processor A  108  and memory block A  110 , which is connected to processor A  108 . Similarly, three more exemplary partition units may be formed from processor B  112  and memory block B  114 ; processor C  116  and memory block C  122 ; and processor D  120  and memory block D  122 . The four exemplary partition units may form an exemplary partition that may be managed by SP  102 .  FIGS. 2 and 3  illustrate, in diagrammatic form, an exemplary partition similar the partition of  FIG. 1  and having partition units similar to the partition units formed from the processors and memory blocks shown in  FIG. 1 . 
     The replacement of partition units may be understood by comparing the block diagram shown in  FIG. 2  to the block diagram shown in  FIG. 3 . Both of the block diagrams shown in  FIG. 2  and  FIG. 3  include the same four partition units. Each of the partition units comprises a processor and a memory unit: processor A  202 , connected to memory unit  204 ; processor B  206 , connected to memory unit  208 ; processor C  210 , connected to memory unit  212 ; and processor D  214 , connected to memory unit  216 . While the block diagrams in both  FIG. 2  and  FIG. 3  illustrate the same four partition units, the partition  200   a  shown in  FIG. 2  comprises a different set of partition units when compared to the partition  200   b  shown in  FIG. 3 . 
     The partition  200   a  illustrated in  FIG. 2  comprises: the processor A  202  connected to memory unit  204 ; the processor B  206  connected to memory unit  208 ; and processor C  210  connected to memory unit  212 . In  FIG. 2  the partition unit comprising the processor D  214  connected to the memory unit  216  is not included in partition  200   a . In contrast to the partition  200   a  shown in  FIG. 2 , the partition  200   b  shown in  FIG. 3  has been changed to comprise a different set of partition units, i.e., a different set of processors and memory units. The partition  200   b  shown in  FIG. 3  comprises: the processor B  206  and memory unit  208 ; the processor C  210  and memory unit  212 ; and the processor D  214  and memory unit  216 . In  FIG. 3 , the partition unit comprising the processor A  202  and the memory unit A  204  is not included in the partition  200   b , whereas the partition unit comprising the processor D  214  and the memory unit  216  is included in partition  200   a  shown in  FIG. 2 . In effect, the partition unit comprising the processor D  214  and the memory unit  216  replaces the partition unit comprising the processor A  202  and memory unit  204 . Such a replacement would be desirable if, for example, the processor A  202  and/or memory unit  204  were failing. 
     Replacing a partition unit involves identifying the hardware devices that require replacement and the replacement hardware devices. It is common for a processor, such as processor A  202 , to have an Advanced Programmable Interrupt Controller ID (APIC ID) identifying the processor; and for a memory unit, such as memory unit  204 , to have a physical address identifying the memory unit. Within a partition&#39;s local operating system, such as partition  200   a &#39;s local operating system, a processor&#39;s APIC ID is uniquely identifies the processor. Similarly, within a partition&#39;s local operating system, a memory unit&#39;s physical address uniquely identifies the memory unit. 
     A computing device, such as computing device  100 , shown in  FIG. 1 , may include a plurality of partitions. Each partition in the plurality of partitions runs a local operating system having a local view of the partition. The global management entity, such as SP  102 , maintains a global namespace containing identifiers that uniquely identify each of the partitions with which the global management entity communicates. 
     During a partition unit replacement, such as the partition unit replacement shown in  FIGS. 2 and 3  and described above, the global management entity and the local operating system of a partition communicate information concerning partition units. For example, the SP  102 , shown in  FIG. 1 , i.e., the global management entity, communicates with partition  200   a &#39;s local operating system during the replacement of a partition unit. In order for the global management entity to distinguish the partition units of the same partition as well as the partition units of different partitions, the global management entity stores a unique identifier for each partition unit, i.e., a partition unit ID. Partition unit IDs are a combination of the partition ID and a hardware device identifier such as an APIC ID for a processor or a physical address for a memory unit. A unique global identifier can be created for processor C  210  by combining processor C  210 &#39;s APIC ID with partition  200   a &#39;s partition ID. Similarly, a unique global identifier can be created for memory unit  212  by combining memory unit  212 &#39;s physical address with partition  200   a &#39;s partition ID. 
     When a partition unit is replaced, each of the hardware devices in the partition unit is replaced. For example, as shown in  FIGS. 2 and 3 , a first partition unit comprises processor A  202  and the memory unit  204  that is connected to processor A  202 ; and, a second partition unit comprises processor D  214  and the memory unit  216  that is connected to processor A  214 . When the second partition unit replaces the first partition unit, processor D  214  replaces processor A  202  and the memory unit  216  replaces memory unit  204 . 
     Preferably, replacing a partition unit is an “atomic” process. An atomic process is a process that is executed in a way that insures that an entity performing an operation that requires accessing the partition unit accesses the old partition unit, i.e., the partition unit to be replaced, or the “new” partition unit, i.e., the replacement partition unit, but not both during the same operation.  FIGS. 4 and 5  illustrate processes for atomically replacing items in a partition unit, e.g., processors and memory units. 
       FIG. 4  is a functional flow diagram illustrating an exemplary process for replacing a processor in which the processor&#39;s identity is correlated between a local operating system and a global management entity.  FIG. 4  begins at block  400  in which the operating system, i.e., local OS, detects a faulting or failing processor. For example, partition  200   a &#39;s OS may receive a series of error messages from processor A  202  that indicate that processor A  202  has had to repeatedly correct a recurring problem. As a result of the error message, the local OS decides that processor A  202  is a candidate for replacement. At block  402  the local OS, e.g., partition  200   a &#39;s OS, generates a fault message containing processor A  202 &#39;s APIC ID and the partition ID of processor A  202 . As noted above, the combination of a processor&#39;s APIC ID and the partition ID form a unique global identifier for the processor. At block  404 , the partition  200   a &#39;s OS transmits the fault message, which uniquely identifies the faulting processor, to a global management entity, such as the SP  102  shown in  FIG. 1 . 
     It is also possible for the SP to receive information from the OS and make the decision to replace a processor. In such an implementation, preferably, the OS provides a self-contained error record that allows the SP to analyze one record, instead of having to collect the information from the faulting processor and possibly other sources. The OS can generate such a self-contained error message that is understood by the SP in the global namespace. 
     Continuing in  FIG. 4  at block  406 , the SP uses the fault message to determine the identity of the faulting processor. At block  408  the SP uses rules to select an appropriate replacement processor. An exemplary rule for selecting an appropriate replacement processor is: the selected replacement processor must have as much or more processing power than the processor to be replaced. Following such an exemplary rule, the SP may use the faulting processor&#39;s unique global ID to locate information about the faulting processor, perhaps in a table. The information in the table may indicate that the faulting processor is, for example, a four core processor. The SP searches the table for an available four core processor. The SP selects a suitable replacement from, possibly, multiple alternative replacements listed in the table. 
     Continuing in  FIG. 4  at block  410 , the SP changes the routing table to map the identity of the replacement processor to the identity of the faulting processor. At block  412  the SP transmits the global ID of the replacement processor to the local OS which informs the local OS that the replacement processor is in the partition. At block  414 , the local OS correlates the local ID of the replacement processor with the global ID. At decision block  416  a test or check is made to determine if the replacement processor is the appropriate processor. For example, the capabilities of the replacement processor may be measured and if the replacement processor&#39;s capabilities are suitable, the replacement processor is determined to be appropriate. If the replacement processor is the appropriate processor the process ends. If the replacement processor is not the appropriate processor the operating system marks the inappropriate processor in block  418  and the control flows back to block  402 . 
     Mapping a processor&#39;s global representation to the processor&#39;s local representation and checking the validity of the mapping by mapping the local presentation back to the global representation is particularly useful when more than one processor is failing and so more than one processor must be replaced. The validity of the local representation is then checked to make sure the local representation maps back into the global representation. Checking the validity of replacement processor with a faulting processor enables the SP to make a more suitable selection of a replacement processor to replace a faulting processor. For example, an “idle” processor, i.e., a processor that is active but performing no useful work, can be described in a global namespace such that an SP can access the idle processor without the OS&#39;s accessing the idle processor. The SP then indicates to an OS that the idle processor has been brought into the OS&#39;s partition for the purpose of replacing a faulting processor in the OS&#39;s partition. The replacement processor takes over the local identity of the processor being replaced. In the global context, the replacement processor is uniquely identified to the SP. That is, the SP can distinguish between all of the processors in all of the partitions. For example, the SP  102  can distinguish between processor A  108 , processor B  112 , processor C  116 , and processor D  120  in computing device  100  shown in  FIG. 1 . By using the technique described above, processors can be swapped in and out of a partition transparently, without the partition&#39;s OS having to make special adjustments. 
     A process similar to the process illustrated in  FIG. 4  and described above may be used to replace a memory unit.  FIG. 5  is a functional flow diagram illustrating an exemplary process for replacing a memory unit, i.e., a memory controller and the memory blocks controlled by the memory controller, in which the memory unit&#39;s identity is correlated between a local operating system, i.e., OS, and a global management entity.  FIG. 5  begins at block  500  in which the OS detects failing memory. For example, the OS gets information from a memory unit&#39;s memory controller indicating that the memory controller had to read from a memory location four times before completing a correct read. The OS determines that the memory unit containing the memory controller should be replaced. At block  502  the OS generates a fault message containing the physical address and partition ID of the memory unit. As noted above, the physical address and the partition unit of the memory unit form a unique global identifier for the memory unit. 
     At block  504  the operating system transmits the fault message to the SP, such as the SP  102  shown in  FIG. 1 . At block  506  the SP uses the fault message to determine the identity of the physical memory unit. At block  508  the SP uses rules to select an appropriate replacement memory unit. A replacement memory unit may be selected according to size, speed, etc. Another selection criteria may be the memory replacement unit&#39;s accessibility. It is possible to access one processor&#39;s memory unit by going through one or more other processors, called “hops.” For example, processor A  202  may access the memory unit  212 , for processor C  210 , in one hop via processor C  210 ; or may access the memory unit  212  in two hops, one hop to processor B  206  and another hop to processor C  210 . It is desirable to minimize the number of hops incurred for memory access. Hence, an appropriate replacement memory unit may be selected according to size, speed, and accessibility as determined by the number of hops. 
     Continuing in  FIG. 5 , at block  510  the SP changes the routing table to map the replacement memory unit to the identity of the faulting memory unit. At block  512  the SP transmits the global ID of the replacement memory unit to the OS. At block  514  the operating system correlates the replacement memory&#39;s local ID of the global ID. At decision block  516  a test or check is made to determine if the replacement memory unit is the appropriate memory. If the replacement memory is the appropriate memory then the process ends. If the replacement memory is not the appropriate memory then the control flows to block  518 . In block  518  the OS marks the inappropriate memory and the control flows back to block  502 . 
     In the processes illustrated in  FIGS. 4 and 5  and described above, an SP fulfills the role of a global management entity. Other hardware devices, such as but not limited to a BMC, may fulfill the role of a global management entity. Hence, the use of an SP as a global management entity in the processes illustrated in  FIGS. 4 and 5  should be construed as exemplary and not limiting. 
     While various embodiments have been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention. For example, in the processes described above, information about the faulting hardware devices primarily originates in the local operating systems and the decision to replace a faulting hardware device originates with the local operating systems. It is possible for the faulting information to be transmitted to the global management entity and have the global management entity make the decision to replace the faulting hardware device. Also, while the various embodiments described above deal with physical processors, it is also possible to apply similar processes to virtual processors.