Abstract:
An apparatus including a trolling motor having at least one operational subsystem and the trolling motor also having an integral electronic controller for controlling the operational subsystem wherein the improvement comprises an integral electronic diagnostic system which will receive diagnostic information from the operational subsystem and will transmit the diagnostic information for reception externally of the trolling motor.

Description:
CROSS-REFERENCE TO RELATED APPLICATION 
   This application claims the benefit of Korean Patent Application No. 10-2004-0094435, filed Nov. 18, 2004, the disclosure of which is incorporated herein by reference in its entirety. 
   BACKGROUND OF THE INVENTION 
   1. Technical Field 
   The present invention relates to semiconductor memory devices, and more particularly, to a line layout structure of a semiconductor memory device. 
   2. Discussion of Related Art 
   Development of semiconductor memory device technologies has lead to high integration, high performance and low cost devices. Corresponding advancements in process techniques have lead to a generalization of multi-layered metal structures. The multi-layered metal structures allow for improved integration of chips but increase process costs. For this reason, memory manufacturers design products having metal structures of reduced size and cost, which may not include the multi-layered metal structures. 
   Typically, in static random access memories (SRAMs), word lines are formed of polysilicon having desirable resistance. Accordingly, it is common to adopt a structure in which word lines are formed of a metal layer having a small sheet resistance and in which main word lines disposed over bit line layers are tapped to the cell word line. 
   In a conventional line layout structure having a two or three-layer metal layer, word lines are disposed in an orthogonal direction to bit lines formed of a first metal line and main word lines and power lines or signal lines formed of a second metal line are disposed in the word line direction. Further, in the line layout structure having the three-layer metal layer, power lines and signaling lines may be formed of a third metal line. 
   Semiconductor memory devices having the conventional line layout are not suitable for realization of a high integration semiconductor memory device since the word lines; the power lines and the signal lines are formed as metal lines of the same layer. 
   Further, arrangement of the power lines is an important issue when metal lines of a multi-layered structure are disposed for high performance and high integration semiconductor memory devices. That is, a noise or a drop phenomenon occurring in the power supply may reduce the performance of the semiconductor memory device. 
   Further, the line layout structure having a two or three-layer metal structure is not desirable problems of increase in a delay time due to parasitic capacitance, resistance and the like between upper and lower metal layers. As a result, such problems become constraints in fabricating high performance and high integration semiconductor memory devices. 
   Therefore, a need exists for an enhanced line layout structure in the art. 
   SUMMARY OF THE INVENTION 
   According to an embodiment of the present invention, a line layout structure of a semiconductor memory device having static memory cells includes first metal lines disposed in a first direction on a cell array region to form first power lines for supplying power to the static memory cells, second metal lines disposed over the first metal lines in a second direction substantially perpendicular to the first metal lines to form second power lines for supplying power to the first power lines, third metal lines disposed over the second metal lines to form third power lines for supplying power to the second power lines, and fourth metal lines disposed over the third metal lines to form fourth power lines for supplying power to the third power lines. 
   According to an embodiment of the present invention, a line layout structure of a semiconductor memory device having static memory cells includes first metal lines disposed in a first direction on a cell array region to form first power lines for supplying power to the static memory cells, second metal lines disposed over the first metal lines in a second direction substantially perpendicular to the first metal lines to form second power lines for supplying power to the first power lines, third metal lines disposed over the second metal lines in the first direction to form third power lines for supplying power to the second power lines, and fourth metal lines disposed over the third metal lines in the second direction to form fourth power lines for supplying power to the third power lines. 
   The line layout structure may further comprise bit lines of the static memory cells formed of the first metal line. The bit lines and the first power lines may be disposed substantially in parallel with each other. 
   The line layout structure may further comprise main word lines formed of the second metal lines and connected to the word lines of the static memory cells. The main word lines and the second power lines may be disposed substantially in parallel with each other. 
   The main word lines may each include a main read word line and a main write word line. The second metal lines may be formed to be disposed in an order of the main read word line, the main write word line and the first power line. The second metal lines may be formed to be disposed in an order of the main write word line, the main read word line and the first power line. 
   The line layout structure may further comprise first signal lines formed of the third metal lines for conveying a signal for gaining access to the static memory cells. The first signal line and the third power line may be disposed substantially in parallel with each other. 
   The line layout structure may further comprise second signal lines formed of the fourth metal lines for conveying a signal for gaining access to the static memory cells, and the second signal lines and the fourth power lines may be disposed substantially in parallel with each other. 
   Preferably, the second power line is coupled to the first power line at an intersection therebetween, the third power line is coupled to the second power line at an intersection therebetween, and the fourth power line is coupled to the third power line at an intersection therebetween. 
   According to an embodiment of the present invention, a line layout structure of a semiconductor memory device having static memory cells includes first metal lines disposed substantially in parallel with bit lines of the static memory cells on a cell array region to form the bit lines and first power lines for supplying power to the memory cells. The line layout structure includes second metal lines disposed over the first metal lines substantially in parallel with main word lines coupled to word lines of the memory cells to form the main word lines and second power lines for supplying power to the memory cells, the second power lines being coupled to the first power lines at intersections therebetween. The line layout structure includes third metal lines disposed over the second metal lines to form first signal lines for conveying a signal for gaining access to the static memory cells and third power lines for supplying power to the memory cells, the third metal lines being disposed substantially perpendicular to the second metal lines and the third power lines being coupled to the second power lines at intersections therebetween. The line layout structure includes fourth metal lines disposed over the third metal lines to form second signal lines for conveying a signal for gaining access to the memory cells and fourth power lines for supplying power to the static memory cells, the fourth metal lines being disposed substantially perpendicular to the third metal lines, and the fourth power lines being coupled to the third power lines at intersections therebetween. 
   The first to fourth power lines may be coupled with each other through via layers between the respective power lines at an intersection therebetween. 
   Further, the via layers may be disposed substantially linearly when viewed in a vertical structure. 

   
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The present invention will become more apparent to those of ordinary skill in the art by describing in detail preferred embodiments thereof with reference to the attached drawings in which: 
       FIG. 1  is an equivalent circuit diagram of a unit memory cell of a typical static random access memory (SRAM); 
       FIG. 2   a  is a schematic view showing that first metal lines and second metal lines are disposed in a memory cell array comprising a plurality of SRAM cells, one shown in  FIG. 1 ; 
       FIG. 2   b  is a more detailed view showing power lines of  FIG. 2   a;    
       FIG. 2   c  is a schematic vertical sectional view showing a contact portion between the first metal line and the second metal line of  FIG. 2   a;    
       FIG. 3   a  is a schematic view showing that third metal lines are disposed substantially perpendicular to second metal lines at an upper portion of  FIG. 2   a;    
       FIG. 3   b  is a more detailed view of power lines of  FIG. 3   a;    
       FIG. 3   c  is a schematic vertical sectional view showing a contact portion between a second metal line and a third metal line of  FIG. 3   a;    
       FIG. 4   a  is a schematic view showing that fourth metal lines are disposed substantially perpendicular to third metal lines at an upper portion of  FIG. 3   a;    
       FIG. 4   b  is a more detailed view of power lines of  FIG. 4   a;    
       FIG. 4   c  is a schematic vertical sectional view showing a contact portion between a third metal line and a fourth metal line of  FIG. 4   a;    
       FIG. 5   a  is a schematic line layout structure view of an upper portion of a cell array of a semiconductor memory device showing that all the metal lines of  FIGS. 2   a  to  4   a  are disposed; and 
       FIG. 5   b  is a vertical sectional view showing a vertical structure of  FIG. 5   a.    
   

   DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS 
   The present invention may, however, be embodied in different forms and should not be construed as limited to embodiments set forth herein. Rather, embodiments are provided as teaching examples of the invention. Like numbers refer to like elements. 
     FIG. 1  is an equivalent circuit diagram of a unit memory cell of a SRAM. 
   Referring to  FIG. 1 , the unit memory cell is composed of two access transistors Q 1  and Q 2 , and one flip flop circuit (Q 3 , Q 4 , Q 5  and Q 6 ). The flip-flop circuit is composed of a pair of CMOS inverters. The inverter pair includes a first inverter composed of transistors Q 3  and Q 5  and a second inverter composed of transistors Q 4  and Q 6 . The SRAM may be classified as a resistor type SRAM, a thin film transistor type SRAM or a full CMOS type SRAM, depending on a type of flip-flop (e.g., transistors Q 5  and Q 6 ). The full CMOS type SRAM has been used in applications needing reduced power supply voltage and increased speed. 
   In the SRAM having the above-described unit memory cell, bit lines BL and BLB are disposed in a first direction and the cell word line is disposed in a second direction, substantially perpendicular to the first direction, as shown in  FIG. 1 . Other semiconductor memory devices can have a similar arrangement. 
     FIG. 2   a  is a schematic view showing first metal lines and second metal lines disposed in a memory cell array comprising a plurality of SRAM cells, for example, as shown in  FIG. 1 .  FIG. 2   b  is a detailed view showing power lines of  FIG. 2   a , and  FIG. 2   c  is a schematic vertical sectional view showing a contact portion between the first metal line and the second metal line of  FIG. 2   a.    
   Referring to  FIG. 2   a , there are shown bit lines BL, first power lines PW 1 , main read word lines WLR, main write word lines WLW and second power lines PW 2 . 
   The first power lines PW 1  are formed of a first metal line in a first direction, for example, in a Y-axis direction. The bit lines BL are also formed of the first metal line in the first direction. Each of the first power lines PW 1  is disposed between the bit lines BL. 
   The main read word lines WLR, the main write word lines WLW and the second power lines PW 2  are formed of a second metal line in a second direction substantially perpendicular to the first direction, for example, in an X-axis direction. 
   The main read word line WLR is connected to the memory cell word line WL shown in  FIG. 1  and enabled in read operation, such that the access transistors Q 1  and Q 2  are turned on to select a memory cell to be accessed. 
   Similarly to the main read word line WLR, the main write word line WLW is connected to the memory cell word line WL and enabled in write operation, such that the access transistors Q 1  and Q 2  are turn on to select a memory cell to be accessed. 
   The second power lines PW 2  are the second metal lines disposed substantially in parallel with the second direction substantially perpendicular to the first direction. The first power line PW 1  and the second power line PW 2  contact each other at an intersection CONT 1  therebetween, as shown in  FIG. 2   c.    
   The second power line PW 2  and the main word lines WLR and WLW are formed of the second metal line. The main read word line WLR may be disposed as a first layer, the main write word line WLW hereon and the second power line PW 2  over the main write word line WLW. The main write word line WLW and the main read word line WLR may be reversed, wherein the main read word line WLR is disposed on the main write word line WLW and the second power line PW 2  disposed on the main read word line WLR. 
     FIG. 2   b  shows a connection between power supply voltages VDDs and ground voltages VSSs in the second power line PW 1  and the second power line PW 2 . That is, the power supply voltage VDD is connected to form a path to the power supply voltage VDD (as indicated by  21 ) and the ground voltage VSS is connected to form a path to the ground voltage VSS (as indicated by  22 ). 
     FIG. 2   c  shows a vertical section of a first metal line MET 1  and a second metal line MET 2  at a contact portion therebetween, e.g., of the first power line formed of the first metal line MET 1  and the second power line formed of the second metal line MET 2  at an intersection therebetween. The first power line and the second power line are interconnected by a via layer VIA 1 . The via layer VIA 1  may be formed of a metal (e.g., aluminum) having desirable conductivity. 
     FIG. 3   a  is a schematic view showing that third metal lines are disposed substantially perpendicular to the second metal lines at an upper portion of  FIG. 2   a .  FIG. 3   b  is a detailed view of power lines of  FIG. 3   a , and  FIG. 3   c  is a schematic vertical sectional view showing a contact portion between a second metal line and a third metal line of  FIG. 3   a.    
   Referring to  FIG. 3   a , there are shown second power lines PW 2 , main read word lines WLR and main write word lines WLW formed of the second metal line, and a third power line PW 3  and a first signal line SL 1  formed of a third metal line. The first signal line SL 1  is for conveying signals such as, for example, a chip select (CS) signal, a write enable (WE) signal, and bit select signals UB and LB. The third power line PW 3  is brought in contact with the second power line PW 2  at an intersection (CONT 2 ) therebetween. 
     FIG. 3   b  shows a detailed contact portion. A power supply voltage VDD of the second power line PW 2  is connected to form a path to the power supply voltage VDD of the third power line PW 3  (as indicated by  31 ) and a ground voltage VSS of the second power line PW 2  is connected to form a path to the ground voltage VSS of the third power line PW 3  (as indicated by  32 ). 
     FIG. 3   c  shows a vertical section of a second metal line MET 2  and a third metal line MET 3  at a contact portion therebetween, e.g., of the second power line formed of the second metal line MET 2  and the third power line formed of the third metal line MET 3  at an intersection therebetween. The second power line and the third power line are interconnected by a via layer VIA 2 . The via layer VIA 2  may be formed of a metal (e.g., aluminum) having desirable conductivity. 
     FIG. 4   a  is a schematic view showing fourth metal lines disposed substantially perpendicular to a third metal lines at an upper portion of  FIG. 3   a .  FIG. 4   b  is a detailed view of power lines of  FIG. 4   a , and  FIG. 4   c  is a schematic vertical sectional view showing a contact portion between a third metal line and a fourth metal line of  FIG. 4   a.    
   Referring to  FIG. 4   a , there are shown a third power line PW 3  and a first signal line SL 1  formed of a third metal line, and a fourth power line PW 4  and a second signal line SL 2  formed of a fourth metal line. The second signal line SL 2  is conveys signals such as, for example, a chip select (CS) signal, a write enable (WE) signal, bit select signals UB and LB, and the like. The fourth power line PW 4  is coupled to the third power line PW 3  at an intersection (CONT 3 ) therebetween. 
     FIG. 4   b  shows a detailed contact portion. A power supply voltage VDD of the third power line PW 3  is connected to form a path to the power supply voltage VDD of the forth power line PW 4  (as indicated by  41 ) and a ground voltage VSS of the third power line PW 3  is connected to form a path to the ground voltage VSS of the forth power line PW 4  (as indicated by  42 ). 
     FIG. 4   c  shows a vertical section of a third metal line MET 3  and a fourth metal line MET 4  at a contact portion therebetween, e.g., of the third power line formed of the third metal line MET 3  and the fourth power line formed of the fourth metal line MET 4  at an intersection therebetween. The third power line and the fourth power line are interconnected by a via layer VIA 3 . The via layer VIA 3  may be formed of a metal (e.g., aluminum) having desirable conductivity. 
     FIG. 5   a  is a schematic line layout structure view of an upper portion of a cell array of a semiconductor memory device showing a disposition of the metal lines of  FIGS. 2   a  to  4   a , and  FIG. 5   b  is a vertical sectional view showing the vertical structure of  FIG. 5   a.    
   Referring to  FIGS. 5   a  to  5   b , a contact  51  between the first power line and the second power line, between the second power line and the third power line, or between the third power line and the fourth power line, is made by a connection through the via layer VIA 1 , VIA 2  or VIA 3 . 
   Contact portions between the power lines, i.e., the via layers VIA 1 , VIA 2  and VIA 3 , may be staggered as shown in  FIG. 5   b , or may be disposed substantially linearly when viewed in a vertical structure. 
   Although the description has been made by way of example in connection with forming the fourth metal lines, metal line structures in accordance with the present invention may be modified in various forms and applied even when more metal layers are used. 
   The present invention has been described using preferred exemplary embodiments. However, it is to be understood that the scope of the invention is not limited to disclosed embodiments. On the contrary, the scope of the invention is intended to include various modifications and alternative arrangements within the capabilities of persons skilled in the art using presently known or future technologies and equivalents. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.