Abstract:
Coding gain is improved by employing an N-dimensional trellis encoder incorporating an N&#39;-dimensional convolutional encoder where N&#39; is less than N. The additional coding gain is realized as a shaping gain. This unique modulator encodes a digital signal by generating a sequence of N-dimensional symbols as a function of the digital signal using an N&#39;-dimensional convolutional encoder within the trellis encoder more than once (integer N/N&#39; times) during each N-dimensional symbol interval. This allows the trellis encoder to produce an output of higher dimensionality than would normally be expected from the lower dimensionality convolutional encoder. The trellis encoder is applicable to television transmission.

Description:
This application is a continuation of application Ser. No. 08/321,363, filed on Oct. 11, 1994, now abandoned. 
    
    
     TECHNICAL FIELD 
     This invention relates to trellis coded modulation and its application to television systems. 
     BACKGROUND OF THE INVENTION 
     Trellis coded modulation schemes have been shown to improve error performance of data links without sacrificing data rate or requiring additional bandwidth. Generally speaking, an N-dimensional trellis coded modulation scheme is constructed by first partitioning an N-dimensional constellation into a number of subsets. The input to the trellis coded modulation scheme in each N-dimensional symbol interval is divided into two portions. A first portion is input to an N-dimensional convolutional encoder whose output bits are used to identify an N-dimensional subset of the constellation. In this case, the convolutional encoder operates only once during each N-dimensional symbol interval. The second portion of input bits remains uncoded and is used to further specify an N-dimensional symbol from the identified N-dimensional subset. The bits identifying both the N-dimensional subset and the N-dimensional symbol are supplied to an N-dimensional constellation mapper. The constellation mapper converts the input bits into an N-dimensional symbol or J P-dimensional signal points, where J and P are integers whose product equals N. 
     In the prior art, the trellis coded modulation has a dimensionality which is equal to the dimensionality of its associated convolutional encoder. This is the generally accepted design in the art. 
     Trellis coded modulation has recently been recommended for use in high definition television (HDTV). In an approach proposed by Zenith Corporation to the FCC, the proposed modulation scheme utilizes a concatenated coded, vestigial sideband (VSB) modulator. In the concatenated coder, a Reed-Solomon code is used as an outer code followed by a one dimensional, four state trellis code as an inner code. The VSB modulator uses an eight symbol, one-dimensional constellation. For each successive transmission symbol period, the concatenated coder identifies a particular one of the eight one-dimensional VSB symbols to be transmitted. In this application to HDTV, the trellis coded modulation and its associated convolutional encoder have identical dimensionalities--both are one dimensional. Also, in allowed U.S. patent application Ser. No. 08/226,606, now U.S. Pat. No. 5,398,073 issued Mar. 14, 1995 and in U.S. patent application Ser. No. 08/276,079, higher-dimensional trellis coded modulators and convolutional encoders are used. But consistent with prior art practices, the dimension of the trellis coded modulator is equal to the dimension of its associated convolutional encoder. 
     SUMMARY OF THE INVENTION 
     Coding gain is improved in accordance with the principles of the present invention by employing an N-dimensional trellis coded modulator incorporating an N&#39;-dimensional convolutional encoder where N&#39; is less than N. The additional coding gain is realized as a shaping gain. This unique modulator encodes a digital signal by generating a sequence of N-dimensional symbols as a function of the digital signal using an N&#39;-dimensional convolutional encoder within the trellis coded modulator more than once (integer N/N&#39; times) during each N-dimensional symbol interval. This allows the trellis coded modulator to produce an output of higher dimensionality than would normally be expected from the lower dimensionality convolutional encoder. 
     In a specific embodiment of the invention, a two-dimensional (2D) convolutional code is used in a four-dimensional (4D) trellis coded modulation scheme. The trellis coded modulator uses four-dimensional constellation mapping. 
     In another embodiment, the N-dimensional trellis encoder is used as the inner coder of a concatenated code while an N-dimensional constellation mapper converts the coder output into a sequence of N-dimensional symbols or J P-dimensional signal points where J and P are integers whose product is N. Each P-dimensional signal point is transmitted in a so-called &#34;signalling interval.&#34; J P-dimensional signal points are then transmitted in an N-dimensional symbol interval. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     A more complete understanding of the invention may be obtained by reading the following description of specific illustrative embodiments of the invention in conjunction with the appended drawing in which: 
     FIG. 1 is a block diagram of a television transmitter incorporating principles of the present invention; 
     FIG. 2 is a block diagram of a television receiver incorporating principles of the present invention; 
     FIG. 3 shows a specific implementation of a 4D trellis coded modulator employing a 2D convolutional encoder; 
     FIGS. 4 and 5 show details of a 4D constellation mapper for use with the 4D trellis coded modulator in FIG. 3; and 
     FIGS. 6-10 show specific 2D, rate 1/2 convolutional encoders. 
    
    
     DETAILED DESCRIPTION 
     FIG. 1 shows a block diagram of a television transmitter incorporating a trellis coded modulator realized in accordance with the principles of the present invention. The television transmitter includes TV signal source 11, concatenated encoder 13 and modulator 15. 
     A television signal such as an HDTV signal is supplied to the concatenated encoder by TV signal source 11. TV signal source 11 includes compression and formatting circuits as well as scrambling circuitry for rearranging the bit stream in a random order. 
     Concatenated encoder 13 includes the serial combination of Reed-Solomon encoder 131, interleaver 134, N-dimensional trellis encoder 136, and N-dimensional constellation mapper 139. Reed-Solomon encoder 131 is an outer encoder of the concatenated code while an N-dimensional trellis encoder 136 is the inner encoder of concatenated encoder 13. Interleaver 134 operates in a conventional manner to reorder the sequence of Reed-Solomon symbols from encoder 131 thereby providing burst error protection in the receiver. Trellis encoder 136 generates output bits which identify a symbol in an N-dimensional constellation in each N-dimensional symbol interval. It is contemplated that an N-dimensional symbol be transmitted as a sequence of J P-dimensional signal points where J and P are integers whose product is N. N-dimensional constellation mapper 139 converts the modulator output into a specific N-dimensional symbol or sequence of J P-dimensional signal points according to a prescribed set of mapping rules. One such set of rules is shown in FIGS. 4 and 5. 
     Symbols output by concatenated encoder 13 are supplied to modulator 15 for transmission over the television channel. While many modulation schemes are applicable to modulator 15, quadrature amplitude modulation (QAM) and the vestigial sideband modulation (VSB) are presently the modulation techniques of choice for HDTV application. It should be noted that the input to an M-ary VSB modulator is a sequence of one-dimensional (P=1) signal points whereas the input to a QAM modulator is a sequence of two-dimensional (P=2) signal points. In the description which follows, it will be assumed that modulator 15 is an M-VSB modulator. The symbol &#34;M&#34; indicates that the amplitude of the VSB signal can assume any one of M different values. As such, M is the size of the one-dimensional transmitter constellation implemented by the modulator. 
     Modulator 15 not only includes standard modulation circuitry, but also includes an interleaver for rearranging the sequence of signal points in such a way that successive signal points generated by concatenated encoder 13 will not appear in succession on the television channel. This additional interleaving insures optimal performance of the convolutional decoder described below. Modulator 15 may also include a Tomlinson precoder as discussed in U.S. patent application Ser. No. 08/276,079, whose teachings are expressly incorporated herein by reference. 
     Signals output by modulator 15 are applied to a television channel. Exemplary television channels are cable or an over-the-air channel. Signals on a television channel are received by the receiver shown in FIG. 2. 
     The received signal is applied to demodulator 25. Demodulator 25 performs the inverse operation of each component in modulator 15. For example, demodulator 25 may include a VSB demodulator, an NTSC rejection filter, a channel equalizer, and a de-interleaver. The latter element is used to restore signal points to their original order for subsequent decoding. 
     The output of demodulator 25 is applied to concatenated decoder 23. Concatenated decoder 23 includes Viterbi decoder 236, de-interleaver 234, and Reed-Solomon decoder 231. Viterbi decoder 236 performs convolutional decoding by the well-known Viterbi decoding technique. The output of decoder 236 is a sequence of interleaved Reed-Solomon symbols. Those symbols are restored to their original order by de-interleaver 234, which performs the inverse operation of interleaver 134. Once in the proper order, the symbols are decoded by Reed-Solomon decoder 231. TV display 21 receives the output of Reed-Solomon decoder 231. The display includes standard circuitry for decompressing (expanding) and reformatting the television signal for presentation on a CRT or other suitable viewing screen. 
     In the context of the present invention, it will be appreciated by persons skilled in the art that the Viterbi decoder has the same dimensionality as the convolutional encoder in the trellis code modulator. That is, the Viterbi decoder is N&#39; dimensional. This means that the Viterbi decoder, during each processing cycle, processes an N&#39; dimensional input. If the receiver receives P-dimensional inputs, then a sufficient number of those P-dimensional inputs are concatenated to form the N&#39;-dimensional input to the Viterbi decoder. The bits output by the Viterbi decoder are collected over an entire symbol interval and together are mapped into the bits that correspond to the input to the trellis encoder during the associated N-dimensional symbol interval. 
     It will be understood by those skilled in the art, although not explicitly shown or described herein, synchronization signals are periodically inserted by modulator 15 into the data stream it receives from concatenated encoder 13. Demodulator 25 recognizes the synchronization signals and responsively generates synchronization control signal which is used by the television receiver to synchronize receiver operations, where necessary, with corresponding transmitter operations. 
     In various illustrative embodiments, the Reed-Solomon encoder utilizes a so-called RS(208,188) code over GF(256). This means that each Reed-Solomon codeword has 188 data symbols and 20 redundant symbols where each symbol consists of 8 bits. Depending on the degradation of transmission on a television channel, more-or less-powerful Reed-Solomon codes can be selected by balancing the need for a particular error-correcting capability against the need for a particular bit rate. 
     An exemplary 4-dimensional trellis code modulator using a 6-VSB transmitter constellation realized in accordance with the principles of the invention is shown in FIGS. 3-5. In this exemplary embodiment, the trellis encoder is four-dimensional owing to the fact that its associated constellation mapper is four-dimensional and the convolutional encoder within the trellis code modulator is two-dimensional. In this FIG, the notation drawing a slash through a line and placing a number x above the slash is meant to indicate that there are x such input or output leads having the connections of the single line shown in the FIG. 
     Convolutional encoder 135 utilizes a 2D, K state, rate 1/2 convolutional code in this example. This encoder accepts one input bit in each pair of signalling intervals and produces two output bits. Since the input bits to trellis encoder 136 are actually collected over four signalling intervals in this example and because this creates two input bits for the convolutional encoder to handle, it is necessary to encode the bits sequentially and thereby produce the four output bits. 
     In the example depicted in FIG. 3, it is assumed that a first input bit supplied to the convolutional encoder during a symbol interval is collected during its (the symbol interval&#39;s) first pair of signalling intervals. Similarly, a second input bit supplied to the convolutional encoder during the same symbol interval is collected during its second pair of signalling intervals. 
     To this end, the convolutional encoder is augmented by elements 130 and 137, each shown schematically as a switch. Element 130 applies one of the available input bits to the encoder during the first pair of signalling intervals of a symbol interval. In the second pair of signalling intervals of the symbol interval, element 130 applies the second input bit to the convolutional encoder. Element 137 directs the output bits during one convolutional encoding cycle to output lead 133 and then switches the output during the next convolutional encoding cycle to output lead 132. The switching rate for elements 130 and 137 is denoted as 1/2T, where T is the signalling interval. 
     Constellation mapper 139 includes bit converter 138 and a plurality of straight-through connections. In this example, the outputs of convolutional encoder 135 are fed straight-through constellation mapper 139 to its output. Uncoded bits from trellis encoder 136 are supplied to bit converter 138. As shown in FIG. 3, bit converter 138 translates its six-bit input into an eight-bit output. Bit converter 138 insures that each output bit is derived jointly and interdependently from the input bits. The output bits from constellation mapper 139 are then used to select a four-dimensional symbol or a sequence of four one-dimensional signal points from a 6-VSB transmitter constellation over the four signalling intervals identified in the subscripts as n, n+1, n+2, and n+3. 
     Operational and realization details of both the convolutional encoder and the bit converter shown in FIG. 3 are well known to persons skilled in this art and, as such, they will not be described further herein. 
     Each of the sixteen different possible bit patterns represented by the four bits output in each symbol interval from trellis encoder 136 identifies a respective subset of symbols of a four-dimensional constellation. The remaining six bits, so-called &#34;uncoded,&#34; bits Y4 n  through Y9 n  further select a particular symbol from the identified four-dimensional subset. 
     In particular, the 4D constellation is formed by concatenating four 6-VSB 1D transmitter constellations. The 4D constellation is partitioned into sixteen four dimensional subsets based on a partitioning of its constituent one-dimensional transmitter constellations. FIG. 5 shows how the one-dimensional six-point VSB constellation is partitioned into two subsets, A and B, each subset having three one-dimensional signal points. Each 4D subset is simply a sequence of four 1D subsets. In addition, each 4D subset may be represented as a sequence of two 2D subsets. In the latter case, each 2D subset is merely a sequence of two 1D subsets. 
     The selection of a particular symbol from the identified four-dimensional subset proceeds as follows: The four bits Y3 n , Y2 n , Y1 n , and Y0 n , from convolutional encoder 135 are output by the constellation mapper as four bits, Z0 n , Z0 n+1 , Z0 n+2 , and Z0 n+3 , respectively. These bits are then used to select the sequence of one-dimensional subsets which the bits identify. 
     There are actually 81 possible symbols in each one-dimensional subset sequence, as can be seen from the fact that each one-dimensional subset has three signal points, and 3 4  =81. However, since the six bits Y4 n  through Y9 n  can represent only 64 different bit patterns, not all of the 81 symbols will actually be used. Rather, it is advantageous for the lookup table of FIG. 4 to map the 64 input bit patterns into the 64 symbols sharing a common characteristic. For example, the symbols may be the smallest energy symbols (the energy of a symbol being simply given by the sum of the squares of the coordinates of its constituent one-dimensional signal points.) To this end, bits Y4 n  through Y9 n  are applied to bit converter 138 which implements the lookup table shown in FIG. 4. The first pair of output bits of bit converter 138--denoted Z2 n  and Z1 n  --selects a signal point from the first subset of the one-dimensional subset sequence, which is identified by bit Z0 n . The second pair of output bits of encoder 138--denoted Z2 n+1  and Z1 n+1  --selects a signal point from the second subset of the one-dimensional subset sequence, which is identified by bit Z0 n+1 , and so forth, FIG. 5 shows the mapping by which the bit values of Z2 m , Z1 m , and Z0 m , for m=n, n+1, n+2 and n+3 identify a particular one-dimensional signal point. 
     Examples of 2D, rate 1/2, K-state convolutional encoders suitable for use as encoder 135 are shown in FIG. 6 (K=4), FIG. 7 (K=8), FIG. 8 (K=16), FIG. 9 (K=32), and FIG. 10 (K=64). These encoders are useful as the convolutional encoder for trellis code modulator 136 in FIG. 3. 
     Specifically, the operations of the convolutional encoder in FIG. 7 can be explicitly described as follows. In each pair of signalling intervals, designated by the index &#34;n&#34; for its first signalling interval, the encoder inputs a bit I1 n , makes a transition from its current state, W1 n , W2 n  W3 n , to a next state, W1 n+2  W2 n+2  W3 n+2 , and outputs two bits X1 n , and X0 n  where W1 n , W2 n  and W3 n  are the bits stored in the delay elements at the beginning of the pair of signalling intervals, and W1 n+2 , W2 n+2  and W3 n+2  are the bits stored in the delay elements at the end of the pair of signalling intervals, and 
     X1 n  =I1 n   
     X0 n  =W3 n ⊕X1 n   
     W1 n+2  =W3 n   
     W2 n+2  =W1 n ⊕W2 n ⊕I1 n   
     W3 n+2  =W2 n   
     Each convolutional code shown in FIGS. 6-10 is designed to maximize the minimum Hamming distance between the sequences of its encoded output bits. Trellis encoders employing these convolutional codes are desirable when concatenated with Reed-Solomon codes, for example. While the Hamming distance feature of the depicted codes is desirable in certain cases, there may be other features such as rotational invariance and the like which may be desirable for the convolutional codes. In any of the cases cited above, it is important to understand that, regardless of the features are selected for the code, the convolutional code must have a lower dimensionality than that of its associated trellis code modulator. 
     Other state sizes can be used for the convolutional encoder 135 of FIG. 3. Although the exemplary codes are shown as s systematic codes, it is understood that non-systematic codes are equally applicable to the present invention. 
     It is contemplated that rates other than 1/2, dimensions other than 2, and other various state sizes can be employed in the convolutional encoder used by trellis encoder 136. 
     In the example described above, VSB constellations have been employed causing P to be equal to 1. As such, each 4D symbol was constructed as a sequence of four 1D signal points. It should be understood that each 4D symbol could also be represented as a sequence of two 2D signal points. In the 6-VSB example, each 2D signal point can be represented as a sequence of two 1D signal points. At the receiver, the Viterbi decoder will process one such 2D point in each processing cycle. 
     As stated earlier, the present invention is applicable to other modulation systems such as QAM, for example. For the specific example described above, the 4D trellis code modulator will output a pair of 2D signal points in each symbol interval. 
     In the description above, the invention has been described in the context of integer bit rates. That is, the average number of input bits received in each symbol interval is an integer. In practice, however, it is understood that cases arise wherein the average number of input bits received in each symbol interval is a non-integer. For such cases, it is contemplated that the input to the trellis encoder will be adapted with a fractional bit encoder (not shown) to insure that an integer number of input bits is received by the trellis encoder in each symbol interval, as described in U.S. Pat. No. 4,941,154.