Abstract:
An apparatus for controlling an activation period of a word line of a volatile memory device is disclosed. The apparatus adjusts the activation period of the word line using a member for adjusting a pulse width of a pulse signal that activates the word line according to an operation mode of the volatile memory device.

Description:
BACKGROUND OF THE INVENTION  
       [0001]     1. Field of the Invention  
         [0002]     The present invention relates to an apparatus for controlling an activation period of a word line of a volatile memory device and a method thereof, an more particularly to an apparatus for controlling an activation period of a word line of a volatile memory device and a method thereof that can make the activation period of the word line different according to an operation mode of the volatile memory device.  
         [0003]     2. Description of the Prior Art  
         [0004]     As is well known, a volatile memory device (hereinafter referred to as a memory device) performs a refresh operation for a predetermined time in order to prevent loss of data stored in memory cells.  
         [0005]     The refresh operation is classified into an auto-refresh operation that is performed by an external command and a self-refresh operation that is performed in the memory device itself. The present invention specially refers to the self-refresh operation.  
         [0006]     Generally, the self-refresh operation is as follows.  
         [0007]     If a self-refresh flag signal that indicates the self-refresh operation is enabled, an address signal is generated by an internal counter circuit of the memory device, and a word line corresponding to the generated address signal is activated.  
         [0008]     If the word line is activated, a charge sharing occurs between the memory cell and a bit line, and the potential level on the bit line is changed.  
         [0009]     A sense amplifier that has sensed the level change on the bit line amplifies and restores the level change in the memory cell. If the restoring operation is completed, the word line is inactivated and the bit line is precharged by an auto-precharge command.  
         [0010]     As described above, during the self-refresh operation, the word line is activated for a predetermined time. Here, the time period in which the word line is activated is necessary for restoring the data in the memory cell. The activation of the word line for the predetermined time is performed in the same manner in a normal operation such as a read operation.  
         [0011]     Meanwhile, it is not required that the time period in which the word line is activated in a self-refresh mode is equal to the time period in which the word line is activated in a normal operation mode. This is because although the minimum time period, in which the word line should be kept activated due to a data processing speed and so on, has been determined by a specification of the memory device in the normal operation mode, the time period for the word line activation in the self-refresh mode may be lengthened in comparison to that in the normal operation mode since the safe restoring of the data in the memory cell is more important than the data processing speed in the self-refresh mode.  
         [0012]     However, the conventional apparatus for controlling the activation period of the word line outputs a pulse signal having a constant pulse width irrespective of the operation mode of the memory device. Accordingly, the same time period for the word line activation is provided irrespective of the operation mode.  
         [0013]     Generally, if the characteristic of the memory cell is good, it is no hindrance to set the word line activation period to a constant value irrespective of the operation mode.  
         [0014]     However, if the characteristic of the memory cell is not good, the situation changes. This is because if the characteristic of the memory cell is not good, a sufficient time period for restoring the data in the memory cell is required.  
         [0015]     This will now be explained in more detail with reference to  FIGS. 1   a  and  1   b.    
         [0016]      FIGS. 1   a  and  1   b  are views explaining the characteristics of the memory cell and the memory cell transistor. In  FIG. 1   a , the term “ln(Id)” denotes a drain current, and “Vgs” denotes a gate-source voltage of the transistor.  
         [0017]     As illustrated in  FIG. 1   b , in the case of the characteristic A of the memory cell transistor, data can be restored within a specified time period t 1 , but in the case of the characteristic B of the memory cell transistor, the time period t 1  is insufficient to complete the restoring of the data. That is, as shown in  FIG. 1   b , in the case of the characteristic B of the memory cell transistor, a specified time period t 2  is required to restore the data. Accordingly, in consideration of the characteristics of the memory cell transistor, it is necessary to control the activation period of the word line according to the operation mode of the memory device.  
         [0018]     However, the conventional apparatus has the drawbacks in that since the activation period of the word line is constant irrespective of the operation mode of the memory device, it is difficult to control the time period required to restore the data according to the operation mode or the characteristic of the memory cell.  
       SUMMARY OF THE INVENTION  
       [0019]     Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide an apparatus for controlling an activation period of a word line of a volatile memory device and a method thereof that can control the activation period of the word line according to an operation mode of the volatile memory device.  
         [0020]     The present invention provides a scheme for stably restoring the data even if the characteristic of a memory cell transistor is not good by lengthening the activation period of the word line during a self-refresh operation.  
         [0021]     In a first embodiment of the present invention, there is provided an apparatus for controlling an activation period of a word line of a volatile memory device, which adjusts the activation period of the word line using means for adjusting a pulse width of a pulse signal that activates the word line according to an operation mode of the volatile memory device.  
         [0022]     In the first embodiment of the present invention, the activation period of the word line in the case in which the operation mode is a refresh mode is longer than the activation period of the word line in the case in which the operation mode is a normal mode.  
         [0023]     In the first embodiment of the present invention, the means for adjusting the pulse width of the pulse signal is used to activate the word line by selecting one of first and second pulse signals that have pulse widths different from each other. Here, the second pulse signal is selected in the case in which the operation mode is the refresh mode and the first pulse signal is selected in the case in which the operation mode is the normal mode, and the activation period of the second pulse signal is longer than the activation period of the first pulse signal.  
         [0024]     In a second embodiment of the present invention, there is provided a method of controlling an activation period of a word line of a volatile memory device, which adjusts the activation period of the word line by adjusting a pulse width of a pulse signal that activates the word line according to an operation mode of the volatile memory device.  
         [0025]     In the second embodiment of the present invention, the activation period of the word line in the case in which the operation mode is a refresh mode is longer than the activation period of the word line in the case in which the operation mode is a normal mode.  
         [0026]     In a third embodiment of the present invention, there is provided an apparatus for controlling an activation period of a word line of a volatile memory device, which comprises a first skewed delay unit for receiving a first pulse signal for activating the word line and outputting a second pulse signal having a pulse width different from a pulse width of the first pulse signal, a second skewed delay unit for receiving the second pulse signal and outputting a third pulse signal having a pulse width different from that of the second pulse signal, and a switching unit for selecting one of the second pulse signal and the third pulse signal.  
         [0027]     In the third embodiment of the present invention, the second or third pulse signal that passes through the switching unit is a signal for activating the word line. Here, the pulse width of the third pulse signal is wider than the pulse width of the second pulse signal, and the pulse width of the second pulse signal is wider than the pulse width of the first pulse signal. The word line is activated during a pulse width period of the third pulse signal or a pulse width period of the second pulse signal. Additionally, if an operation mode of the volatile memory device is a normal mode, the word line is activated by the second pulse signal, and if the operation mode of the volatile memory device is a refresh mode, the word line is activated by the third pulse signal.  
     
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0028]     The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:  
         [0029]      FIGS. 1   a  and  1   b  are views explaining the characteristics of the memory cell and the memory cell transistor;  
         [0030]      FIGS. 2   a  and  2   b  are views illustrating examples of the apparatus for controlling an activation period of a word line according to the present invention;  
         [0031]      FIG. 3   a  is a view illustrating the potential level change of a signal trasmin for activating the word line and bit lines BL and /BL in the case in which the memory device is in a normal operation mode; and  
         [0032]      FIG. 3   b  is a view illustrating the potential level change of a signal trasmin for activating the word line and bit lines BL and /BL in the case in which the memory device is in a refresh operation mode. 
     
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS  
       [0033]     Hereinafter, preferred embodiments of the present invention will be described with reference to the accompanying drawings. In the following description and drawings, the same reference numerals are used to designate the same or similar components, and so repetition of the description on the same or similar components will be omitted.  
         [0034]      FIGS. 2   a  and  2   b  are views illustrating examples of the apparatus for controlling an activation period of a word line according to the present invention. In  FIG. 2   a , a signal actb is a pulse signal that is generated by a row active signal caused by a normal operation or a refresh command and that is kept at a low level for a predetermined time. A signal trasmin is a signal for activating the word line of the memory device for a minimum period required for restoring the data so as to satisfy the refresh regulation. The waveform of the signal trasmin is illustrated in  FIGS. 3   a  and  3   b.    
         [0035]     The control apparatus of  FIG. 2   a  includes a skewed delay unit  201  for receiving the signal actb, a skewed delay unit  202  for receiving an output signal of the skewed delay unit  201 , a skewed delay unit  203  for receiving an output signal of the skewed delay unit  202 , a switching unit  204  for selecting and outputting one of the output signal of the skewed delay unit  202  and an output signal of the skewed delay unit  203 , and a driving inverter  205  for receiving an output signal of the switching unit  204 . For reference, the switching unit  204  is controlled by a control signal selfref. The control signal is a signal generated in response to the refresh command, and it is at a low level in case of the normal operation while it is at a high level in case of the refresh operation.  
         [0036]     The skewed delay unit illustrated in  FIG. 2   a  is a circuit for modulating the pulse width of the input signal, and its detailed construction is illustrated in  FIG. 2   b.    
         [0037]     The skewed delay unit illustrated in  FIG. 2   b  includes a delay unit  20  for receiving and delaying an input signal in for a predetermined time, a NAND gate  21  for receiving the input signal in and an output signal of the delay unit  20 , and an inverter  22  for receiving an output signal of the NAND agate  21 . An output signal out of the inverter  22  is the output signal of the skewed delay unit.  
         [0038]     The skewed delay unit illustrated in  FIG. 2   b  is a circuit for receiving a low-level pulse signal and outputting a pulse width modulated low-level pulse signal. The circuit of  FIG. 2   b  is a circuit for increasing the pulse width of the input signal in, and those skilled in the art could diversely implement the pulse width modulation circuit having the same function as the circuit of  FIG. 2   b.    
         [0039]     Hereinafter, the operation of the apparatus according to the present invention will be explained with reference to  FIGS. 2   a  and  2   b.    
         [0040]     In the normal operation, the control signal selfref is at a low level, and the signal actb that is a low-level pulse signal is transferred through a path  1 . That is, the signal actb is transferred to the inverter  205  via the skewed delay units  201  and  202 . The pulse width of the output signal transmin of the inverter  205  is longer than the pulse width of the signal actb. This is because the pulse width of the input signal is modulated as the input signal passes through the skewed delay units  201  and  202  that are the pulse width modulation circuits for lengthening the pulse width of the input signal.  
         [0041]     Then, in the refresh operation, the control signal selfref is at a high level, and the signal actb is transferred through a path  2 . That is, the signal actb is transferred to the inverter  205  through the skewed delay units  201 ,  202  and  203 . The pulse width of the output signal transmin of the inverter is longer than the pulse width of the signals actb. This is because the pulse width of the input signal is modulated as the input signal passes through the skewed delay units  201 ,  202  and  203  that are the pulse width modulation circuits for lengthening the pulse width of the input signal. As shown in the drawings, if the path  2  is selected, the skewed delay unit  203  is additionally connected to the circuit. Accordingly, the pulse width of the output signal trasmin in the case in which the path  2  is selected is longer than the pulse width of the output signal trasmin in the case in which the path  1  is selected.  
         [0042]     As described above, since the pulse width of the signal trasmin in the case of the refresh operation is longer than the pulse width of the signal trasmin in the case of the normal operation, it can be recognized that the activation period of the word line can be lengthened in the case of the refresh operation.  
         [0043]      FIG. 3   a  is a view illustrating the potential level change of the signal trasmin for activating the word line and bit lines BL and /BL in the case in which the memory device is in the normal operation mode, and  FIG. 3   b  is a view illustrating the potential level change of the signal trasmin for activating the word line and bit lines BL and /BL in the case in which the memory device is in the refresh operation mode.  
         [0044]     In  FIGS. 3   a  and  3   b , since the level change of the bit lines BL and /BL is caused by the operation of the sense amplifier as is well known in the art, any additional explanation thereof will be omitted. Meanwhile, the high-level period of the signal trasmin indicates the period in which the word line is activated.  
         [0045]     If the characteristic of the memory cell transistor is good, the potential level of the bit line BL would rise up to a drive voltage level VCORE before the signal transmit is shifted to a low level. However, if the characteristic of the memory cell transistor is not good, the restoring operation may be performed in a state that the potential level does not rise up to the drive voltage level VCORE. In the normal operation such as the read operation, the minimum period in which the word line is activated is required due to the processing speed and so on, and thus the problem explained with reference to  FIG. 3   a  may occur. However, in the refresh operation, the activation period of the word line could be lengthened without causing any problem. This will be explained with reference to  FIG. 3   b.    
         [0046]     As illustrated in  FIG. 3   b , the pulse width of the signal trasmin for controlling the activation period of the word line is wider than that as illustrated in  FIG. 3   a . Accordingly, even if the characteristic of the memory cell transistor is somewhat lowered, a stable data restoring operation can be achieved.  
         [0047]     The present invention provides a scheme for making the activation period of the word line different according to the operation mode of the volatile memory device, i.e., whether the memory device is in the normal mode or in the refresh mode.  
         [0048]     As described above, according to the circuit for differently controlling the activation period of the word line according to the operation mode of the memory device according to the present invention, a stable restoring operation can be achieved even if the characteristic of the memory cell is not good.  
         [0049]     Although preferred embodiments of the present invention have been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.