Abstract:
A semiconductor device which includes fuses for relieving defective areas in the semiconductor device is described. There is provided a semiconductor device including a semiconductor substrate having a circuit element, an insulating layer provided on the semiconductor substrate, a fuse element formed in the insulating layer, the fuse element including at least two fuse units connected in series, each of the fuse units having a resistor and a fuse connected in parallel, the fuse disposed above the resistor.

Description:
CROSS REFERENCE TO RELATED APPLICATION  
       [0001]     This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No.2003-322584, filed on Sep. 16, 2003; the entire contents of which are incorporated herein by reference.  
       FIELD OF THE INVENTION  
       [0002]     The present invention relates to a highly integrated semiconductor device, and in particular, to a semiconductor device which includes fuses for relieving defective areas in the semiconductor device.  
       DESCRIPTION OF THE BACKGROUND  
       [0003]     As a semiconductor devices are desired to have higher density integration, a circuit design technology due to a scaling rule has been developed to accommodate a smaller size. As large scale integration in a semiconductor device, such as a DRAM in particular, is continuing to develop a size reduction, a scaling rule of circuit design is remarkably significant.  
         [0004]     In order to realize higher density and larger scale integration in a device chip, a redundancy technique has been developed. This technique allows recovery from a defective area in the device chip by substituting the defective area with a redundant circuit provided provisionally.  
         [0005]     From a practical perspective, it is difficult to manufacture a LSI memory device without defective memory cells. In an ordinary semiconductor storage device, defective memory cells are identified by a die sorting test and then the defective memory cells are substituted by redundant portions.  
         [0006]     As the capacity of a semiconductor device increases, defective bits in the semiconductor device also increase. As a result, it is necessary to increase a number of fuses for relieving the defective bits. In order to obtain a required manufacturing yield rate, it is necessary to relieve the defective bits below predetermined numbers by the fuses In practice, at least several hundreds of defective bits may be relieved by the fuses.  
         [0007]     For example, in a large capacity DRAM, about 10,000 fuses are provided in the device chip. When a storage capacity of the device chip increased twice as much under the same design rule, the chip area is also doubled. Thus, physical effects caused by a substance such as small dusts on memory cells become significant. As a result, the defective bits may Increase. Further, as a scaling rule of circuit design proceeds, the same dust can cause more semiconductor elements to be defective. Consequently, the defective bits increase.  
         [0008]     In order to substitute the defective area with a redundant circuit, nonvolatile memory elements, such as fuse circuits, are provided preliminarily in the device chip. The specified fuse circuit corresponding to the defective area is blown out by irradiating the fuse circuit with a laser beam. Consequently, only the specified fuse is cut off.  
         [0009]      FIG. 7  is a perspective view showing a structure of fuses provided in a conventional semiconductor device. In  FIG. 7 , four fuses F 51  to F 54  are formed in the structure. Fuses F 51  and F 53  are cut off by irradiation with a laser beam, on the other hand fuses F 52  and F 54  are not cut off and are still intact.  
         [0010]     The fuses F 51  and F 53  blown out by the laser irradiation are used for, for example the storage state, “1”. On the contrary, fuses F 52  and F 54  are used for, for example the storage state, “0”. By storing the stage state of “1” or “0” in the four figures, it is possible to store the fourth power of 2, i.e., 16 bits in the device.  
         [0011]     It is considered that an area of fuses may be reduced by reducing a size of a fuse. However, because of a limitation to a precision of focal position of laser irradiation by a laser used for blowing a fuse and a constraint in a spot diameter of a laser beam, it is difficult to set the laser beam narrower than a certain width. Thus, further reducing an area of fuses would be difficult.  
         [0012]     U.S. Patent Application Publication No. 20020125576 discloses a semiconductor storage device having a smaller fuse area. In this semiconductor storage device, a thickness of each fuse is varied by changing irradiation conditions such as irradiation energy or irradiation time.  
         [0013]     Since a resistance value of a fuse is inversely proportioned to the thickness of the fuse, the thicker the fuse is, the smaller its resistance value is. Further, the thinner the fuse is, the larger its resistance value is. Bit information is defined corresponding to various resistance values of the fuses. By changing the thickness of a fuse and its resistance value, it is possible to obtain multiple-valued information more than three bits from the fuse element.  
         [0014]      FIG. 8  is a perspective view of arrangement of four fuses F 61 , F 62 , F 63  and F 64  in a conventional fuse elememt F 60 . A laser-irradiated portion  51  of first fuse F 61  is removed by laser irradiation such that only end portions  52  of fuse F 61  remains. In this state, for example, “0” information is stored in the fuse. The laser irradiated portion  51  of second fuse F 62  has comparatively thicker thickness than that of first fuse F 61 , and third fuse F 63  has comparatively thinner thickness than that of second fuse F 62 . On the other hand, a fourth fuse F 64  is not irradiated. In fuse element  60 , four resistance values are formed in a stepped manner. In this manner, four bits per one fuse are provided, and it is possible to store the fourth power of 4, i.e., 256 bits in the fuse element of the device. Thus, the fuse area of the device may become smaller than that of the binary system.  
         [0015]     However, the multiple-value technique mentioned above requires employment of various laser irradiation conditions, which are difficult to achieve. Accordingly, it is difficult to perform a redundancy in a device with lower cost and higher repeatability.  
       SUMMARY OF THE INVENTION  
       [0016]     According to an aspect of the present invention, there is provided a semiconductor device including, a semiconductor substrate having a circuit element, an insulating layer provided on the semiconductor substrate, a fuse element formed in the insulating layer, the fuse element including at least two fuse units connected in series, each of the fuse units having a resistor and a fuse connected in parallel, the fuse disposed above the resistor.  
         [0017]     According to another aspect of the present invention, there is provided a semiconductor device including, a semiconductor substrate having a circuit element, an insulating layer provided on the semiconductor substrate, a fuse element formed in the insulating layer, having at least two resistors and at least two fuses, the resistors formed of a first conductive line, connected in series, the fuses formed of a second conductive line, connected in series and disposed above the resistor, a contact element configured to connect between each of the two resistors and each of the two uses. 
     
    
     BRIEF DESCRIPTION OF THE DRAWINGS  
       [0018]      FIG. 1A  is a schematic front view of a fuse element according to a first embodiment of the present invention;  
         [0019]      FIG. 1B  is a schematic plane view of the fuse element from the upper side according to the first embodiment of the present invention;  
         [0020]      FIG. 1C  is a schematic plane view of the fuse element from the bottom side according to the first embodiment of the present invention;  
         [0021]      FIG. 2  is a schematic cross-sectional view of a semiconductor device for explaining a device structure according to the first embodiment of the present invention;  
         [0022]      FIG. 3A  is an equivalent circuit of the fuse element according to the first embodiment of the present invention;  
         [0023]      FIG. 3B  illustrates a relationship between a resistance value and a bit according to the first embodiment of the present invention;  
         [0024]      FIG. 4A  is a schematic plane view of a fuse element for explaining an occupied area according to the first embodiment of the present invention;  
         [0025]      FIG. 4B  is a schematic plane view of the fuse element for explaining an occupied area in a conventional device;  
         [0026]      FIG. 5A  is a schematic front view of a fuse element according to a second embodiment of the present invention,  
         [0027]      FIG. 5B  is a schematic plane view of the fuse element from the upper side of a semiconductor substrate according to the second embodiment of the present invention;  
         [0028]      FIG. 5C  is a schematic plane view of a fuse element from the bottom side of the semiconductor substrate according to a second embodiment of the present invention;  
         [0029]      FIG. 6  is a schematic cross sectional view of a semiconductor device for explaining a device structure according to the second embodiment of the present invention;  
         [0030]      FIG. 7  is a perspective view showing a fuse element provided in a conventional semiconductor device;  
         [0031]      FIG. 8  is a perspective view showing a fuse element provided in a conventional semiconductor device. 
     
    
     DETAILED DESCRIPTION OF THE INVENTION  
       [0032]     Embodiments of the present invention will be described below in detail with reference to the drawings mentioned above.  
         [0033]     A first embodiment of the present invention is hereinafter explained with reference to  FIGS. 1, 2 ,  3  and  4 . A semiconductor device of the first embodiment is a high density memory device having fuse elements.  
         [0034]      FIG. 1A  is a front schematic view showing a fuse elememt in the semiconductor device.  FIG. 1B  is a plane schematic view from the upper side of a semiconductor substrate (not illustrated in the figure) showing the fuse elememt in the semiconductor device. Moreover,  FIG. 1C  is a plane view from the bottom side of the semiconductor substrate showing the fuse elememt in the semiconductor device. Same reference numbers are shown or same portions to the extent convenient in the figures.  
         [0035]     As shown in  FIG. 1A , in the semiconductor device of the first embodiment, a fuse element  5  has a three fuse units Fu 1 , Fu 2  and Fu 3  connected in series. Each of three fuse units Fu 1 , Fu 2  and Fu 3  has a fuse and a resistor, respectively. Each of fuses F 1 , F 2  and F 3  and each of resistors R 1 , R 2  and R 3  are connected in parallel, respectively.  
         [0036]     Resistors R 1 , R 2  and R 3  may be formed of a first conductive wiring in a shape of a straight line in the coplanar layer through contacts  10   a . Resistors R 1 , R 2  and R 3 , contacts  10   a , and contact pads  11   a  at both end portions of the straight line are made of a silicon film doped with impurities. In this embodiment, moreover, resistors R 1 , R 2  and R 3  have the same thickness and the same length.  
         [0037]     Fuses F 1 , F 2  and F 3  are formed of a second conductive wiring above resistors R 1 , R 2  and R 3 , and are connected in a shape of a straight line in the coplanar through contacts  10   b . Fuses F 1 , P 2  and F 3 , contacts  10   b , and contact pads  11   b  at both end portions of the straight line may have a sandwich structure, in which Al—Cu alloy disposed between Ti/TiN layers. Fuses F 1 , F 2  and F 3 , contacts  10   b , and contact pads  11   b  at both ends of the straight line have the same thickness. Each of fuses F 1 , F 2  and P 3  has the same length.  
         [0038]     Moreover, resistors R 1 , R 2  and R 3  and contacts  10   a  are arranged directly above fuses F 1 , F 2  and F 3  and contacts  10   b , respectively. Contacts  10   a  and  10   b , and contact pads  11   a  and  11   b  are connected with contact plugs  16  made of Al—Cu alloy, respectively. In other words, fuse F 1  and resistor R 1 , a fuse F 2  and resistor R 2 , and fuse F 3  and resistance R 3  are connected in parallel via contact plugs  16 , respectively. Fuse F 1  and resistor R 1 , fuse F 2  and resistor R 2 , and fuse F 3  and resistor R 3  form fuse units Fu 1  to Fu 3 , respectively. Fuse units Fu 1 , Fu 2  and Fu 3  are connected in series.  
         [0039]     In addition, contacts  10   a  and  10   b  have the same shape of contact pads  11   a  and  11   b , however, contacts  10   a  and  10   b  may be formed smaller than contact pads  11   a  and  11   b . Contact pads  11   a  and  11   b  at the both end portions of fuse elememt  5  are connected to a readout circuit by a wiring layer. (not illustrated in the figure). Storage information on fuse elememt  5  is transmitted to the readout circuit through contact pads  11   a  and  11   b.    
         [0040]     Typically, resistance values of fuses F 1 , F 2  and F 3  are designed to be lower than resistance values of resistors R 1 , R 2  and R 3  by two digits or more. As shown in  FIG. 1B , fuses F 1 , F 2  and F 3  have the same width. On the contrary, as shown in  FIG. 1C , resistor R 1 , resistor R 2  and resistor R 3  have the widest width, the middle sized width and the narrowest width, respectively. Since resistors R 1 , R 2  and R 3  are typically made of the same material and have the same thickness, the resistance values r1, r2 and r3 corresponding to resistors R 1 , R 2  and R 3 , respectively, are inversely proportional to the width of resistors R 1 , R 2  and R 3 . Therefore, in  FIG. 1C , the resistance values of the resistors R 1 , R 2  and R 3  are set to r1&lt;r2&lt;r3.  
         [0041]     When none of fuses F 1 , F 2  and F 3  are cut off, a resistance of fuse element  5  is dominated by the resistance of the fuse connected in parallel, and the resistance value of fuse element  5  indicates the resistance of the fuses, which is almost near zero.  
         [0042]     On the other hand, when each one of fuses F 1 , F 2  and F 3  is blown out, the resistance of the fuse becomes infinitely large. For this reason, the resistance value of resistors R 1 , R 2  and R 3  governs the resistance of fuse element  5 .  
         [0043]      FIG. 2  is a cross-sectional view showing a portion of the semiconductor device where fuse elememt  5  in  FIG. 1  is incorporated on a semiconductor substrate  21 . In  FIG. 2 , four fuse elememt  5  arranged in parallel between the upper surface and the bottom surface on semiconductor substrate  21 .  
         [0044]     Four resistors R 1  (R 2 , R 3 ) having predetermined thickness are formed in a layer near semiconductor substrate  21 . Four fuses F 1  (F 2 , F 3 ) having predetermined thickness are formed in a layer far from semiconductor substrate  21 . These resistors R 1  (R 2 , R 3 ) and fuses F 1  (F 2 , F 3 ) are formed in an insulating film  22 , such as a silicon-dioxide film, on semiconductor substrate  21 .  
         [0045]     Furthermore in detail, circuit elements of, for example, a MOS transistor are separately formed from a fuse circuit in semiconductor substrate  21 . On semiconductor substrate  21 , a lower wiring, i.e., a first conductive wiring  23  is formed via an insulating film  22   a . Resistors R 1 , R 2  and R 3 , contacts  10   a , and contact pads  11   a  (not illustrated in the figure) are also formed of first conductive wiring  23 . First conductive wiring  23  is connected with upper wiring, which is second conductive wiring  24 , which is formed on insulating film  22   b , through contact plug  26  disposed in insulating film  22   b.    
         [0046]     Fuses F 1 , P 2  and F 3 , contacts  10   b , and contact pads  11   b  (not illustrated in the figure) are formed of second conductive wiring  24 . Insulating film  22   c  may be formed on second conductive wiring  24 . Furthermore, a protect film etc. (not illustrated in the figure) is formed on insulating film  22   c  except for the portion above fuses F 1 , F 2  and F 3  etc.  
         [0047]     In one embodiment, a silicon-dioxide film may be used as insulating film  22   c  wrapping fuses F 1 , F 2  and F 3 . The film thickness of insulating film  22   c  is selected to suit for laser melting conditions.  
         [0048]     While this embodiment is described with three kinds of insulating films, however, each of the insulating films may not be limited to a monolayer and same types of an insulating film.  
         [0049]     Next, a laser melting of fuse elememt  5  is explained. Fuses F 1 , F 2  and F 3  in fuse elememt  5  are irradiated with a laser beam. A beam diameter, an output power, a pulse width, etc. of the laser beam are adjusted by using conventional fuse melting equipment (not illustrated in the figure). A focus of the laser beam may be selected for the optimum condition.  
         [0050]     Although insulating film  22   c  hardly absorbs the laser power, insulating film  22   c  helps keep temperature of a material to which the laser beam is applied. Fuses F 1 , F 2  and F 3  are heated by laser irradiation, consequently, the temperature of the upper region in fuses F 1 , F 2  and F 3  rises rapidly. The upper region in fuses F 1 , F 2  and F 3  liquefies and eventually, a portion of the liquefied region vaporizes.  
         [0051]     As a result, pressure in insulating film  22   c  rises and the portion of insulating film  22   c  near the fuse fusion is blown away. Simultaneously, the overheated region in fuses F 1 , F 2  and P 3  evaporates, and fuses F 1 , F 2  and F 3  are cut off. After the portion of insulating film  22   c  blank away, the pressure falls to the atmosphere value.  
         [0052]     The side and lower portion in fuses F 1 , F 2  and F 3  are exposed to the increased pressure mentioned above. Therefore, the horizontal distance between F 1 , F 2  and F 3 , the perpendicular distance between F 1 , F 2  and F 3  and resistors R 1 , R 2  and R 3  connected in parallel are important. In order to avoid the problem on the pressure, the perpendicular distance between F 1 , F 2  and F 3  and resistors R 1 , R 2  and R 3  may be to be increased. For example, resistances R 1 , R 2  and R 3  may be formed in the same layer as the lowest layer or near first conductive wiring  23  in a multilevel interconnection structure of the semiconductor device as shown in  FIG. 2 .  
         [0053]     On the other hand, fuses F 1 , F 2  and F 3  might be formed of second conductive wiring  24 , which is an upper metal wiring in the multilevel interconnection structure.  
         [0054]     As the minimum distance may depend on a material and a shape of a fuse, the distance may be empirically obtained through research of the optimal conditions. A structure of the multilevel insulating film  22  alleviates stress as in the perpendicular direction, Consequently, the structure makes it possible to reduce the distance as compared to a case of a monolayer structure.  
         [0055]     A storage capacity of the fuse elememt having a fuse and a resistance is explained with reference to  FIG. 3 .  FIG. 3A  shows an equivalent circuit of fuse elememt  5 .  FIG. 3B  is a table showing resistances obtained by the fuse cutting and information assigned to the resistances.  
         [0056]     As shown in  FIG. 3A , in ruse elememt  5 , fuse F 1  and resistor R 1 , fuse F 2  and resistor R 2 , fuse F 3  and resistor R 3  are connected in parallel, respectively. Moreover, as for fuse elememt  5 , fuse units Fu 1 , Fu 2  and Fu 3  are connected in series.  
         [0057]     As compared to resistors R 1 , R 2  and R 3 , resistance values of fuses F 1 , F 2  and F 3  are very low. Accordingly, the resistance values are approximately zero. Each resistance value of resistors R 1 , R 2  and R 3  are represented by the symbol r1, r2 and r3, respectively. In one example, resistance values r1, r2 and r3 may be set to r1&lt;r2&lt;r3.  
         [0058]     First, where fuses F 1 , F 2  and F 3  are not cut off, resistances between both ends of fuse units Fu 1 , Fu 2  and Fu 3  formed with fuses F 1 , F 2  and F 3  and resistances R 1 , R 2  and R 3 , respectively, are nearly zero. The total resistance between both ends of fuse elememt  5  combined fuse units Fu 1  to Fu 3  is also zero.  
         [0059]     For example, when only a fuse F 1  is cut off, the resistance between both ends of fuse elememt  5  is changed to r1+0+0, thus resulting in the total resistance of r1. In another example, when only a fuse F 2  is cut off, the resistance between both ends of fuse elememt  5  is changed to 0+r2+0, thus resulting in the total resistance of r2.  
         [0060]     Moreover, in another example, when fuses F 2  and F 3  are cut off, the resistance between both ends of fuse elememt  5  is changed to 0+r2+r3, thus resulting in the total resistance of r2+r3.  
         [0061]     By using the method described above, eight of total resistance value as summarized in  FIG. 3   b  may be obtained. In the case of r1=1 Ω, r2=2 Ω, and r3=4 Ω, eight kinds of the resistance value can be attained with a 1 Ω difference from zero to 7 ohm. A number of triple figures in binary digits can be assigned to eight kinds of the resistance value.  
         [0062]     For example, it is possible to assign 000 to resistance 0 and to assign 111 to resistance r1+r2+r3. That is, connecting with fuse units Fu 1 , Fu 2  and Fu 3  enables fuse elememt  5  to memorize 8-bit information.  
         [0063]     An area improved efficiency obtained by fuse elememt  5  is explained below referring with  FIG. 4 . FIG.  4 A is a block diagram of a fuse elememt  6  which can memorize 12 figures in binary digits. In fuse elememt  6 , four fuse elememts  5  (F 1  to F 3 ) with multi values are arranged in parallel. One end portion of each fuse elememt  5  is connected to a readout circuit (not illustrated) through a common wiring layer  12 , and the other end portion is connected to another readout circuit through each individual wiring (not illustrated) connected to a contact pad  11 .  
         [0064]     A dashed line circle indicates a fuse  13  that is intact, and a solid line circle indicates a cut fuse  14 . Each circle shows schematically a range influenced strongly by the laser melting. In consideration of a margin of a fuse cutting condition, a fuse elememt  6  has an arrangement that an adjoining fuse, a contact and a contact pad, etc. are not affected by a fuse cutting process. Therefore, a minimum area  18  serves as a region shown by the dotted rectangular.  
         [0065]     Storage numerical values of fuse elememt  6  are arranged by four 8-bit fuse elememts  5  connected in parallel, as shown in  FIG. 4A . For example, each fuse elememt  5  may be set to 100, 011, 001, and 101, thus resulting in totally 4096 kinds of identifications (the 4th power of 8).  
         [0066]     On the other hand, as shown in  FIG. 4B , a conventional fuse elememt  7  with same storage capacity is formed to put twelve fuses F 21 , F 22 , F 23 , F 24 , F 25 , F 26 , F 27 , F 28 , F 29 , F 30 , F 31  and F 32  in order. For example, each fuse elememt  21 ,  22 ,  23 ,  24 ,  25 ,  26 ,  27 ,  28 ,  29 ,  30 ,  31  and  32  are set to 100011001101, thus resulting in totally 4096 kinds of identifications (the 12th power of 2). One end portion of each fuse elememt  21 ,  22 ,  23 ,  24 ,  25 ,  26 ,  27 ,  28 ,  29 ,  30 ,  31  and  32  are connected to a readout circuit (not illustrated) through a common wiring layer  12 , and the other end portion is connected to another readout circuit through each individual wiring (not illustrated) connected to a contact pad  11 . In consideration of a margin of adjusting fuse element, a minimum area  19  serves as a region shown by the dotted rectangular.  
         [0067]     The end of fuses F 1 , F 2 , F 3 , F 4 , F 5 , F 6 , F 7 , F 8 , F 9 , F 10 , F 11  and F 12  are connected to a readout circuit through the common wiring layer  12  which is connected a contact pad (not illustrated in the figure).  
         [0068]     Other edges are connected to a readout circuit through the wiring layer (not illustrated in the figure) connected to the contact pad  11 . Therefore, a minimum area  19  occupied by fuse elememt in consideration of separate distance with an adjoining fuse is shown by the dotted line.  
         [0069]     As shown in  FIG. 4A , contact pads  11  of both end portion of a fuse elememt  5  are connected to a wiring layer in this embodiment. Two contacts  10  located in the middle of fuse element  5  may be used for connection with a contact plug acting as a connection with an adjoining fuse and a connection between a fuse and a downward resistance. Contacts  10  can be formed smaller in size as compared to contact pad  11 .  
         [0070]     Furthermore, an interval with an adjoining elememt is omissible at contact pad  11  of an end portion of a fuse element. As shown in  FIG. 4 ( b ), each fuse elememt is separately arranged in a conventional case, however, three fuse elememts  5  are combined in this embodiment.  
         [0071]     Moreover, taking into consideration on a fuse elememt and a wiring layer on the outside, reduction of an individual wiring layers linked to a readout circuit may be achieved in the fuse elememt of this embodiment. Although twelve wiring layers are required for twelve in conventional fuse elememt  7  as shown in  FIG. 4B , only four wiring layers is necessary in fuse elememt  6  of this embodiment, as shown in  FIG. 4A . As compared with the conventional case, a wiring layer number can be decreased to ⅓ in this embodiment.  
         [0072]     As mentioned above, the reduction of an area of a fuse elememt and a wiring layer may be enable to the reduction an area occupied by a fuse elememt in a semiconductor device to about ⅔ or ½ of a conventional example semiconductor device.  
         [0073]     In this embodiment, a conventional fuse melting equipment can be used for fuse cutting, as a fuse requested only for information on the binary. Therefore, it is not necessary to add a special function to a conventional fuse melting equipment.  
         [0074]     Moreover, it is not necessary to perform on fuse melting conditions with narrow margins. Consequently, a fuse melting with lower cost and sufficient reproducibility, without a throughput reduction may be possible.  
         [0075]     In addition, an area occupied by a fuse element in a semiconductor device may be decreased to about ⅔ to. ½, which leads to an advantage in proceeding larger capacity of a semiconductor device.  
         [0076]     A second embodiment of the present invention is hereinafter explained with reference to  FIGS. 5 and 6 . A semiconductor device of the second embodiment is basically a same memory device having fuse elements as that of the first embodiment.  
         [0077]      FIG. 5A  is a front schematic view showing a fuse elememt of a semiconductor device.  FIG. 5B  is a plane schematic view from the upper side of a semiconductor substrate showing the fuse elememt of the semiconductor device. Moreover,  FIG. 5C  is a plane view from the bottom side of a semiconductor substrate showing the fuse elememt of the semiconductor device. In addition, the same reference numbers are used to indicate the same portions as the first embodiment, and an explanation about the portions is omitted.  
         [0078]     The difference between fuse elememt  8  in this embodiment and fuse elememt  5  in the first embodiment can be seemed in the location of fuses F 41 , P 42  and P 43  formed in an upper portion of resistors R 41 , R 42  and R 43 . As shown in  FIG. 5B , fuses are located not directly above the resistor, and instead fuses are located at an area horizontally shifted from above resistors R 41 , R 42  and R 43 .  
         [0079]     In order to realize the structure mentioned above, the one end portion of each fuse F 41 , P 42  and F 43  is bent towards resistances R 41 , R 42  and R 43 . Furthermore, the other end portion of each fuse F 41 , F 42  and F 43  are extended above contact pads  11   a . A contact  10   b  and a contact pad  11   b  are arranged in the head of the Dent portion. A contact  10   b  and a contact pad  11   b  are connected to contact  10   a  and contact pad  11   a  through a contact plug  16 , respectively.  
         [0080]     As compared to the fuses of the first embodiment, the fuses F 41 , F 42  and F 43  have the increased resistance to the extent that they bent are. However, the fuses F 41 , F 42  and F 43  are designed such that the resistance of the fuses, even with the increased value, do not affect the total resistance of fuse element  8 .  
         [0081]      FIG. 6  is a cross-sectional view showing a typical structure where fuse elememt  8  is located in a semiconductor device  2  formed on a semiconductor substrate  21 . This figure shows four fuse elememts  8  juxtaposed in parallel by the upper surface towards the bottom surface of semiconductor substrate  21 . Two fuse elememts  8  shown in  FIG. 5C  are arranged at the left-hand side of the structure. Another two fuse elememts  8  shown in  FIG. 5C  are arranged with mirror symmetry of the left-hand side at right-hand side of the structure. The position of a fuse F 41  is established in the same position as that of the first embodiment. Consequently, the structure is modified. The position of two resistors R 41  at the left-hand side is off to the left as compared with the position of the resistance in the first embodiment, and that of two fuses in the right-hand side fuses  8  is off to the right as compared with that of the fuse in the first embodiment.  
         [0082]     In this embodiment, two sets of modified fuse elements are located horizontally at both the left-hand side and the right-side hand. On the other hand, only one set of modified fuse element located in the structure also might be effective.  
         [0083]     A semiconductor device according to the second embodiment, has effects, in addition to the effects obtained by the first embodiment.  
         [0084]     As the distance between fuse F 41  and resistor R 41  separates farther away in this embodiment, propagation of the induced stress, a crack, and similar effects is reduced when a laser melting condition is the same as the first embodiment. In other words, the long distance allows a more powerful laser melting condition. A laser process in a short time leads to raise a throughput.  
         [0085]     Moreover, since a fuse can be brought close to semiconductor substrate  21 , miniaturization of a wiring layer is possible and laser melting becomes easy.  
         [0086]     Furthermore, since a fuse and a contact pad can separate widely, it is possible to form a smaller fuse For this reason, a miniaturization of a fuse elememt is possible and an occupancy area of a fuse elememt in a semiconductor device can be reduced.  
         [0087]     Other embodiments of the present invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and the example embodiments in this disclose be considered as exemplary only, with a true scope and spirit of the invention being indicated by the claims that follow. The invention can be carried out by various modifications within a range not deviated from the gist of the invention.  
         [0088]     For example, a set of two fuse units also could improve an efficiency of an occupancy area as compared with a conventional case.  
         [0089]     Furthermore, a set of more than four fuse units might be useful in order to improve a higher efficiency of an occupancy area. On the other hand, it is necessary to distinguish the resistance value of each resistors clearly in this case. Therefore more precise fabrication and accurate measurement of resistances is required.  
         [0090]     Also, a resistor or a fuse could be formed also in a layer other than a wiring layer of multilevel interconnection.  
         [0091]     Consequently, an optimal resistance and a thickness, etc. can be chosen for a resistance or a fuse, and a fuse elememt having high controllability can be formed. In addition, a width of a resistance or a fuse might be fixed and a film thickness of a resistance or a fuse may be changed. Moreover, a resistance can also be changed by varying both the film thickness and width.  
         [0092]     Moreover, when changing a resistance value of resistors widely, a suitable material, such as silicon with controlling impurity concentration may be selected for higher resistance example, and another a suitable material, such as metal or an alloy for lower resistance example may be selected.  
         [0093]     Both a monolayer and a multilayer may be used for a structure of a fuse element. A suitable combination between these materials, film thicknesses and film widths could be utilized.  
         [0094]     Furthermore, a monolayer metal, a metal material, and a conductive material with a probability of laser melting are used for fuse materials.  
         [0095]     It may be possible that a resistance value of a fuse may be close similar to resistance value of a resistor.  
         [0096]     Moreover, a fuse and a resistor might be connected indirectly through a middle conductive wiring between a first conductive wiring and a second conductive wiring. A fuse or a resistor might be bent in the connection.