text: <?xml version="1.0" encoding="UTF-8"?>
  <Root MajorVersion="0" MinorVersion="33">
    <CompositeFile CompositeFileTopName="bd_a493" CanBeSetAsTop="true" CanDisplayChildGraph="true">
      <Description>Composite Fileset</Description>
      <Generation Name="SYNTHESIS" State="GENERATED" Timestamp="1519241076"/>
      <Generation Name="IMPLEMENTATION" State="GENERATED" Timestamp="1519241076"/>
      <Generation Name="SIMULATION" State="GENERATED" Timestamp="1519241076"/>
      <Generation Name="HW_HANDOFF" State="GENERATED" Timestamp="1519241076"/>
      <FileCollection Name="SOURCES" Type="SOURCES">
        <File Name="ip/ip_0/bd_a493_xsdbm_0.xci" Type="IP">
          <Instance HierarchyPath="xsdbm"/>
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="SYNTHESIS"/>
          <UsedIn Val="IMPLEMENTATION"/>
          <UsedIn Val="SIMULATION"/>
        </File>
        <File Name="ip/ip_1/bd_a493_lut_buffer_0.xci" Type="IP">
          <Instance HierarchyPath="lut_buffer"/>
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="SYNTHESIS"/>
          <UsedIn Val="IMPLEMENTATION"/>
          <UsedIn Val="SIMULATION"/>
        </File>
        <File Name="synth/bd_a493.v" Type="Verilog">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="SYNTHESIS"/>
          <UsedIn Val="IMPLEMENTATION"/>
        </File>
        <File Name="sim/bd_a493.v" Type="Verilog">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="SIMULATION"/>
        </File>
        <File Name="bd_a493_ooc.xdc" Type="XDC">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="SYNTHESIS"/>
          <UsedIn Val="IMPLEMENTATION"/>
          <UsedIn Val="OUT_OF_CONTEXT"/>
        </File>
        <File Name="hw_handoff/cl_debug_bridge.hwh" Type="HwHandoff">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="HW_HANDOFF"/>
        </File>
        <File Name="hw_handoff/cl_debug_bridge_bd.tcl">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="HW_HANDOFF"/>
        </File>
        <File Name="synth/cl_debug_bridge.hwdef">
          <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
          <Library Name="xil_defaultlib"/>
          <UsedIn Val="HW_HANDOFF"/>
        </File>
      </FileCollection>
    </CompositeFile>
  </Root>
  