METHOD AND STRUCTURE FOR ADHERING MSQ MATERIAL TO LINER OXIDE

Abstract: A method for depositing a liner dielectric on a semiconductor substrate provides for sufficient adhesion of low dielectric constant spin-on materials among metal layers in sub-micron processes. In an example embodiment, a method for adhering MSQ provides for a liner oxide on an aluminum alloy layer on a semiconductor substrate. First, the substrate is placed into a PECVD environment. A gas mixture of trimethylsilane and N>2<O is introduced into the PECVD environment at a trimethylsilane-to-N>2<O ratio of about 1:20 to 1:30. The gas mixture is reacted to deposit an oxide liner of a predetermined thickness. Adjusting the gas mixture trimethylsilane-to-N>2<O ratio to about 1:3 to 1:7 over the course of about 5 to 20 seconds, and sustaining the reaction thereof, deposits a methyl doped oxide.

Description: Method and structure for adhering MSQ Material to Liner oxide FIELD OF INVENTION The present invention is generally directed to the manufacture of a semiconductor device. In particular, the present invention relates to a process that provides for improving the adhesion of methyl silsesquioxane (MSQ) film to a liner oxide. BACKGROUND OF INVENTION As devices scale down to the sub-micron level, electrical characteristics such as capacitance that were negligible in devices having dimensions in multiples of microns, have become significant. For example, in a sub-0.20 μm process there has been a renewed interest in materials with a low dielectric constant (i.e., "low k"). A goal in processing sub-micron devices is to maintain a level of gate capacitance while minimizing the gate-to-source and gate-to-drain capacitance. As the oxide is made thinner the capacitance increases as shown in the relationship: (~< ε o ε sto 7 . m Λ t ox where A = area of gate ε st o = dielectric constant (or relative permittivity of SiOz taken as 3.9) t ox = oxide thickness The gate-to-drain capacitance is especially critical for transistor performance as it is amplified during switching due to the Miller effect. For example, in a series of logic stages, the equivalent capacitive loading to the previous logic stage is the gate-to-source capacitance multiplied by a factor of 1 plus the gain of the transistor. If the transistor has a gain of 100, the observed input capacitance would be 101 times the gate-to-drain capacitance. Consequently, it is desirable to not alter the parameters that tend to increase that capacitance. Therefore, using a dielectric material having a lower dielectric constant lowers the capacitance. It is advantageous to use lower k materials throughout the integrated circuit design where possible to minimize the parasitic capacitance. The requirement for low k materials for sub-quarter micron and smaller devices has renewed the interest in spin-on dielectrics such as methyl silsesquioxane (MSQ) and hydrogen silsesquioxane (HSQ). MSQ has a dielectric constant of -2.9. The empirical formula of MSQ is CH 3 SiOι.s. The addition of organic side groups to the basic O-Si-O backbone results in improved crack resistance of the films. The structure has a lower density and hence a lower dielectric constant than that of SiO 2 . In an example process, it is a challenge to integrate MSQ as a low k dielectric. MSQ and PECVD (plasma enhanced chemical vapor deposition) oxide do not adhere well to one another owing to the presence of methyl groups on the surface. The material has significant methyl content up to about 25%. The presence of methyl groups makes the film hydrophobic, as it is difficult to form SiOH bonds by breaking the Si-CH 3 bonds. FIG. 1 depicts a substrate 100 having metal lines 110. The de-lamination of MSQ 130 from the liner oxide 120 may degrade performance of the device There exists a need to provide for the adhesion of MSQ to the PECVD oxide that resists de-lamination enabling the use of this low k dielectric to improve device yield and product performance. SUMMARY OF INVENTION The present invention is exemplified in a number of implementations, one of which is summarized below. It is a challenge to obtain sufficient adhesion of methyl silsesquioxane (MSQ) to aluminum alloys when MSQ is used as a gap-filling dielectric. Adhesion may be improved by using a liner dielectric that exhibits good adhesion to the aluminum on one hand, yet good adhesion to MSQ on the other. However, the MSQ layer may de-laminate if there is an abrupt interface between liner dielectric and the MSQ. A transition is made in the liner dielectric between silicon dioxide to a methyl-doped oxide, each film providing sufficient adhesion to aluminum alloy and MSQ, respectively. A method for depositing a liner dielectric on a semiconductor substrate provides for sufficient adhesion of low dielectric constant spin-on materials. In an example embodiment, on a semiconductor substrate, there is a method of adhering a spin-on dielectric on a metal layer. A first-predetermined thickness of a liner dielectric is deposited on the metal layer. The liner dielectric has a chemical affinity to the metal layer. A transition layer of a second predetermined thickness is formed on the liner dielectric; the transition layer has less chemical affinity to the metal layer and increasing chemical affinity to the spin-on dielectric as the thickness of the transition layer increases. A third predetermined thickness of liner dielectric is deposited on the transition layer; the liner dielectric has a chemical affinity to the spin-on dielectric. In another example embodiment, a method for adhering silsesquioxane compounds, provides a liner dielectric on an aluminum alloy metal layer on a semiconductor substrate, the method comprises placing the substrate in a CND environment. A gas mixture comprising a precursor gas and Ν 2 O is introduced into the CVD environment. The ratio of precursor gas-to-N 2 O is predetermined. The gas mixture is reacted to deposit the liner dielectric of a predetermined thickness. An additional feature of this embodiment, is the during the reacting of the gas mixture, the precursor-to-N 2 O ratio may be adjusted so that silicon dioxide is deposited on the aluminum alloy metal layer a first predetermined thickness. By re-adjusting the precursor gas-to-N 2 O ratio, methyl doped oxide of a second predetermined thickness is deposited on the first predetermined thickness of the silicon dioxide. A further feature of this embodiment is wherein the re-adjusting of the precursor gas-to-N 2 O ratio produces a transition in the liner dielectric from a region of silicon dioxide to a region of methyl doped oxide. The above summary of the present invention is not intended to represent each disclosed embodiment, or every aspect, of the present invention. Other aspects and example embodiments are provided in the figures and the detailed description that follows. BRIEF DESCRIPTION OF THE DRAWINGS The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which: FIG. 1 is a cross-section of a device structure depicting MSQ delaminating from the liner oxide; FIG. 2A is a cross-section of a device structure at deposition of liner oxide; FIG. 2B is FIG. 2A after a transitional layer of methyl doped oxide is formed on the liner oxide in an embodiment according to the present invention; FIG. 2C depicts FIG. 2B after deposition of MSQ; and FIG. 2D depicts FIG. 2C after cap oxide. While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and will herein be described in detail. DETAILED DESCRIPTION The present invention has been found to be useful and advantageous in connection with providing more reliable adhesion between the liner oxide and methyl silsesquioxane (MSQ) spin-on material. In the discussion that follows, a MOS structure is used to describe an example implementation of the invention. However, the invention is not so limited. In an example process according to the present invention, after deposition of the liner oxide on a semiconductor substrate, a transition layer is formed thereon. The transition layer provides a bridge between the MSQ and liner oxide. On one side of the transition layer in contact with the liner oxide, its physical and chemical properties are similar to that of the liner oxide. On the other side of the transition layer in contact with MSQ, the transition layer chemical and physical properties are similar to that of MSQ. In that the properties in the transition layer are matched at the MSQ/transition layer interface and the liner oxide/transition layer interface, there is no abrupt interface that may de-laminate during subsequent processing to a mismatch of properties between the interfaces. FIGS. 2 A - 2D depict a series of steps involved in improving the adhesion of MSQ to a liner oxide. Refer to FIG. 2A, a semiconductor substrate 200 is at the metallization stages of fabrication, underlying components such as transistors, resistors (not illustrated) are connected to one another through with metal lines 210. Per design rule requirements of a given process, metal lines 210 are spaced apart at least a minimum distance from each other. The spaces 230 between the metal lines are typically filled with a dielectric. As the device dimensions decrease there is a need to minimize the capacitance and use a low k dielectric such as MSQ or HSQ. In an example embodiment according to the present invention, prior to applying the spin-on dielectric, the semiconductor substrate is placed into a plasma-enhanced chemical vapor deposition chamber (PECND) chamber. The transitional liner oxide may be made using trimethylsilane or tetramethylsilane as precursors for forming the methyl doped oxide film. Whether oxide or a methyl-doped oxide is deposited on the substrate is determined by the trimethylsilane to Ν 2 O ratio. At a high N 2 O flow, a silicon dioxide layer 220a forms and deposited onto the aluminum metal at a thickness of about 25θA. Silicon dioxide adheres well to the aluminum metal lines. Depending upon the chemistry of the deposition process, the ratio of silicon- to-oxygen may vary. For example, the process may form "silicon-rich" oxide, SiO. To include the variations in stoichiometry, t is appropriate to depict the formula as Si x O y . Refer to FIG. 2B. Later in the deposition, the N O is gradually decreased to form about 25θA of methyl doped oxide 220b in the liner. The transition between silicon dioxide 220a and the methyl-doped oxide 220b is gradual. After the deposition the substrate is removed from the chamber. In another example process, the silicon dioxide layer 220a may be formed in a separate chamber and the methyl-doped oxide 220b may be formed in another. Having deposited a transitional liner oxide of oxide 220a and methyl doped oxide 220b, the spin-on MSQ or HSQ may be applied. Refer to FIG. 2C. The MSQ layer 240 fills in the spaces 230 between metal lines 210. Refer to FIG. 2D. Upon the MSQ layer 240 a cap oxide layer 250 is applied. Depending upon specific process requirements, the cap oxide layer 240 is planarized so that the device may be further processed. If another metal layer is used in the device design, the aforementioned process may be repeated so that low k dielectric may be applied between the metal lines. In an example process according to the present invention, the PECVD chamber may be of a number of manufacturers such as Applied Materials or Novellus. At a temperature of about 150°C to about 400°C, at a pressure of about 2 to 10 Torr, with RF power in the range of about 50 Watts to 250 Watts, the SiO 2 is deposited on the metal. The SiO 2 is made from one of the precursor gases, trimethylsilane, SiH(CH 3 ) 3 or tetramethylsilane, Si(CH 3 ) 4 combined with N 2 O at a ratio of about 1:20 to about 1:30. The flow rates are about 10 seem to 60 seem for precursor gas and about 200 seem to about 1800 seem. After about lOOA to about lOOOA of liner oxide is deposited the gas mixtures are transitioned over the course of about 3 to 25 seconds. After the transition, methyl doped oxide is deposited. The precursor gas, trimethylsilane, SiH(CH 3 ) 3 or tetramethylsilane, Si(CH 3 ) and N 2 O are at a ratio of about 1:3 to about 1:7. Flow rates for the precursor gas and N 2 O range from about 10 seem to about 60 seem and 30 seem to about 360 seem, respectively. While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention, which is set forth in the following claims.

Claims: CLAIMS: 1. A semiconductor device comprises a stack of a patterned metal layer, a layer of a first liner dielectric, a layer of a second liner dielectric and a layer of a spin-on dielectric, which second liner dielectric has less chemical affinity to the metal and more chemical affinity to the spin-on dielectric than the first liner dielectric. 2. A semiconductor device according to Claim 1, characterized in that: the first liner dielectric is chosen from the group of silicon dioxide, silicon-rich oxide and SijςOy, in which x=l and 0.48 < y < 2, and the second liner dielectric is a methyl doped oxide. 3. A semiconductor device according to Claim 1 or 2, characterized in that between the layers of the first and the second liner dielectric a transition layer is present with a composition that varies from the first liner dielectric to the second liner dielectric in a direction from the metal layer to the layer of the spin-on dielectric. 4. A semiconductor device according to any of the Claims 1 to 3, wherein the layers of the first and the second liner dielectric have each a thickness in the range of 5 to 100 nm. 5. A semiconductor device according to Claim 3 or 4, wherein the transition layer has a thickness in the range of 10 to 200 nm. 6. A semiconductor device according to Claim 1 or 2, characterized in that the spin-on dielectric includes at least one of the folowing: methylsilsesquioxane, hydrogen silsesquioxane. 7. A method of manufacturing a semiconductor device, in which method a spin- on dielectric is adhered to a metal layer, characterized in that the method comprises the steps of: depositing a layer of a first liner dielectric on the metal layer; forming a transition layer on the first liner dielectric; depositing a layer of a second liner dielectric on the transition layer, providing the spin-on dielectric, which second liner dielectric has less chemical affinity to the metal and more chemical affinity to the spin-on dielectric than the first liner dielectric. 8. A method as claimed in Claim 7, characterized in that the layers of the first and the second liner dielectric are deposited by plasma-enhanced chemical vapour deposition (PECVD) or chemical vapour deposition (CVD) using a precursor gas, that is blended with nitrogen oxide (N 2 O) in predetermined ratios. 9. A method as claimed in Claim 8, characterized in that the predetermined ratio to yield the first liner dielectric is transitioned to yield the second liner dielectric, therewith forming the transition layer. 10. A method according to Claim 9, wherein the predetermined ratio of precursor gas to N 2 O to form the first liner dielectric is in the range of 1:20 to 1:30 and the predetermined ratio to form the second liner dielectric is in the range of 1:3 to 1:7.

Inventors: ANNAPRAGADA RAO V, ANNAPRAGADA, RAO, V.
Applicants: KONINKL PHILIPS ELECTRONICS NV, KONINKLIJKE PHILIPS ELECTRONICS N.V.
Application year: 2001
Main classification: H01L21
IPC codes: H01L21