MONOPOLAR, SYNCHRONIZED COMMUNICATION SYSTEM

Abstract: A communication protocol facilitates transmission at maximum rates for various types of cables. The protocol can be used to transmit information between a common control unit (12) and a plurality of spaced apart devices (18, 20) coupled thereto. Alternately, the protocol can be used for transmission of information between devices. One control unit (12) or device (18, 20) transmits clock pulses, while in a low impedance state. The devices (18, 20) respond to the clock pulses and transmit data on the communication link (14) in a low impedance state, when the source of clock pulses assumes a high impedance state. One or more features of transmitted signals can be used to implement one or more synchronized functions.

Description: MONOPOLAR, SYNCHRONIZED COMMUNICATION SYSTEM Field of the Invention: The invention pertains to apparatus and methods for communicating signals between processors in multi-processor systems. More particularly, the invention pertains to such systems wherein the processors communicate with one another via a communications medium as in a local area network. Background of the Invention: Communications circuitry for use in multi-processor systems dedicated to monitoring or supervising regions is known. One example is disclosed in Tice et al U.S. Patent 4,916,432 entitled Smoke and Fire Detection System Communication. Another is disclosed in Tice U.S. Patent 5,525,962 entitled Communication System and Method. Both of the noted patents are assigned to the assignee hereof and are hereby incorporated herein by reference. While known systems are useful and have been effective, it would be desirable to be able to more completely separate data from clock signals during the communication process. Further, it would be desirable to be able to provide a substantially collision free communication environment. Such an environment would be useful in supervision or alarm systems as well as in general purpose local area networks. Summary of the Invention: A communications apparatus utilizes multi-polarity, representations for clock and data pulses. Clock pulses are transmitted from a source in a first polarity, in a communications medium as voltage pulses. The source transmits clock pulses with a low output impedance. In-between clock pulses, the source switches to a high output impedance. At least some of the data pulses are transmitted with the same polarity, on the medium, as voltage pulses. Most of the data pulses are bracketed by pairs of clock pulses. In one aspect data pulses, for example representing a logical "one", can be transmitted as substantially constant width pulses with logical "zero" being represented by absence of a pulse. Alternately, data can be represented as variable width voltage pulses. A logical "one" can be transmitted with a first width and a logical "zero" transmitted with another width. In one aspect, the source can, but need not, correspond to a common control element. Energy can be supplied, in one embodiment, to a plurality of spaced part units coupled to the medium, at least, when the clock pulses are being generated by the control element. Data can be transmitted by the control element, or by another of the units coupled to the medium. In yet another aspect, the control element, or, another timing unit can provide framing signals for messages along with the clock pulses to synchronize communications on the line. In this type of embodiment, the units can receive and store electrical energy between framing signals. In another embodiment, the units can each include energy storage circuit which can intermittently receive electrical energy form the medium. Drive for data signals from a unit, can be provided by the stored energy. Subsequently, for example between framing signals, the energy storage circuit in the unit can be recharged. Other advantages include: The clocking waveform and the device data waveform will never occur at the same time. This makes it possible to implement a lockout design in the detection circuit that will tend to prevent a false clock or data detection from "ringing" on the line during the driving of the clock and data voltage waveforms. A device wired backwards will not short out the communication wiring. The system can determine which devices are wired backwards without interference with the devices that are wired correctly. In order to minimize "ringing and other distortions" on the wiring during communications, an adjustable waveform shape can be driven from the power source for clocking. The "slew rate" or transition rate of the voltage from one level to another can be adjusted to compensate for various wiring configurations. This will tend to minimize distortion of the waveform during communications. This waveform adjustment will be a function of: propagation times for the signals on the wiring due to lengths and characteristic impedances of the wires, errors occurring in the communications which is monitored by every device on the loop, and waveform analysis at a central point, most likely the power source for clocking. In yet another aspect, bytes of data can be transmitted with single intervening clock signals. Alternately, transmission can be implemented with only a single synchronizing signal followed by a string of data such as one or more bytes. Collision free communications can be accomplished by having the devices monitor the communication line voltages while they are transmitting. Any mismatch in voltage causes a transmitting device to drop off the line and wait for the next access period to start transmitting again. Various functions can be synchronized throughout a system using features of communications signals. These include the presence or absence of predetermined voltages or currents present on a communications link. Numerous other advantages and features of the present invention will become readily apparent from the following detailed description of the invention and the embodiments thereof, from the claims and from the accompanying drawings. Brief Description of the Drawings: Fig. 1 is a block diagram of a system in accordance with the present invention; Fig. 1 A is a block diagram of communication line interface circuitry; Fig. 2 is a block diagram of an electrical unit usable with the system of Fig. 1; Fig. 3 is a set of timing diagrams illustrating a communications protocol usable with the system of Fig. 1 ; Fig. 4 is a more detailed diagram of a communication signal of Fig. 3; Fig. 5 is a diagram illustrating an alternate form of a communications signal; Fig. 6 is a diagram illustrating yet another form of a communications signal; Fig. 7 is an over-all diagram of yet another communications signal; Fig. 8 illustrates in more detail aspects of the signal of Fig. 7; Fig. 9 illustrates additional aspects of the signal of Fig. 7; and Fig. 10 illustrates further aspects of the signal of Fig. 7. Detailed Description of the Preferred Embodiments: While this invention is susceptible of embodiment in many different forms, there are shown in the drawing and will be described herein in detail specific embodiments thereof with the understanding that the present disclosure is to be considered as an exemplification of the principles of the invention and is not intended to limit the invention to the specific embodiments illustrated. Fig. 1 illustrates a system 10 which can be used for monitoring a plurality of conditions in one or more regions to be supervised. The system 10 includes a common control unit 12 which could be implemented as one or more interconnected programmed processors and associated, prestored instructions. The unit 12 includes an interface 12a for coupling, for example, to a communications medium 14, illustrated in Fig. 1 for exemplary purposes only as an optical or electrical cable. Coupled to medium 14 is a plurality of ambient condition detectors 18 and a plurality of control or function units 20. It will be understood that the relative arrangement of the members of the pluralities 18 and 20 relative to the medium 14 is not a limitation of the present invention. The unit 12 can communicate with members of the pluralities 18 or 20, or these members can communicate among themselves using a protocol to be discussed subsequently. The members of the plurality 18 can include intrusion sensors, position sensors, gas sensors, fire sensors such as smoke sensors, thermal sensors or the like, and gas sensors, all without limitation. The members of the plurality 20 can include solenoid actuated control or function implementing units, display devices, printers or the like. Also coupled to the control unit 12 via a medium 24, illustrated for example as a pair of electrical cables, is a plurality 26 of alarm indicating output devices. These could include audible or visible output devices without limitation, speech output devices and the like. The devices 26 are intended to broadcast a message, which might indicate alarm conditions, in one or more predetermined regions. Fig. 1A illustrates additional details of interface 12a. The interface includes frame/clock drive circuitry 12b which is coupled to controllable switches 12c-l , -2. Switches 12c-l, -2 provide a short circuit path, when closed, around relatively high impedance elements Rl and R2. Data drive circuitry 12d, data receive circuitry 12e and clock receive circuitry 12f are all coupled across communication link 14. Interface 12a receives control signals from control element 12g which could be implemented with a programmed processor, associated preprogrammed instructions and interface circuits. It will also be understood that element 12g could receive via link 14, or any other selected input additional instructions, programs or data which could be stored therein for later execution or analysis, respectively. In over-all operation, interface 12a via driver 12b provides framing and clock signals of a first polarity at a time when switches 12c-l, -2 are in a short circuit or closed state thereby presenting a low output impedance to the link 14. The clock receive circuitry 12f detects signal levels associated with clock pulses. It will be understood that the frame and clock signals impressed on the link 14 are voltage signals of a predetermined amplitude, for example 24 volts and 5 volts, respectively. Interface 12a will switch to a high impedance output state, switches 12c- 1 , -2 effectively being open circuited, at a time when drive circuitry 12b is effectively outputting a zero volt signal. During this time interval data from units in pluralities 18 or 20 can be coupled to medium or link 14 with a second or different polarity, which could be opposite of the first polarity and received in data receive circuitry 12e. Alternately, during these time intervals interface 12a can transmit data via data drive circuits 12d to the members of the pluralities 18 or 20. Data receive circuitry 12e includes one or more latches which retain data from the link 14 until reset. If a single latch is used, when the drive circuitry 12b sends the next clock pulse, that data latch can be reset. Resetting takes place when clock receiver circuitry 12f detects the next clock pulse. The final data value is retained in the storage element in receiver 12e and is reset at the start of the next frame. Where a plurality of data latches is provided, they could be reset simultaneously using a frame end signal. Fig.2 illustrates an exemplary electrical unit 30 usable with the system 10. The electrical unit 30 could, without limitation, correspond to a member of the plurality of detectors 18. In this instance, the unit 30 would incorporate an appropriate sensor 32a, illustrated in phantom. Alternately, the unit 30 could correspond to a member of the plurality of function modules 20. In this instance, the unit 30 would include output function implementing circuitry 32b illustrated in phantom. The unit 30 would also include control circuitry 34. The circuitry 34 could be implemented using one or more programmed processors in combination with other hardwired logic circuits. In this embodiment, prestored, executable instructions implement various sensing, processing, communicating and transducer control functions. If desired, instructions can be downloaded from another unit and stored locally. The unit 30 also includes a power supply 36 which, is illustrated in Fig. 2, could receive electrical energy from the communications medium 14. That energy could in turn be made available to the components of the unit 30. Alternately, the unit 30 could contain a power supply energized via a battery or another source without limitation. Unit 30 also includes an interface circuitry indicated generally at 38. The interface circuitry 38 facilitates bidirectional communication with communication signals on the medium 14. For purposes of communicating with the common control unit 12, any other member of the plurality 18 or the plurality 20 detection circuits 38a, 38b and 38c are also provided. In accordance with the communications protocol provided on the medium 14, clock detection circuitry 38a detects those signals which have a first polarity relative to the communications medium 14. Threshold detection circuitry 38b detects those electrical signals which exhibit a second or opposite polarity relative to the medium 14. Circuitry 38c detects message framing signals. Those signals detected by threshold circuitry 38a, clock pulses in accordance with the communications protocol system 10, can be presented on a line 40a to the control element 34. Additionally, those signals detected by circuitry 38b, in accordance with the protocol of the system 10, can be presented as data pulses on a line 40b. Control element 34 is also able to communicate via a line 40c and interface circuitry 38 with either the common control unit 12 or members of the plurality 18 or 20 without limitation. Control circuitry 34 can also include data input/output comparison circuitry 34a. Circuitry 34a can be implemented in whole or in part using hardwired or programmed circuitry. It will be understood that one use of the protocol herein is being discussed with respect to the system 10. However, the purpose or function of the system 10 is not a limitation of the present invention. The present protocol could be used with any distributed unit communication system without departing from the spirit and scope of the present invention. Fig. 3 is a set of timing diagrams which further illustrates the communication protocol. A voltage signal 50 can be impressed upon the communications medium 14 by either control unit 12 or, if desired, one of the members of the pluralities 18 or 20. The waveform 50 provides a message framing signal bounded by transitions 50a, indicating a message start and 50b indicating a message termination. Between message intervals, waveform 50, relative to the medium 14, exhibits a relatively high DC voltage level. During inter-message intervals, waveform 50c could be coupled to the medium 14 via a power supply in unit 12 with a low output impedance. If desired, electrical energy can be supplied from the control unit 12 to the members of the pluralities 18 and 20 during these time intervals. Interface circuitry 38c, for example in exemplary unit 30, is able to detect the start of a message indicated by framing signal 52. During a message frame, the voltage on medium 14 exhibits a relatively low value between message start transition 50a and message end transition 50b. During the frame time interval, indicated by waveform 52, line 40d, the output power supply in the control unit 12 or any other unit which is providing framing signals must be capable of switching between high and low impedance states. As illustrated in waveform 50, the unit which is supplying synchronization signals which include the framing transitions 50a, 50b also provides a plurality of spaced apart voltage clock pulses indicated generally at 54. Clock pulses are transmitted on the medium 14 by output circuitry 12a with a low output impedance as discussed above. During the time interval that each of the clock pulses is present on the medium 14, energy is also being supplied to those units, such as a unit 30 which have a power supply, such as power supply 36 coupled to the medium 14. The clock pulses 54 are all coupled to the medium with a first or positive polarity. Between clock pulses, the synchronizing device assumes a high output impedance state. Other units, such as the common control unit 12 or members of the pluralities 18 or 20 can transmit voltage-type data pulses 56 on the medium 14 to be received by other members of the pluralities 18 and 20 as well as the control unit 12. During data intervals, those devices coupled to the medium 14 which are not transmitting data assume a high impedance state and can receive those data pulses. The data pulses 56 are transmitted on the medium 14 with a polarity which is different, or opposite, to the polarity of the clock pulses 54. Impressing clockpulses on the medium 14 with a different polarity than that of the data pulses results in maximizing the receiving units' ability to separate clock and data pulses reliably. Since in the present protocol, clock signals and data signals are presented with different polarities, separation of the clock and the data can be carried out readily. The detected polarity will determine which signals represent clock pulses and which signals represent data pulses. Additionally, the clock signals and the data signals, in accordance with the present protocol, will always occur at different time intervals. This contributes to an increased signal to noise ratio of the present system in that false clock signals or data signals resulting from ringing on the medium 14 can be rejected if the polarity of the noise signal does not correspond to the polarity of an expected clock or data signal. The detected clock signals, present on the line 40a, and the displaced data signals, present on the line 40b, can then be coupled to control element 34 for processing at the unit 30. Alternately, the control unit 34 can generate a string of data pulses on the line 40c which can be transmitted via the medium 14 in-between clock pulses 54. Fig.4 is a graph which illustrates further details of the signal 50 of Fig. 3. As illustrated in Fig. 4, the signal 50 exhibits a frame start/frame end threshold 60, detectable in framing threshold detection circuitry 38c. Signal 50 also exhibits a clock threshold 62 which can be used to detect the presence of the plurality of clock signals 54 via circuitry 38a. A third threshold 64 functions to distinguish between a first polarity exhibited by the framing signals and the clock signals and a second, preferably opposite, polarity exhibited by a plurality of data signals 56. In one embodiment, where binary values are being transmitted via the medium 14, the presence of opposite polarity voltage pulses 56 could, for example, be indicative of the presence of logical 1. Logical zeros could be represented by an absence of the opposite polarity signals 56 as indicated at 56- l, Fig. 4. Alternately, logical "one" signals can be transmitted as pulses 56 of a predetermined width. Logical "zero" can be transmitted, as indicated in phantom at 56-2, with a different width but of the same polarity as the pulses 56. In addition, a stabilizing time interval T can be provided after frame start transition 50a and before a message starts such as before a data bit, such as 56- 1 , is transmitted. The stabilizing interval T can have a duration of less than 5Msec, preferably in a range of 2-3Msec. Collision free communications can be enhanced by having the members of the pluralities 18 and 20 monitor the medium 14 when each respective device is carrying out a transmit operation. Detected voltage mismatches between the respective unit's intended communications sequence and that which is detected on the medium can cause the respective device to cease transmission and wait for the next framing interval to re-initiate transmission. Circuitry 34a can compare a sequence of data output signals on line 40c to respective signals actually present on the medium 14 as detected by threshold circuitry 38b. Where a given data output pulse sequence differs from a pulse sequence present on the medium 14, that difference indicates to the respective electrical 30 that at least one other unit is attempting to communicate at the same time via medium 14. Since a transmitting electrical unit transmits a voltage pulse, such as the pulses 56 with a low impedance output, the presence of one or more of those pulses on the medium 14 will override any respective output signals from other electrical units corresponding to, for example, a logical zero, 56-1 which are output via the respective electrical unit with a high impedance output state. Thus, the electrical unit which detects the mismatch can terminate communication temporarily until it detects a subsequent frame start signal and perhaps an associated command which will authorize further transmission on the medium 14. The above described voltage drive protocol minimizes noise or losses due to leakage in the transmission medium 14. This would include leakage in conductive cables, wires or other sources of shunt impedance which might be present or cross the lines and not related to data transmission. By way of example, if the high level output impedance of the interface 12a corresponds to something on the order of 2000 ohms, since a transmitting electrical unit transmits at a very low output impedance state, even a shunt on the order of 100 ohms will not interfere with communications of data on the medium 14. Thus, using the above-described protocol members of the plurality 18 can communicate information to members of the plurality 20 during message frames generated for example by common control unit 12. Alternately, and without limitation, the framing signals and clock pulses could be generated by any other electrical unit coupled to the medium 14. It will be understood that neither the contents of the messages being transmitted nor the detailed circuitry of the members of the pluralities 18 or 20 are limitations of the present invention. It will also be understood that, if desired, the control unit 12 could, but need not, be the primary source of framing and clock signals in the system 10. In such an instance, the members of the pluralities 18 and 20 could communicate among themselves without directly communicating with the common control unit 12 but still operate within a synchronizing scheme established by that common control unit. Fig. 5 illustrates an alternate communication protocol exemplified by waveform 70. Waveform 70 includes a frame interval 70a bounded by a pre-frame voltage level 70b and a post-frame voltage level 70c. During the pre-frame and post- frame intervals, signals 70b, 70c provide energy to the pluralities of the devices such as devices 18 and 20. Message frame 70a is defined by a frame start transition 72a and a frame ending transition 72b. Subsequent to frame start transition 72a, a stabilization time T' is provided. During this time interval between frame start transition 72a and any subsequent message or messages, any residual currents on the communication link 14 have an opportunity to dissipate or decrease to a level that will not interfere with communication of subsequent messages. In the protocol of Fig. 5, a plurality of bytes 74a, 74b and 74c are serially transmitted between an end of the stabilization interval T' and frame end transition 72b. For synchronization purposes, interbyte clock pulses 76a and 76b are transmitted on the medium with a polarity opposite the polarity of the data pulses corresponding to a logical "one". Data signals corresponding to a logical "zero", as illustrated in Fig. 5, are transmitted at a level 3 amplitude. During the stabilization time interval T' as well as during the clock pulses 76a, 76b, the source switches to a relatively low output impedance. The source then switches to a high impedance mode between clock signals thereby enabling communicating devices, such as members of the pluralities 18 and 20 to impress data signal voltage-type pulses on the link 14 with a polarity opposite that of the polarity of the clock signals. Fig. 6 illustrates via a waveform 80 an alternate communications protocol. Waveform 80 includes a message frame interval 80a which is bounded by a pre-frame level 80b and a post-frame level 80c. During the intervals where the levels 80b, 80c are present, power can be supplied via medium 14 to the members of the pluralities 18 and 20. Frame 80a is bounded by frame start transition 82a and a frame end transition 82b. Subsequent to frame start transition 82a, a stabilization time T" is provided, corresponding to the stabilization time interval T' discussed previously. Unlike the protocol of Fig.5 , the protocol of Fig.6 does not incorporate clock signals as previously discussed in Figs. 4 and 5. Instead, at the end of stabilization interval T", a data start signal S can be detected followed by an initial byte of information, a sequence of binary one and binary zero representations. Subsequently, an interbyte interval B is provided. Interval B is followed by another start signal S and a second byte of information represented by binary one and binary zero representations. After yet another interbyte interval B and another start signal S, a third byte of information can be transmitted in the same frame. The third byte is terminated by the frame end transition 82b. Those of skill in the art will understand that the frame start transition 82a and the frame end transition 82b can be used as an alternate to having the clock signals 76a, 76b of the waveform 70 of Fig. 5. In this instance, frame start transition 82a could also enable a local clock of an appropriate frequency for clocking data signals. In another embodiment of the invention, the control unit, or other synchronizing device coupled to the link, transmits a waveform that is used by devices, such as devices 18n, 20n and 26n, coupled to the communication link or links 14 or 24 for timing the functions of the respective device(s). These functions can, for example and without limitation, include: a) determining when to sample the sensor values; b) determining when to start sending a message on the communication link; c) determining when to perform a processing step; d) determining when to output a signal to other devices; e) determining when to alter an output for example to turn it ON or OFF; and f) determining when to advance an internal clock or counter value. In a disclosed embodiment, the control unit 12 transmits a waveform/message frame with start and end indicators such as 72a, 72b, Fig. 5. Either the control unit 12 or a device inserts a message in the message portion of frame. If the message is not in error, the devices will advance their time counters. This message frame can be transmitted, for example, every .25 seconds and is received by all devices on the respective communication link. Real-time values can also be downloaded to the devices so that they can update their respective timers in relationship to the latest real times stored from the downloaded times. The predictability of this waveform/message can be used to initiate or synchronize a variety of functions at one or more devices coupled to one or more communications links. The following is exemplary and not limiting. Sampling the sensor values: A selected device can count the transmitted waveform/messages from the control unit and samples the sensor when the number reaches 20 (5 seconds for .25 second intervals per waveform/message). It then resets the counter and starts counting again per the local programmed instructions. Start sending a message: At the start of the transmitted waveform, the devices initiate a time internal to determine when to start sending a message. All devices will start transmitting at the same time. Bit arbitration can be used to selectively permit the highest priority message to be properly transmitted without the occurrence of collisions. To perform some processing step: The devices may have a capability to locally process certain signals. For example, it may be desired to process a series of stored sensor values using an algorithm programmed into the device's processor. The device, to implement this function could count 40 transmitted waveform/messages from the control unit at .25 seconds per waveform/message. The stored sensor values could then be processed. To output a signal to other devices: Devices can directly communicate with one another and may need to receive a signal to carry out a function that is to be coordinated in time. For example, a device 18i implemented as an ambient condition detector might detect a selected condition. Device 18i in turn might want to communicate a command to a module 20j configured as an output module. The device 18i could count the transmitted waveform for a specific count number and then output the command signal to the device 20j at the appropriate number of counts. When to adjust an output: Devices can receive a message from other devices to which they are then to respond by adjusting an output, for example, by turning it ON or OFF. The devices can time their adjusting of the respective output or outputs using waveforms transmitted on the communication link in accordance with their respective programmed instructions. The programmed instructions could include, for example a sequence of ON/OFF events in representing a specific pattern or code (i.e. audio-visual coded indicators). Effectively, the devices will all respond at the same time and be synchronized. Their internal programs would also be synchronized. The devices could also receive a waveform/message from the control unit to which they are to then respond by turning on or off an output. Again, the devices will time turning the respective output(s) ON or OFF to the waveform/message transmitted. Hence, they will always be synchronized. Advancing an internal clock in the device: A real-time value can be downloaded periodically to the devices. The transmitted waveform for providing timing to the devices could then be counted to update the timer in the device, for example, the downloaded time (24 hour clock) could be 0 1 : 00 : 00 : 00 (hour:minute:second:hundred:second). The devices each update their respective timer by advancing it .25 second per each transmitted waveform/message used for timing. A very accurate clock can be maintained and the control unit periodically downloads new time values to keep the system synchronized. Each time a new time is downloaded, the counters for advancing the timers are reset, thus synchronizing all devices to the new real time. Several different embodiments are possible. A feature(s) of the continuously and periodically transmitted waveform or message from the control unit or other device that is/are used for timing can include: a) Voltage threshold detection at the devices. When the waveform crosses that threshold, a timer is advanced in each of the respective devices. 1 ) Multiple threshold detection at the devices . A series of thresholds must be crossed before a timer, or the time, is advanced in the respective devices. 2) A time constraint(s) at the device(s). Only thresholds crossed within specific time limits are used for timing the respective devices. b) A current pulse or draw at periodic times can be used to synchronize the timing of devices if they are capable of detecting that current pulse on the communication line. c) A periodic message sent by the control unit or other designated device can be used for advancing timer(s) in the respective devices. 1) Any bit or combination of bits could be used for the synchronization function. 2) A specific message can be used for synchronizing. • This message may be the same message that is periodically sent. • This message may vary and be a time indicating message. d) A periodic timed message can be transmitted by devices and can be used for the timing function in devices thereby synchronizing all the devices. This message could be a specific timing message or any selected message if the messages are only allowed to be transmitted at periodic time intervals. For example, the devices may have staggered fixed periods during which to transmit "I'm OK" messages and every periodic time there is some message being transmitted, e) A periodic timed cooperative message in which part is transmitted by the control unit, or other designated device and part is transmitted by a device(s) can be used for the timing function in devices. Fig. 7 illustrates, via a waveform 100, another communications protocol. Waveform 100 includes a message frame interval 100a which is bounded by a pre-framed level 100b and a post-frame level 100c. During the intervals where the levels 100b and 100c are present, electrical energy can be supplied by medium 14 to the members of the pluralities 18 and 20 and stored therein. Frame interval 100a is bounded by a start-frame transition 102a and an end-frame transition 102b. Within the frame interval 110a are a plurality of eight-bit message bytes Bl, B2 .... Bn. Each pair of bytes is separated by a clock pulse C. The multi-byte message is terminated by an end clock EC which is longer than the interbyte clocks C. Between the end clock EC and the end of frame transition 102b is a time interval for an optional error indicator E, indicated in phantom. The waveform 100 is illustrated, for an exemplary purposes only, as exhibiting a 24 volt, monopolar swing between system ground and a 24 volt output potential present on the medium 14. Neither the peak voltage value nor the intraframe voltage values as illustrated in Fig. 7 represent a limitation of the present invention. As would be understood by those of skill in the art, other voltage values could be used without departing form the spirit and scope of the present invention. As noted above, the waveform 100 is divided, in an over-all sense, into a power phase wherein voltage levels 100b and 100c are coupled to the medium 14 by a clock or timing generation device which includes frame/clock drive circuitry such as circuitry 12b, illustrated in Fig. 1A. It will be understood that the frame/clock drive circuitry could be located in control unit 12 or in any other unit coupled to medium 14. Similar comments apply for example to medium 24. During the power phase, the clock generation device exhibits a very low output impedance in combination with applying the nominal 24 volt signal to the medium 12. During this time interval, the clock generation device supplies load current, via medium 14, to the electrical units coupled thereto to energize same during the message frame interval 100a. The message frame interval 100a starts when the start-frame transition 102a crosses a predetermined threshold, for example, 8 volts. The message frame interval 100a ends when the end-frame transition 102b crosses back through that level on its way to its post-frame value 100c. It will be understood that the waveform 100 of Fig. 7 illustrates when the medium 14 is being driven either by the clock generation circuitry or by devices in the plurality 18 or the plurality 20. Time intervals where the medium is not being driven are indicated by breaks in the waveform. During the data-frame or message frame interval 100a, energy stored in the respective units, such as in exemplary power supply 36 of Fig. 2, powers the respective devices. Devices transmit data, using a byte format, between clock pulses C by driving the medium 14 with voltage pulses, between for example 5 and 10 volts, into a high impedance load represented by the clock generation device., The clock generation device switches between a low impedance state, during the pre-frame level and post- frame level intervals 100b and 100c as well as when generating clock pulses C on the medium 14, and a high impedance state between clock pulses. In this condition, the control unit and/or the electrical devices of pluralities 18 and 20 can, via data voltage pulses (indicative for example of a logical one) coupled to the medium 14 between clock pulses C, transmit information between members of the plurality 18 or 20 or the control unit 12. It will be understood that the elapsed time for a message frame interval 100a and post-frame interval 100c, the duration of one communication cycle, can be varied depending on the nature and quality of the medium 14, including its character and length, without departing from the spirit and scope of the present invention. Cycle time intervals on the order of 200 to 400 milliseconds, without limitation, can be selected as would be understood by those of skill in the art to optimize transmission characteristics for a given system. Fig. 8 illustrates additional details of the protocol 100. Time interval Tl minus TO defines the start of frame transition 102a, a transition illustrated exemplarily from 24 volts to 5 volts. It will be understood that this signal transition is generated by the clock generation circuitry 12a. The output impedance of the clock generation circuitry during this time period is low. A stabilization time interval T2 minus Tl follows the start of frame transition 102a. This interval can be of various lengths and used as an indication of the baud rates of the bits that make up each of the bytes Bl, B2 ... Bn. The system 10 can be expected to start to initiate communication with a maximum transmission speed and then monitor for any data errors. If the number of data errors is too high, the transmission speed can be reduced to a lower level indicated by varying the duration of the interval T2 minus Tl . Each of the electrical devices of the pluralities 18, 20 includes monitoring circuitry for monitoring the length of this interval for a proper reception and transmission of data signals. Waveform 100 includes atime interval T3 minus T2 wherein the signal on the medium 14 declines from its intermediate 5 volts value to ground. A subsequent stabilization time interval T4 minus T3 is provided and then the clock generation circuitry ceases driving the medium and switches to a relatively high impedance state. A high impedance stabilization interval T5 minus T4 separates the start of frame related signals generated by the clock generation circuitry from the data bits of the first byte Bl . A data bit, which corresponds to a logical one, will be coupled to the medium 14 by the respective transmitting device during time interval T7 minus T5. Output voltage values for a logical one could, for example, fall into a range of 5- 10 volts. Devices in the pluralities 18, 20 as well as the control unit 12 can sample the transmitted bit at time T6. Subsequently, the transmitting unit drives the medium 14 at zero volts for a time interval T8 minus T7. Logical ones are transmitted for bits 7, 6 and 5 in Fig. 8 of byte Bl for exemplary purposes. A logical zero, illustrated by bit 4, is signaled by the transmitting device during time interval T10 minus T9 by not driving the medium 14. Subsequently, bit 3, a logical one, is coupled to medium 14 with the same time intervals T7 minus T5 and T8 minus T7 as was previously discussed with respect to bit 7. The communication medium 14 is not driven in representing bits 2 and 1 as those are exemplary logical zeros. The least significant bit is transmitted as a logical one as previously discussed. An end of byte idle time is provided in a time interval T12 minus Tl 1. Subsequently, the clock generation circuitry 12a switches to a low impedance state and generates on the medium 14 a clock indicating voltage pulse C . The pulse has a rise time during interval T13 minus T12, a level interval having a value on the order of 5 volts during a time interval T2 minus T13 and a fall time in interval T3 minus T2. The clock signal remains at zero volts in a time interval T4 minus T3 corresponding to the time interval previously discussed. The clock generation circuitry 12a then ceases to drive the medium 14 during the interval T5 minus T4, the beginning of byte B2. Byte B2 is transmitted in accordance with the time intervals associated with byte Bl and need not be discussed further. Similar comments apply to bytes B3, B4 .. Bn. The message frame interval 100a can support variable length byte organized messages. Fig. 9 illustrates waveform 100 for the condition where all data bits for a given byte have a value of logical zero. In this instance, the transmitting device does not drive the medium 14. Termination of a multi-byte message is indicated by the transmitting device to the remaining devices in the system by transmission of a end-of-message clock signal EC. The signal EC is distinguishable from the inter-byte clock signals C by having a longer duration. It will be understood that a variety of clock pulse widths and end clock pulse widths could be used without departing from the spirit and scope of the present invention. Additionally, it will be understood that the last byte of a message could be, if desired, a check sum for error checking purposes. Other forms of error checking can be used without departing from the spirit and scope of the present invention. Fig. 10 illustrates an error interval E, which is illustrated as one bit wide but which could be more than one bit wide without departing from the spirit and scope of the present invention. The interval E is available so that any receiving device, which has detected a communication error, can insert a data bit or combination of data bits in this time interval, indicated in Fig. 10 as time interval T5, for the purpose of indicating that a retransmission is necessary. The transmitting device or another device which has properly received the multi-byte communication can then carry out a retransmission as needed. From the foregoing, it will be observed that numerous variations and modifications may be effected without departing from the spirit and scope of the invention. It is to be understood that no limitation with respect to the specific apparatus illustrated herein is intended or should be inferred. It is, of course, intended to cover by the appended claims all such modifications as fall within the scope of the claims.

Claims: What is Claimed: 1. A communication apparatus comprising: a source; a multi-conductor communications medium, coupled to the source, wherein the source includes drive circuitry for impressing on at least one of the conductors of the medium a plurality of spaced apart, synchronization signals and a plurality of voltage-type clock pulses of a first polarity therebetween; at least one electrical device, coupled to the medium, wherein the device includes receiver circuitry for detecting the synchronizing signals and for generating in the device electrical signals responsive thereto, wherein the device further includes transmitter circuitry for producing a plurality of spaced apart, data pulses on the at least one conductor wherein the data pulses are produced by the device as voltage pulses with the same polarity and wherein at least some of the clock pulses are between data pulses. 2. An apparatus as in claim 1 wherein the source includes circuitry for generating voltage clock pulses with a relatively low output impedance and for switching to a relatively high output impedance between clock pulses. 3. An apparatus as in claim 2 wherein the drive circuitry includes circuitry for generating as synchronization signals first and second spaced apart bounding waveforms with the clock pulses positioned therebetween. 4. An apparatus as in claim 1 wherein the synchronizing signals comprise selected transitions of voltage pulses. 5. An apparatus as in claim 1 wherein the synchronizing signals comprise selected current values. 6. An apparatus as in claim 1 wherein the medium provides electrical energy, to be stored in the device, between synchronization signals. 7. An apparatus as in claim 6 wherein the electrical unit includes energy storage circuitry for receiving and storing electrical energy from the medium between synchronization signals. 8. An apparatus as in claim 7 wherein the unit includes circuitry, powered by the energy storage circuitry for coupling the data pulses to the medium. 9. An apparatus as in claim 8 wherein the synchronization signals induced by the source drive circuitry comprise voltage transitions having substantially the same amplitudes. 10. An apparatus as in claim 1 wherein the device includes circuitry for transmitting data pulses to another device. 11. An apparatus as in claim 10 which includes a second electrical device, coupled to the medium, wherein the second device includes circuitry, responsive to the synchronizing signals and to the data pulses from the first device to carry out a predetermined, synchronized, function. 12. An apparatus as in claim 11 wherein one device comprises a condition detector and another device comprises an output function module. 13. An apparatus as in claim 12 wherein the source comprises a source of frame defining voltage pulses. 14. An apparatus as in claim 12 wherein the condition detector comprises one of a fire detector and a gas detector and the output function module comprises one of a visual alarm indicating output device and an audible alarm indicating output device. 15 A system as in claim 1 wherein the electrical device comprises an ambient condition detector which includes circuitry for detecting an ambient condition and for transmitting alarm indicating data pulses indicative thereof on the medium; and a plurality of output devices, coupled to the medium, for emitting at least one of an audible alarm signal and a visible alarm signal in response to the alarm indicating data pulses wherein the output devices emit in synchronism in response to the synchronization signals. 16. A communication apparatus comprising: a voltage drive source; at least a two-wire medium for communication, coupled to the source, wherein the source includes drive circuitry for impressing on the medium a plurality of spaced apart, voltage-type clock pulses of a first polarity across two of the wires and a plurality of synchronizing signals; an electrical device, coupled to the medium, wherein the device includes circuitry for detecting the voltage-type clock pulses and the synchronizing signals and for generating in the device electrical signals responsive thereto; wherein the device contains a storage circuit for storing energy received between synchronizing signals; and wherein the device further includes transmitter circuitry for driving the medium, from the energy source in the device, with a plurality of spaced apart voltage-type data pulses, having the same polarity, across the two wires. 17. An apparatus as in claim 16 wherein the source includes circuitry for generating at least one of voltage-type synchronizing signals, and synchronizing current signals. 18. An apparatus as in claim 16 wherein the device includes circuitry which establishes at least one threshold detection level and includes circuitry coupled thereto to detect the synchronizing signals. 19. An apparatus as in claim 16 which includes a second device, wherein the devices include circuitry for transmitting messages therebetween. 20. An apparatus as in claim 19 wherein one device comprises a detector having a sensor and another device includes a module having an output transducer wherein the transducer is energized in time in accordance with the synchronizing signals. 21. In a communication system, a method of communicating comprising: providing a start-frame indicator by altering a line voltage of a first polarity relative to a predetermined value; generating clock pulse voltages with the first polarity; switching between high and low impedance time intervals; sending data pulses of the same polarity during a high impedance time interval; providing an end-frame indicator for the message by returning the line voltage to the predetermined value. 22. A method as in claim 21 which includes: detecting the start frame indicator at one device and in response thereto generating a message, in the form of data pulses, to a different device. 23. A method as in claim 22 where the devices exhibit a high impedance unless transmitting a data pulse. 24. A communications system comprising: circuitry for sequentially producing a plurality of communications cycles wherein each cycle includes a data phase and a power phase with each data phase including a data phase start signal and a plurality of spaced apart voltage clock pulses wherein the clock pulses are output with a first polarity while the circuitry exhibits a first output impedance and with each power phase exhibiting an output voltage of the first polarity while the circuitry exhibits the first output impedance and wherein the circuitry exhibits a second, higher, output impedance between clock pulses; a wired communications medium, coupled to the circuitry, and extending therefrom; a plurality of electrical units, coupled to the medium, wherein the units each include energy storage circuitry for receiving energy from the medium during the power phase wherein the energy storage circuitry is decoupled from the medium during the data phase. 25. A system as in claim 24 wherein the units each include interface circuitry coupled to the medium and having third and fourth output impedances with the third being substantially greater than the fourth, control circuitry coupled to the interface circuitry for coupling pluralities of binary data sequences, via the interface circuitry, to the medium between clock pulses wherein at least some of the data sequences include spaced apart bit positions with some of the bit positions being coupled to the medium with the fourth output impedance and wherein data in some of the bit positions are represented by voltage pulses having the first polarity. 26. A system as in claim 24 wherein each power phase ends with a start of cycle transition and each data phase ends with an end of cycle transition. 27. A system as in claim 26 wherein one transition is opposite the other. 28. A system as in claim 26 wherein the cycle producing circuitry does not impart electrical energy to the medium between clock pulses. 29. A system as in claim 28 wherein the units do not impart electrical energy to the medium, between clock pulses unless a selected binary value is to be coupled thereto. 30. A system as in claim 29 wherein the units do not impart electrical energy to the medium between clock pulses where another binary value is to be coupled thereto. 31. A system as in claim 26 wherein the pluralities of binary data sequences correspond to data bytes and the cycle transitions bound transmissions via the medium having variable numbers of bytes. 32. A system as in claim 26 wherein the cycle producing circuitry generates an end clock before the end of cycle transition. 33. A system as in claim 29 wherein the cycle producing circuitry generates a transmission rate indicium after the start of cycle transition. 34. A system as in claim 26 which includes a time interval before the end of cycle transition wherein a unit can transmit a transmission quality indicator, via the medium, to other units. 35. A system as in claim 26 wherein at least some of the units include at least one ambient condition sensor. 36. A system as in claim 35 wherein the sensors are selected from a class which includes a smoke sensor, a gas sensor, a heat sensor, a movement sensor, and a position sensor. 37. A system as in claim 26 wherein the units include a processor and executable instructions for transmitting messages to other units via the medium during the data phase. 38. A system as in claim 37 which includes a system control device coupled to the medium. 39. A system as in claim 37 wherein some of the units include circuitry for carrying out an output function. 40. A system as in claim 39 wherein the output function is selected from a class which includes energizing a solenoid, energizing a visual output device, energizing an audible output device, and de-energizing an air moving device.

Inventors: BOHANNON MARK C, CLOW ROBERT J, DOLL DAVID C, HAWKINSON DANIEL C, BOHANNON, MARK, C., CLOW, ROBERT, J., DOLL, DAVID, C., HAWKINSON, DANIEL, C.
Applicants: PITTWAY CORP, PITTWAY CORPORATION
Application year: 2001
Main classification: G08B26
IPC codes: G08B26, H04L25