PACKET ENCRYPTON SYSTEM AND METHOD

Abstract: A processor has an input port for receiving packets of data to be processed for encryption. A master controller acts to analyse the packets and to provide a header including a list of processes to perform on the packet of data and an ordering thereof. The master controller is programmed with process related data relating to the overall processing function of the processor. The header is appended to the packet of data. the packet with the appended header information is stored within a buffer. A buffer controller acts to dtermine for each packet stored within the buffer based on the header within the packet a next processor to process the packet. The controller then provides the packet to the determined processor for processing. The processed packet is returned with some indication that the processing is done. For example, the process may be deleted from the list of processes. The buffer controller repeatedly makes a determination of a next process until there is no next process for a packet at which time it is provided to an output port.

Description: Packet Encryption System and Method Background Before the advent of the Internet, corporate data networks typically consisted of dedicated telecommunications lines leased from a public telephone company. Since the hardware implementation of the data networks was the exclusive property of the telephone company, a regulated utility having an absolute monopoly on the medium, security was not much of a problem; the single provider was contractually obligated to be secure, and the lack of access to the switching network from outside made it more or less resistant to external hacking and tampering. Today, more and more enterprises are discovering the value of the Internet which is currently more widely deployed than any other single computer network in the world and is therefore readily available for use by a multinational corporate network. Since it is also a consumer-level product, Internet access can usually be provided at much lower cost than the same service provided by dedicated telephone company network. Finally, the availability of the Internet to the end user makes it possible for individuals to easily access the corporate network from home, or other remote locations. The Internet however, is run by public companies, using open protocols, and in-band routing and control that is open to scrutiny. This environment makes it a fertile proving ground for hackers. Industrial espionage is a lucrative business today, and companies that do business on the Internet leave themselves open to attack unless they take precautions. Several standards exist today for privacy and strong authentication on the Internet. Privacy is accomplished through encryption/decryption. Typically, encryption/decryption is performed based on algorithms which are intended to allow data transfer over an open channel between parties while maintaining the privacy of the message contents. This is accomplished by encrypting the data using an encryption key by the sender and decrypting it using a decryption key by the receiver. In symmetric key cryptography, the encryption and decryption keys are the same, whereas in public key cryptography the encryption and decryption keys are different. Types of Encryption Algorithms Encryption algorithms are typically classified into public-key and secret key algorithms. In secret-key algorithms, keys are secret whereas in public-key algorithms, one of the keys is known to the general public. Block ciphers are representative of the secret-key cryptosystems in use today. A block cipher takes a block of data, for example 32-128 bits, as input data and produces the same number of bits as output data. The encryption and decryption operations are performed using the key, having a length typically in the range of 56-128 bits. The encryption algorithm is designed such that it is very difficult to decrypt a message without knowing the exact value of the key. In addition to block ciphers, Internet security protocols also rely on public-key based algorithms. A public key cryptosystem such as the Rivest, Shamir, Adelman (RSA) cryptosystem described in U.S. Pat. No. 5,144,667 issued to Pogue and Rivest uses two keys, one of which is secret - private - and the other of which is publicly available. Once someone publishes a public key, anyone may send that person a secret message encrypted using that public key; however, decryption of the message can only be accomplished by use of the private key. The advantage of such public-key encryption is private keys are not distributed to all parties of a conversation beforehand. In contrast, when symmetric encryption is used, multiple secret keys are generated, one for each party intended to receive a message, and each secret key is privately communicated. Attempting to distribute secret keys in a secure fashion results in a similar problem as that faced in sending the message using only secret-key encryption; this is typically referred to as the key distribution problem. Key exchange is another application of public-key techniques. In a key exchange protocol, two parties can agree on a secret key even if their conversation is intercepted by a third party. The Diffie-Hellman exponential key exchange method, described in U.S. Pat. No. 4,200,770, is an example of such a protocol. Most public-key algorithms, such as RSA and Diffie-Hellman key exchange, are based on modular exponentiation, which is the computation of α x mod p. This expression means "multiply α by itself x times, divide the answer by p, and take the remainder." This is very computationally expensive to perform for the following reason: In order to perform this operation, many repeated multiplication operations and division operations are required. Techniques such as Montgomery's method, described in "Modular Multiplication Without Trial Division," from Mathematics of Computation, Nol. 44, No. 170 of April 1985, can reduce the number of division operations required but do not overcome this overall computational expense. In addition, for present day encryption systems the numbers used are very large (typically 1024 bits or more), so the multiply and divide instructions found in common CPUs cannot be used directly. Instead, special algorithms that break down the large multiplication operations and division operations into operations small enough to be performed on a CPU are used. These algorithms usually have a run time proportional to the square of the number of machine words involved. These factors result in multiplication of large numbers being a very slow operation. For example, a Pentium® processor can perform a 32x32-bit multiply in 10 clock cycles. A 2048-bit number can be represented in 64 32-bit words. A 2048x2048-bit multiply requires 64x64 separate 32x32-bit multiplication operations, which takes 40960 clocks on the Pentium® processor assuming no pipeline processing is performed. An exponentiation with a 2048-bit exponent requires up to 4096 multiplication operations if done in the straightforward fashion, which requires about 167 million clock cycles. If the Pentium processor is running at 166 MHZ, the entire operation requires roughly one second. Of course, the division operations add further time to the overall computation times. Clearly, a common CPU such as a Pentium cannot expect to do key generation and exchange at any great rate. Because public-key algorithms are so computationally intensive, they are typically not used to encrypt entire messages. Instead, private-key cryptosystems are used for message transfer. The private key used to encrypt the message, called the session key, is chosen at random and encrypted using a public key. The encrypted session key and the encrypted message are then sent to the other party. The other party uses its private key to decrypt the session key, and then the message is decrypted using the session key. A different session key is used for each communication, so that if security of a session key is ever breached, only the one message encrypted therewith is accessible. This public-key/private-key method is also useful to protect continuous streams of data within communications, such as interactive terminal sessions that do not terminate in normal operation or that continue for extended periods of time. Preferably in this case, the session key is periodically changed by repeating the key exchange technique. Again, frequent changing of the session key limits the amount of data compromised when security of the session key is breached. Encryption Devices Network-level encryption devices, allowing access to corporate networks using a software-based solution are experiencing widespread usage. Products typically perform encryption entirely in software. The software complexity and processor speed limit throughput of such a system. Also, session key generation using public-key techniques is time consuming and is therefore undertaken only when necessary. Software does have advantages such as ease of modification and updating to encryption algorithms implemented thereby. Other available devices use a combination of hardware and software in order to provide encryption. For example, the Entrust Sentinel X.25 encryption product uses a DES(Data encryption standard) chip produced by AMD® to perform DES symmetric-key encryption. Hardware implementations of the DES algorithm are much faster than software implementations, since DES was designed for efficient implementation in hardware and dedicated hardware solutions are known to be more efficient. A transposition that takes many central processing unit (CPU) instructions on a general purpose processor in execution of software are done using parallel special-purpose lookup tables. The Sentinel also makes use of a Motorola DSP56000® processor to perform public-key operations. When designed, support of single-cycle multiplication by the digital signal processor (DSP) made this processor significantly faster than regular complex instruction set computers (CISC) microprocessors. Most hardware encryption devices are severely limited in the number of algorithms that they support. For example, the AMD chip used in the Sentinel performs only DES. More recent devices from Hi/Fn can perform DES and RC4. However, other standard algorithms such as RC5 sand IDEA require use of another product. Summary of the Invention The present invention provide for data encryption in multiple processors. ( The term encryption is intended to include both encryption and decryption.) In embodiments of the invention, a received data packet is modified to include control data which identifies processes to be performed on the packet. In successive processors, the processes identified by the control data, including an encryption process, are performed. A data packet encryption system may comprise a control process which modifies a received packet to include control data, the control data identifying processes to be performed on the packet. A plurality of processors perform the processes identified by the control data, including an encryption process. The system may include an interconnection which responds to control data in the packet to forward the packet with control data from processor to processor. The processed packet is then forwarded without the control data, onto the internet, for example. The interconnection may comprise a packet buffer including a buffer controller. The buffer controller determines the next processor of the plurality of processors to process the data packet. The buffer controller may include a resource manager which maintains information on resource processor availability. The control data may include code to be processed in at least one of the processors, and it may include an encryption or authentication key. Individual processors may also add result data to the control data. The processors may perform IP SEC protocol processing including IP header manipulation, encryption, and authentication. Other processes such as SSL protocol processes may also be performed. h accordance with certain embodiments, there is provided a data processor for processing data comprising an input port for receiving packets of data; at least a port for communication with each of a plurality of processors; a first processor in communication with the at least a port and for processing received data to provide a header including a list of processes to perform on the packet of data and an ordering thereof, the header stored within a packet of data to which the header relates; a buffer for storing data received from the at least a port ; a buffer controller for determining based on the header within a packet a next processor of the plurality of processors to process said data packet and for providing said data packet to at least a port for provision to the next processor. In accordance with certain embodiments of the invention, there is provided a data processor for processing data comprising a buffer for storing data; a plurality of special purpose processors, each for processing data from within the buffer; a buffer controller in communication with each special purpose processor, for determining a next processor of the special p pose processors to process the data, and for providing the data to the determined next processor. In accordance with certain embodiments, there is provided a data processor for processing a packet of data comprising an addressing network; a plurality of special purpose processors, each for processing data received via the addressing network and for providing processed data to the addressing network, the addressing network interconnecting the plurality of special purpose processors; a first processor for providing data for use in directing a packet of data through the addressing network to a plurality of processors one after another in a predetermined order, the data associated with the packet, wherein different packets are provided with different data for directing them differently through the addressing network and wherein each special purpose processor is for performing a function absent knowledge of the Overall high level packet processing operation. In accordance with another aspect of the invention, there is provided a method for processing stream data comprising receiving stream data including packets of data at an input port; processing received data packets to provide for each a header including a list of processes to perform on the packet and an ordering thereof, the header stored within the packet to which the header relates; providing the packet with the associated header to a buffer for storage; for each packet within the buffer: determining based on the header within the packet a next processor to process the packet; providing the packet to the determined next processor for processing; receiving the processed packet from the processor and storing it in the buffer, the stored packet including one of an indication that processing by the next processor is complete and that no processing by the next processor is required; and, when no further processes are indicated in a header of a packet, providing the packet to an output port. In accordance with yet another aspect of the invention, there is provided an architecture for processing data comprising: a first processing element for receiving data and for formatting the data with a list of processes selected from available processes and an ordering thereof, the list of processes for being performed on the data; further processors for performing at least one process from the available processes; and, a routing memory for providing data to processors for performing the processes according to the ordering of the listed processes. Brief Description of the Drawings The invention will now be described with reference to the drawings in which like reference numerals refer to similar items and in which: Fig. 1 is a prior art block diagram of a pipeline processor for processing of data; Fig. 2 is a simplified flow diagram of a method for processing a packet using the pipeline processor of Fig. 1; Fig. 3 is, a simplified architectural diagram of an embodiment of the present invention; Fig. 4 is a simplified flow diagram of a method according to the invention; Fig. 5 is a simplified block diagram of a processor architecture according to the invention; Fig. 6 is a data structure diagram for a super packet; Fig. 7 is a simplified block diagram of a processor architecture according to • the invention; Fig. 8 is a simplified block diagram of a processor architecture according to the invention; Figs. 9a-9d is a data structure diagram for a super packet throughout a processing operation being performed thereon; and, Fig. 10 is a simplified block diagram of a processor array for use with an architecture according to the invention. Detailed Description of the Invention A description of preferred embodiments of the invention follows. In data processing it is common that data is received in a format commonly referred to as packets. A packet is a small set of data including content data and classification data. The classification data includes one or more of format data, routing data, data type information, data classification, packet grouping data, and so forth. As each packet is received it is processed in accordance with its classification data in order to act on the data in accordance with requirements relating to that classification of data. An example of packet classification and processing according to the prior art is now described with reference to Fig. 1 and Fig. 2. In Fig. ' 1 is shown a simplified block diagram of a serial pipeline processor. The processor is shown with a single pipeline path 10 for processing data received serially at a data input port 12. The data is classified in a first stage of the pipeline 14. The classified data is then routed to an appropriate next pipeline stage through address lines 16. Examples of subsequent pipeline stages include cipher processing, routing processors, etc. Referring to Fig. 2, a simplified flow diagram of a method of packet processing for a packet received at input port 12 is shown. The packet is received at 20. It is classified in processor 22 to determine a packet format. Here, the format is encrypted, so the encrypted packet data is provided to a cipher processor 24 for decryption. Once decrypted, the plain text is stored in a data buffer 26 from which it is transferred to a destination process 28 which reformats the data to be transferred to, for example, a communication port of a personal computer. Though the packet processor of Figs. 1 and 2 is efficient and makes use of parallel hardware based processors that are typically optimised for performing a specific task, the processor architecture is extremely inflexible. Each pipeline stage requires knowledge of all immediately subsequent pipeline stages in order to direct partially processed packets. Also, some pipeline stages are fully utilised while.others are under utilised. Thus, efficiency is compromised. Finally, each packet follows a same path with some simple switching to ensure that packets are not processed when there is no need to do so. Referring to Fig. 3, a simplified architectural diagram of an embodiment of the present invention is shown. Here a data buffer 30 having a buffer controller 31 is shown disposed central to a packet processor. The buffer stores packets and also serves as an interconnection between processors. The buffer controller controls transfer of packets stored in the buffer to available processors and may be a distinct processor as shown or be distributed through the buffer. A received packet is first forwarded to a master processor 32 which acts to format each packet in order to insert a header therein indicative of processes required for processing that packet. The master processor is programmable and understands the processing of packets at a high level. Once the packet is reformatted, it is returned to the data buffer from which it is routed to a processing element 34 for performing the first listed function. For example, in the example of Fig. 2, the first function is determining a format of the packet. The packet format is determined and for each determined format a number of possible functions may be added or removed from the list within the header. For example, an encrypted packet may have the function cipher added to it along with some form of key identifier. The key identifier and the packet is then provided to a cipher processor from the buffer. In the cipher processor the packet is decrypted and the decrypted packet is returned to the buffer. The buffer continues to provide the packet to processors as long as further functions remain within the header. When the header is empty, the packet is transferred to an output port 36 for storage, for example in a received data buffer. Alternatively, a last function indicates the provision of the data to a data output port 38. Because of the central data buffer of Fig. 3, the number and type of processors is easily varied, upgraded, expanded and so forth. Each time a new function is supported, the master processor is reprogrammed to know of the new function and appropriate packets for which to list the process. Advantageously, only the master processor inserts functions within a header. As such, only the master processor needs to capture data relating to packet processing and only the master processor requires reprogramming when the processing method or capabilities are changed. Referring to fig. 4, a simplified flow diagram of a method according to the invention is shown. Here, a packet is received. The master processor 32 inserts a header indicative of classification, cipher processing, combining packets, and providing the combined data to the data output port. The buffer then receives the formatted packet and provides it to a classification processor 34 that strips out classification data within the packet and replaces it with a known classification code. The packet is then returned to the buffer. The returned packet has the classification step removed therefrom either by removing the function from the header or by indicating the function as completed. The classified packet is then provided to a processor 34, the same or a different processor 34, for ciphering. The cipher processor decrypts the packet data and returns the clear text packet to the buffer. The clear text packet is now provided to a combining processor 34 that detects the packet classification information to determine if it is part of a segmented larger packet and combines it with those segments of the larger packet that are already in the combiner. When the larger packet is complete, it is returned to the buffer and then provided to the output data port 38. As is clear to one of skill in the art, the use of such an architecture greatly facilitates updating the processor capabilities, programming, and power. For example, a new cipher processor is easily added. The new resource is identified to the buffer as a cipher processor to allow the buffer to send packets having a cipher function required to the new processor. Similarly, a classification processor can be upgraded or changed without affecting the remainder of the processor system. Also, the core processor according to Figure 3 comprises a buffer and a master processor. The master processor is programmable to allow for upgradable and flexible packet processing. The buffer is capable of recognising and interfacing with a plurality of different dedicated processors. Of course, when desired, the dedicated processors are included within a same integrated processor. Referring to Fig. 5, a simplified architectural diagram of another processor according to the invention is shown. A super packet buffer 51 is in communication with a plurality of data elements 52. The data elements 52 are for providing data to the super packet buffer 51 and for receiving data from the super packet buffer 51. Though the data element Dl is shown for providing and the data element D2 is shown receiving data, data elements 52 optionally support bidirectional communication with the super packet buffer (SPB) 51. The SPB is also in communication with a plurality of processors. Processors 53 provide data processing including determining further processing required for a data packet. Processors 54 are referred to as client processors and perform data processing on packets that are received. Typically client processors 54 are dedicated to a single form of processing that is self contained and can be performed on a packet in isolation. Cipher processing is one such process. Thus, a DES encryption engine typically forms a client processor for receiving data, for encrypting the data, and for returning the encrypted data to the SPB. Each communication port is typically controlled by a driver process in execution within the SPB 51. For example, a driver process for a DES encryption engine would typically strip the header from a packet and provide the data to be encrypted by the processor along with key data in the form of a key or of a key identifier. The DES processor then processes the data and returns the processed data to the driver process which reinserts the header data, indicates the DES processing as completed, and passes the packet back to the SPB 51. The use of driver processes allows for use of non-proprietary processing elements - legacy processors - for performing dedicated tasks. The use of driver processes also allows for system maintainability and upgradability. Referring to Fig. 6, an exemplary super packet data structure is shown. The super packet comprises a header, an ordered list of operations, data relating to the operations, key data, and packet data. The header provides data used for identifying the super packet and for tracking of same. Optionally, the header also includes auditing information for use in monitoring performance, debugging, security audits, and other functions wherein a log is useful. The control entries include a list of processes - functions - required for the data within the data buffer. These processes are generally listed in a generic fashion such that the super packet buffer routes the super packet to any of a number of available processors for performing said function. Some functions require data, which is stored either following each function identifier or in a separate set of fields within a super packet. For example, a cipher processor may require an indication of which of encrypt/decrypt to perform. The system packet header may also include microcode to be processed in a processor. Alternatively, some or all of the code required by individual processors may reside in the processors or be accessible to the processors. Key data is stored in a subsequent set of fields and typically identifies keys by identifier instead of storing within the actual super packets. Finally, the data to be processed is included within the super packet. Referring to Fig. 7, an architectural diagram of another embodiment of the invention is shown. Here, the buffer controller includes a resource manager 71 which maintains information on resource availability and so forth, while distributed agents 72, in execution within the super packet buffer 51 , operate to provide super packets to processors 75 in accordance with their headers. Client specific agents 73 act as part of the driver process and communicate with the agents 72 to determine data that will be suitably processed by the client 75. Once the client 75 is determined, the remainder of the driver process 74 acts to format the data for receipt by the client 75. Referring to Fig. 8, a simplified architectural diagram of a processor for use in supporting Internet protocol security (IPSEC) processing is shown. The process of data reaching a processor having an architecture according to the invention is shown in Figs. 9a-9d. The data element 81 performs ingress processing 1 of data prior to providing the data in the form of a super packet of data to the super packet buffer 51. The super packet of data includes a header indicative of a single process - that of the server processor 82 for processing the data packet. The super packet is then provided to the IPSEC server 82 where it is converted at 2 into a super packet more indicative of correct processing. Specifically control data elements which identify processes to be performed and, perhaps, control microcode and keys, are added to the packet. The IPSEC server 82 is the only processor that has knowledge of the overall process being performed on each incoming data packet. All other processors perform their single function absent knowledge of how it fits into the global scheme. The various processors may be programmed general purpose processors or special purpose processors. The super packet is returned to the super packet buffer 51 from the server processor 82. Once there, responding to control 2, the super packet is provided to the client processor 83 for IP header manipulation 3. As a result of that process, the data within the super packet is shown at 90 (Fig. 9b) with IP header information and encapsulated security payload (ESP) header information therein. The process, control 2, is then marked as performed and the super packet is returned to the super packet buffer 51. The next process 4 is that process indicated by control 3, 3DES Encryption. Client 84 provides this functionality. The super packet is provided to client 84 where, as shown at 92 in Fig. 9b encryption is performed and the function control 3 is marked as having been performed. The next function 5 to be performed is HMAC96- MD5 Authentication. Client 85 performs this function. The super packet is provided to the client 85 where, as shown at 94 in Fig. 9c, Hashed Message Authentication Code (HMAC) is added to the data within the buffer. The super packet is returned to the super packet buffer 51 once the function is marked as having been performed. The next function 6 is control 5, which requires IPSEC Header Manipulation. The client 83 is capable of performing this function as well as the function of control 2. The super packet is provided to the client 83 where the data is reformatted as shown at 96 in Fig. 9c. Once again the function control 5 is marked as having been performed and the super packet is returned to the super packet buffer. Finally, the remaining function relates to egress processing 7 performed by data element 86 and the results of which are shown at 98 in Fig. 9d. The super packet is stripped of its header leaving a processed packet of data for communication. Optionally, the stripped header information is provided to the serve 82 for use in real-time monitoring of performance and logging of performance data. As is evident to those of skill in the art, only the server is provided with data relating to the overall process. Replacement of the cipher processor client 84 with a new version of the cipher processor has virtually no impact on the overall architecture or the system. Though the server 82 needs to know steps for carrying out the process, these steps are high level and the server 82 need not understand anything relating to 3DES, IP Header manipulation or HMAC. Advantageously, instead of replacing a client processor to obtain higher throughput, a new client processor may simply be added to the system to provide more than one client processor for a single task. Though the architecture is described with reference to a modular embodiment, the entire processor architecture may be implemented within a single integrated circuit. Preferably, the integrated circuit provides an interface for external processors to allow for future dedicated modules and application specific data processing client modules. Of course, when a single group of processing functions is performed sufficiently many times in a same order, it is preferable to group those functions into a single client processor. For example, encryption is a plurality of different functions that are grouped. When an amount of IPSEC packet processing required is equivalent to the entire throughput of each client processor required, an IPSEC packet processor including the same functional elements arranged in a pipeline is preferably used as a client processor to the super packet buffer. In this way, much of the SPB overhead is eliminated. Of course, the flexibility to use the client processors for other processing operations is lost so, when resource usage is less than a maximum resource usage, it is often preferable to maintain a more flexible architecture. Alternatively, a single pipeline processor is provided with a plurality of input ports for providing access to the complete pipeline or to a single, underutilised, processor forming part of the pipeline processor. Of course, such an embodiment adds significant complexity to the pipeline processor and therefore is considered less desirable than using separate client processors or a dedicated function pipeline processor as described above. In accordance with another embodiment of the invention as shown in Fig. 10, many processors are interconnected in a network. A server processor 100 stores, within the control data of the super packet, switching information for use in switching the super packet within the array of processors 102. A packet is directed from the server processor 100 to a first processor 102 for processing. The header and the packet data are there separated so as to not affect processing of the data. When the data is processed, header data is provided to an output addressing switch, and the super packet data is automatically routed in a pseudo pipelined fashion to a subsequent processing element. The intercomiecting lines and the output switches serve the interconnection function of the packet buffer of prior embodiments. Such an embodiment reduces flexibility, expandability, functionality and so forth while adding to the overall hardware complexity. That said, the performance of such an embodiment is likely superior to the more flexible architecture described above and in many applications the lack of flexibility and so forth is not considered a great disadvantage. Alternatively, since the super packet includes data relating to individual processes, it is possible to encode therein executable code for execution on the processor. As such a general purpose processor is provided and when functions outside the scope of the special purpose client processors is required, executable code and the super packet is provided to the general purpose processor for processing thereof. Further alternatively, only a pointer to the code is provided to reduce the overall super packet size. In accordance with the diagrams, the invention is particularly well suited to encryption functions wherein secret keys are guarded in single function modules to enhance overall system security. The super packet buffer directs packets to different modules as necessary to perform processing thereof without compromising secret keys stored within those modules. Numerous other embodiments may be envisaged without departing from the spirit or scope of the invention.

Claims: What is claimed is: 1. A data encryption system comprising: a control process which modifies a received packet to include control data which identifies processes to be performed on the packet; a plurality of processors which perform the processes identified by the control data, including an encryption process; an interconnection which responds to control data in the packet to forward the packet with control data from processor to processor; and an output from which the processed packet is forwarded without the control data. 2. The system as claimed in Claim 1 wherein the interconnection comprises a packet buffer including a buffer controller which determines a next processor of the plurality of processors to process the data packet. 3. A system as claimed in Claim 2 wherein the buffer controller includes a resource manager which maintains information on resource processor availability. 4. A system as claimed in any of Claims 1-3 wherein the control data includes code to be processed in at least one of the processors. 5. A system as claimed in any of Claims 1-4 wherein the control data further includes an encryption or authentication key. 6. A system as claimed in any of Claims 1-5 wherein individual processors add result data to the control data. 7. The system as claimed in any of Claims 1 -6 wherein the processors perform IPSEC protocol processing. 8. A system as claimed in any of Claims 1-7 wherein respective processors perform IP header manipulation and encryption. 9. A system as claimed in any of Claims 1 -8 wherein a processor performs authentication processing. 10. A method of encrypting or decrypting data packets comprising: modifying a received packet to include control data which identifies processes to be performed on the packet; and in successive processors, performing the processes identified by the control data, including an encryption or decryption process. 11. A method as claimed in Claim 10 wherein the packet is forwarded from processor to processor through an interconnection which responds to control data in the packets . 12. A method as claimed in Claim 11 wherein the interconnection comprises a packet buffer including a buffer controller which determines a next processor of the plurality of processors to process the data packet. 13. A method as claimed in Claim 12 wherein the buffer controller includes a resource manager which maintains information on resource processor availability. 14. A method as claimed in any of Claims 10-13 wherein the control data includes code to be processed in at least one of the processors. 15. A method as claimed in any of Claims 10-14 wherein the control data further includes an encryption or authentication key. 16. A method as claimed in any of Claims 10-15 wherein individual processors add result data to the control data. 17. The method as claimed in any of Claims 10-16 wherein the processors perform IPSEC protocal processing. 18. A method as claimed in any of Claims 10-17 wherein respective processors perform IP header manipulation and encryption. 19. A method as claimed in any of Claims 10-18 wherein a processor performs authentication processing. 20. A data processor for processing data comprising: an input port for receiving packets of data; at least a port for communication with each of a plurality of processors; a first processor in communication with the at least a port and for processing received data to provide a header including a list of processes to perform on the packet of data and an ordering thereof, the header stored within a packet of data to which the header relates; a buffer for storing data received from the at least a port ; a buffer controller for determining based on the header within a packet a next processor of the plurality of processors to process said data packet and for providing said data packet to the at least a port for provision to the next processor. 21. A data processor for processing data as defined in claim 20 wherein first processor includes means for providing executable code to the next processor, the executable code for being executed to process an associated packet. 22. A data processor for processing data as defined in claim 20 wherein first processor includes means for providing an indication of executable code to provide to the next processor, the executable code for being executed to process an associated packet. 23. A data processor for processing data as defined in claim 20 wherein the buffer controller is for determining the next processor from a plurality of available processors each of which is a possible next processor. 24. A data processor for processing data as defined in claim 20 further comprising the plurality of processors. 25. A data processor for processing data as defined in claim 24 wherein the plurality of processors is a plurality of special purpose processors. 26. A data processor for processing data as defined in claim 25 wherein the plurality of special purpose processors includes cryptographic processors having secret keys stored therein and inaccessible from outside the cryptographic processor device. 27. A data processor for processing data as defined in claim 26 wherein the plurality of special purpose processors includes a plurality of processors for performing aspects of network security protocol processing in order to support at least a network security protocol. 28. A data processor for processing data comprising: a buffer for storing data; a plurality of special purpose processors, each for processing data from within the buffer; a buffer controller in communication with each special purpose processor, for determining a next processor of the special purpose processors to process the data, and for providing the data to the determined next processor. 29. A data processor for processing data as defined in claim 28 wherein the plurality of special purpose processors includes at least a server processor for formatting data into a data structure including a header having a list of processes to perform on the data and an ordering thereof. 30. A data processor for processing data as defined in claim 29 wherein the buffer controller is for determining a next process in dependence upon the list of processes to perform on the data and the ordering thereof. 31. A data processor for processing a packet of data comprising: an addressing network; a plurality of special purpose processors, each for processing data received via the addressing network and for providing processed data to the addressing network, the addressing network interconnecting the plurality of special purpose processors; a first processor for providing data for use in directing a packet of data through the addressing network to a plurality of processors one after another in a predetermined order, the data associated with the packet, wherein different packets are provided with different data for directing them differently through the addressing network and wherein each special purpose processor is for performing a function absent knowledge of the overall high level packet processing operation. 32. A data processor for processing a packet of data as defined in claim 31 wherein each processor is for receiving executable instructions and for executing same, the executable instructions provided to the processor along a different data path than the data packet. 33. A data processor for processing a packet of data as defined in claim 31 wherein each processor is for receiving executable instructions and for executing same, the executable instructions provided to the processor along a same data path than the data packet. 34. A method for processing stream data comprising: receiving stream data including packets of data at an input port; processing received data packets to provide for each a header including a list of processes to perform on the packet and an ordering thereof, the header stored within the packet to which the header relates; providing the packet with the associated header to a buffer for storage; for each packet within the buffer: determining based on the header within the packet a next processor to process the packet; providing the packet to the determined next processor for processing; receiving the processed packet from the processor and storing it in the buffer, the stored packet including one of an indication that processing by the next processor is complete and that no processing by the next processor is required; and, when no further processes are indicated in a header of a packet, providing the packet to an output port. 35. A method for processing stream data as defined in claim 34 wherein prior to providing the packet to the output port, the header information is stripped therefrom. 36. A method for processing stream data as defined in claim 35 wherein the method is implemented within a single integrated device. 37. A method for processing stream data as defined in claim 35 wherein the method is implemented within a single integrated device absent at least some of the next processors and wherein the at least some next processors are in communication with the integrated device. 38. A method for processing stream data as defined in claim 37 wherein the integrated device includes an input port, an output port, a server processor for providing the header information and a data buffer for storing packet data and for routing the packet data between next processors. 39. A method for processing stream data as defined in claim 38 wherein the server processor is programmable. 40. A method for processing stream data as defined in claim 38 wherein the input port and the output port include data elements for ingress and outgress processing respectively. 41. An architecture for processing data comprising: a first processing element for receiving data and for formatting the data with a list of processes selected from available processes and an ordering thereof, the list of processes for being performed on the data; further processors for performing at least one process from the available processes; and, a routing memory for providing data to processors for performing the processes according to the ordering of the listed processes. 42. An architecture for processing data according to claim 41 wherein the routing memory comprises a packet buffer memory for buffering packets and a processor for determining an appropriate processor for processing the formatted data and for providing the data to said processor. 43. An architecture for processing data according to claim 41 wherein the routing memory comprises an address switching network for routing a packet between processors in a predetermined order according to the list of processes and the ordering thereof wherein the address switching network is dynamic allowing a packet to be routed between further processors in accordance with any of a variety of process lists and orders. 44. An architecture for processing data according to claim 41 wherein some of the further processors are dedicated single function processors for processing the data. 45. An architecture for processing data according to claim 44 wherein a majority of the further processors are dedicated single function processors for processing the data. 46. An architecture for processing data according to claim 45 wherein a majority of the further processors are processor modules for interfacing with the routing memory.

Inventors: DAVIS STEPHEN J, LOW ARTHUR JOHN, DAVIS, STEPHEN, J., LOW, ARTHUR, JOHN
Applicants: MOSAID TECHNOLOGIES INC, MOSAID TECHNOLOGIES INCORPORATED
Application year: 2001
Main classification: H04L9
IPC codes: H04L12, H04L29