NITROGEN IMPLANTATION USING A SHADOW EFFECT TO CONTROL GATE OXIDE THICKNESS IN STI DRAM SEMICONDUCTORS

Abstract: Process for forming dual gate oxides for DRAM systems by using a "shadow effect" to control gate oxide thickness at AA corners adjacent a STI region, comprising: I) a. forming AA by depositing over a semiconductor substrate, a patterned nitride layer exposing portions of the substrate to define an isolation region and a capacitor region within the isolation region; b. etching exposed regions of substrate using patterned nitride layer to form isolation trench in isolation region and capacitor trench in capacitor region within isolation region; c. oxidizing the substrate to form a thermal oxide layer in the isolation trench and the capacitor trench;d. depositing oxide layer over thermal oxide layer to fill unfilled portions of isolation trench and capacitor trench; e. removing patterned nitride mask; f. planarizing substrate and forming a pad nitride strip; II) forming sacrificial gate oxide layer on select locations of semiconductor substrate surface; III) selectively etching sacrificial oxidation layer by using patterned resist as mask for channel implants; IV) affecting channel implants for doping;V) affecting masking so that nitrogen ions (N2+) to be implanted do not penetrate masked region; and VI) causing nitrogen ion implantation by a "shadow effect" inducing means to provide lesser amounts of nitrogen ion dosage in inner part of active area adjacent the STI oxide than in remaining non-shadowed AA area, to provide increased thickness gate oxide at the AA corners.

Description: NITROGEN IMPLANTATION USING A SHADOW EFFECT TO CONTROL GATE OXIDE THICKNESS IN STI DRAM SEMICONDUCTORS BACKGROUND OF THE INVENTION 1. Field of the Invention The invention relates to fabrication of integrated circuit devices incorporating different thicknesses of gate oxides either by using angled nitrogen implantation or nitride deposition to induce a "shadow effect" to limit the dual gate nitrogen ion dose in the active area of the inner part adjacent the shallow trench isolation oxide to provide an increased gate oxide thickness that increases the threshold of the parasitic corner device and reduce sub Vt (threshold voltage) and junction leakage. 2. Description of The Related Art In the arrangement of DRAM cell processing using a shallow trench isolation region to realize a small-size capacitor, gate oxide reliability of support oxides is limited by the thickness of the gate oxide at the AA (active area) corners. Therefore, careful optimization of the AA oxidation, sac (sacrificial) oxide, and gate oxidation is necessary to create the required AA corner rounding and the oxide thickness at the AA corner. In fact, in all too many instances, the oxide is thinner at the corners than at the AA area . U.S. Patent 5,330,920 discloses a method of controlling gate oxide thickness in the fabrication of semiconductor devices. The process comprises: forming a sacrificial gate oxide layer on select locations of a semiconductor substrate surface; implanting nitrogen ions into the select locations of the substrate through the sacrificial gate oxide layer; thermally annealing the substrate and sacrificial gate oxide layer to assist pile-up of he nitrogen ions at the semiconductor substrate surface; removing the sacrificial gate oxide layer; and thermally forming a gate oxide layer on the silicon semiconductor substrate surface, wherein the select locations having nitrogen ion implanted will have a thinner gate oxide layer than a non-implanted region. Fabrication of an integrated device using nitrogen implantation is disclosed in U.S. Patent 6,037,639. The process comprises : providing a channel region defined by a source and drain region of a semiconductor substrate having a gate structure comprising an isolating oxide layer positioned on the channel region and the polysilicon layer positioned on the oxide layer. More specifically, the process comprises forming the nitrogen implanted regions over the semiconductor substrate by implanting nitrogen atoms into those regions and growing spacers from exposed portions of the polysilicon layer. During the spacer growth, the spacer grows vertically as well as laterally extending under the polysilicon edges. Diffusion of nitrogen atoms to the substrate surface forms silicon nitride under the gate edges, which minimizes current leakages into the gate polysilicon. U.S. Patent 5,920,779 disclose a process for differential gate oxide thickness by nitrogen implantation for mixed mode and embedded VLSI circuits comprising: providing a semiconductor substrate having a surface, the semiconductor substrate comprising a first region on which a plurality of first MOS devices are to be formed and a second region on which a plurality of second MOS devices are to be formed; masking the second region and providing a first concentration of a first dopant in the semiconductor substrate at the surface of the first region without doping the second region; removing the mask over the second region,- masking the first region and providing a second concentration of a second dopant in the semiconductor substrate at the surface of the second region without doping the first region, wherein the second concentration is different than the first concentration; oxidizing the surface of the semiconductor substrate to grow a first thickness of oxide on the first region of the semiconductor substrate and to grow a second, different thickness of oxide on the second region in a single oxidizing process; and forming first MOS devices on the first regions of the semiconductor substrate incorporating the first thickness of oxide and forming second MOS devices on the second region incorporating the second thickness of oxide; wherein the first and second dopants are both nitrogen and the first concentration is greater than the second concentration. In general, a typical way to achieve two oxide thicknesses in one oxidation step is to make use of local nitrogen implantation to reduce the oxidation rate at the implanted sites . The use of local nitrogen implementation to achieve two oxidation thicknesses in one oxidation step consist of utilizing the process integration scheme of: growing of the sacrificial oxide; implantation of dopants through the sacrificial oxide; employing a photoresist mask to pattern an integrated circuit that includes the first transistor having a first dielectric thickness and a second transistor having a second dielectric thickness; implanting nitrogen ions to create dual gate oxide devices; stripping off the photoresist mask and the sacrificial oxide; and subjecting the gate to oxidation. Due to the fact that, in many cases, the gate oxide reliability of support oxide is limited by the thickness of the gate oxide at the AA (active area) corners, and careful optimization of AA oxidation, sac oxide, and gate oxidation is necessary to create the required AA corner rounding and the oxide thickness at the AA corner, there is a need to limit the dual gate nitrogen dose in the AA to the inner part of the corner to provide increased gate oxide thickness at the active area corner and thereby increase the threshold of the parasitic corner device, reduce sub Vt (threshold voltage) and junction leakage. SUMMARY OF THE INVENTION One object of the present invention is to provide a dual gate oxide process for high performance DRAM systems to limit the dual gate nitrogen dose in the AA adjacent the STI oxide by use of a "shadow effect". Another object of the present invention is to provide a dual gate oxide process for high performance DRAM systems that limit the dual gate nitrogen dose in the AA to the inner part adjacent the STI oxide by use of a "shadow effect" by eliminating the use of vertical nitrogen ion implantation under non-channeling conditions . A further object of the present invention is to provide a dual gate oxide process for high performance DRAM systems by utilizing either an angled nitrogen ion implantation or nitride deposition to limit the nitrogen dose in the AA to the inner part adjacent the STI oxide by creating a "shadow effect" from the STI oxide which serves to reduce the N 2 dose at the AA edge to create an increased gate oxide at the AA corner and thereby increase the threshold of the parasitic corner device, and reduce sub Vt (threshold voltage) and junction leakage. These and other objects of the invention will become more apparent by reference to the Brief Description Of The Drawings and Detailed Description Of The Preferred Embodiment Of The Invention. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a graph comparing thickness reduction factor versus level of nitrogen dosage by implantation at two different temperatures . FIG. 2 is a diagram depicting nitrogen implantation at a non-vertical angle v with respect to the wafer surface at the normal, in which the AA at the inner part adjacent the STI oxide is under a "shadow effect". FIG. 3 is a depiction of an alternative integration scheme using a nitride deposition to create the "shadow effect" and in which the shadow is complete without the necessity to use angled nitrogen ion implantation to limit the dual gate nitrogen dose in the AA to the inner part adj acent the STI oxide . DETAILED DESCRIPTION OF PREFERRED EMBODIMENT OF THE INVENTION In general, the invention process scheme for providing angled nitrogen implantation into the gate area to create a "shadow effect" during implantation is accomplished by: providing an AA (etching, oxidation, fill, planarization, and a pad nitride strip) ; growing a sacrificial oxide on the substrate; providing masking steps for channel implants; affecting channel implants; providing a masking step for nitrogen ion implantation; and affecting angled nitrogen implantation to create a "shadow effect" from the STI oxide to reduce the N 2 dose at the AA edge to provide increased thickness gate oxide at the AA corners. In particular, the process flow for fabricating a dynamic random access memory cell utilizing angled nitrogen implantation of the invention will entail : 1) forming the active area by the well-known process of forming over a substrate, a patterned nitride layer exposing portions of the substrate so as to define an isolation region and a capacitor region within the isolation region; b. etching exposed regions of the substrate using the patterned nitride layer to form an isolation trench in the isolation region and a capacitor trench in the capacitor region within the isolation region; implanted under an angle v with respect to the normal surface of the AA 10 of the wafer surface 11. Two implantations are conducted under +v and under -v. The nitrogen dose in the shadow area of the AA is half the amount of nitrogen ion dosage implanted in the remaining, non-shadowed area. The length of the shadow area x is calculated according to the following formula: Tan v = x/h where h is the height of the STI oxide 12 over the AA surface . When h = 500A (+/- 150A) and v = 60 degrees the maximum value for x = 866A. If an angle of 15 degrees is chosen, x = 130A (+/- 40A) . The shadow length can be chosen over a long range. The goal for x is approximately 10% of the ground rule, e.g. 100A - 170A in the existing microelectronic technologies. To comprehend the effect of the nitrogen implantation on oxide thickness, thick and thin oxides within the framework of dual gate technology are discussed separately. 1) Thick oxide: The nitrogen dose is chosen to be 5el3- lel4cm "2 . For the case lel4cm "2 and using 800°C oxidation, a reduction of the oxide thickness of approximately 20% is achieved. As compared to the shadow regions, the oxide thickness is 10% smaller. 2) Thin oxide: The nitrogen dose is chosen to be approximately 4el4cm ~2 . This gives a reduction of 70% with respect to the non-implanted case, or 50% to the case of the lel4cm "2 implanted thick oxide. The oxide at the STI oxide edges is 35% thicker than in the non- shadow region. FIG. 3, shows an alternative embodiment of the invention process that provides a "shadow effect" or shadow area SA which is complete or fixed, thereby eliminating the need to utilize angled nitrogen ion implantation and yet, achieve benefits as though angled nitrogen implantation had been used. In this alternative embodiment of the invention process, the integration scheme utilizes a nitride deposition to provide the shadow effect. In this alternative embodiment, a nitride deposition ND such as that of silicon nitride is performed after the channel implantation steps. Thereafter, optionally, steam oxidation may be employed to convert the nitride layer into an oxide. Following conversion of the nitride layer into an oxide by steam oxidation, vertical implantation of nitrogen ions as shown by the two downwardly pointing arrows is employed. Since the "shadow effect" as shown by x results from the nitride deposition, vertical nitrogen ion implantation still results in less nitrogen ion implantation in the area adjacent the STI oxide 13 as shown by x, than in the active area AA of wafer surface 14. In this alternative integration scheme of the process of the invention, since the "shadow effect" is complete by virtue of the nitride deposition, it is not necessary to use angled nitrogen ion implantation.

Claims: We claim : 1. In a process for forming dual gate oxides for use in high performance DRAM systems or logic circuits, the improvement comprising using a "shadow effect" to control gate oxide thickness at active area (AA) corners adjacent a shallow trench isolation (STI) region, comprising: I) a. forming an active area by depositing over a semiconductor substrate, a patterned nitride layer exposing portions of said substrate so as to define an isolation region and a capacitor region within the isolation region; b. etching exposed regions of said substrate using said patterned nitride layer to form an isolation trench in the isolation region and a capacitor trench in the capacitor region within the isolation region; c. oxidizing said substrate to form a thermal oxide layer in the isolation trench and the capacitor trench; d. depositing an oxide layer over the thermal oxide layer to fill unfilled portions of the isolation trench and the capacitor trench; e. rempving said patterned nitride mask; f . planarizing said substrate and forming a pad nitride strip; II) forming a sacrificial gate oxide layer on select locations of the semiconductor substrate surface; III) selectively etching the sacrificial oxidation layer by using patterned resist as mask for channel implants; IV) affecting channel implants for doping; V) affecting masking so that nitrogen ions (N 2 + ) to be implanted do not penetrate the masked region; and VI) causing nitrogen ion implantation by employing a "shadow effect" inducing means at a temperature sufficient to provide a lesser amount of nitrogen ion dosage in the inner part of the active area adjacent the STI oxide than in the remaining non-shadowed active area, to provide increased thickness gate oxide at the AA corners . 2. The process of claim 1 wherein said "shadow effect" inducing means is by angled nitrogen ion implantation at an angle either greater or less than 90° with respect to the surface normal of said semiconductor or wafer substrate . 3. The process of claim 1 wherein said λ shadow effect" inducing means in step VI is by nitride deposition followed by vertical or 90° nitrogen ion implantation. 4. The process of claim 2 wherein said temperature during said angled nitrogen ion implantation is about 900 °C under dry conditions . 5. The process of claim 2 wherein said temperature during said angled nitrogen ion implantation is about 800°C under DWD ( ) conditions. 6. The process of claim 3 wherein said temperature during vertical nitrogen ion implantation is about 900 °C under dry conditions . 7. The process of claim 3 wherein said temperature during 10 said vertical ion implantation is about 800 °C under DWD ( ) conditions . 8. The process of claim 3 wherein said nitride is silicon nitride . 9. The process of claim 3 wherein between said nitride deposition and vertical nitrogen implantation, steam oxidation is employed to convert said nitride to an oxide . 11

Inventors: BIENTER JOCHEN, TEWS HEMUT HORST, BIENTER, JOCHEN, TEWS, HEMUT, HORST
Applicants: INFINEON TECHNOLOGIES CORP, INFINEON TECHNOLOGIES NORTH AMERICA CORP.
Application year: 2001
Main classification: H01L
IPC codes: H01L21, H01L27