MULTILAYERED CAPACITOR STRUCTURE WITH ALTERNATELY CONNECTED CONCENTRIC LINES FOR DEEP SUBMICRON CMOS

Abstract: A capacitor structure having a first and at least a second level of electrically conductive concentric lines of an open-loop configuration. The conductive lines of the at least second level overlie the conductive lines of the first level. A dielectric material is disposed between the first and second levels of conductive lines and between the conductive lines in each of the first and second levels. The conductive lines are electrically connectd in an alternating manner to terminals of opposing polarity so that capacitance is generated between adjacent lines in each level and in adjacent levels. The capacitor especially useful in deep sub-micron CMOS.

Description: Multilavered capacitor structure with alternately connected concentric lines for deep sub- micron CMOS This invention relates to capacitor structures for metal-oxide-semiconductors (MOS), and in particular, to a capacitor structure for deep sub-micron complementary metal- oxide semiconductors (CMOS), formed by multiple levels of electrically conductive concentric lines. Conventional capacitor structures for deep sub-micron CMOS are typically constructed with two flat parallel plates separated by a thin dielectric layer. The plates are formed by layers of conductive material, such as metal or polysilicon. The capacitor structure is usually isolated from the substrate by an underlying dielectric layer. To achieve high capacitance density in these structures, additional plates are provided. FIG. 1 illustrates a conventional multilayer parallel plate capacitor structure 10 in a deep sub-micron CMOS. The capacitor structure 10 includes a vertical stack of electrically conductive lines 12 separated by dielectric layers 13. The conductive lines 12 and dielectric layers 13 are constructed over a semiconductor substrate 1 1. The conductive lines 12 form the plates or electrodes of the capacitor 10. The plates 12 are electrically connected together in an alternatinε manner such that all the "A" plates are of a first polarity and all the "B" plates are of a second polarity, opposite to the first polarity. A major limitation associated with parallel plate capacitor structures is that the minimum distance between the plates does not change as geometries in CMOS processes are scaled down. Hence, gains in capacitance density are not realized during such down scaling. Various other capacitor structures with high capacitance densities, such as double polysilicon capacitors and gate-oxide capacitors, are known in the art. Double polysilicon capacitors, however, do not lend themselves to deep sub-micron CMOS processes. Gate-oxide capacitors are generally not used in deep sub-micron CMOS processes because thev have large gate areas which cause yield and reliability issues, they generate capacitances which vary with voltage, and may experience high voltages that can breakdown the gate-oxide. Trench capacitor structures for dynamic random access memories (DRAMs) have high capacitance densities. Such capacitors are formed by etching a trench in the substrate and filling the trench with conductive and dielectric material to form a vertical capacitance structure. However, trench capacitors are costly to fabricate because they add etching and trench filling processes. Interdigitated capacitor structures are used in microwave applications. These capacitors have closely placed, interdigitated conductive line structures which produce fringing and cross-over capacitances therebetween to achieve capacitance. However, the cross-over capacitance produced by interdigitated capacitors is limited to a single conductor level. Accordingly, a need exists for an improved high capacitance density capacitor structure for deep sub-micron CMOS. A capacitor structure comprising a first and at least a second level of electrically conductive concentric lines. The conductive lines of the at least second level overlie the conductive lines of the first level. A dielectric material is disposed between the first and second levels of conductive lines and between the conductive lines in each of the first and second levels. The conductive lines are electrically connected in an alternating manner to terminals of opposing polarity so that capacitance is generated between adjacent lines in each level and in adjacent levels. The capacitor especially useful in deep sub-micron CMOS. The advantages, nature, and various additional features of the invention will appear more fully upon consideration of the illustrative embodiments now to be described in detail in connection with accompanying drawings wherein: Fig. 1 is an elevational side view of a conventional parallel plate capacitor structure in a deep sub-micron CMOS; Fig. 2 is a top plan view of a capacitor structure according to an embodiment of the invention for generating capacitance in deep sub-micron CMOS; Fig. 3 is a sectional view through line 3-3 of Fig. 2; Fig. 4 is a sectional view through line 4-4 of Fig. 2; and Fig. 5 is an exploded view of the capacitor structure of Fig. 2 with each of the conductor levels rotated about 90 degrees to provide a top plan view of each level. It should be understood that the drawings are for purposes of illustrating the concepts of the invention and are not to scale. Fig. 2 illustrates a capacitor structure 20 according an embodiment of the invention for generating capacitance in deep sub-micron CMOS. The capacitor structure 20 has a capacitance density which is significantly greater than that of a conventional parallel plate capacitor structure. As illustrated in Figs. 3-5, the capacitor structure 20 is constructed over a substrate 21 of semiconductor material in a multiple conductor level process (four electrical conductor levels L1-L4 are depicted for illustrative purposes only). The first conductor level LI includes a first concentric array of electrically conductive lines 22, the second conductor level L2 includes a second concentric array of electrically conductive lines 23, the third conductor level L3 includes a third concentric array of electrically conductive lines 24, and the fourth conductor level L4 includes a fourth concentric array of electrically conductive lines 25. The conductive lines 22-25 have an open-loop configuration formed in a rectangular geometry, however, they can also be formed in other geometries such as square, octagonal, or circular to name a few. In present state-of-the-art deep sub-micron CMOS technology, conductive line spacings of about 0.5 microns or less is common. Thus, the minimum distance between the concentric conductive lines in each conductor level of the capacitor of the invention is typically equal to or less than about 0.5 microns. As illustrated in Figs. 3 and 4, a first dielectric layer 26 fills the space between the substrate 21 and the first conductor level LI ; a second dielectric layer 27 fills the space between the first and second conductor levels LI, L2 and the spaces between the concentric lines 22 of the first conductor level LI ; a third dielectric layer 28 fills the space between the second and third conductor levels L2, L3 and the spaces between the concentric lines 23 of the second level L2; a fourth dielectric layer 29 fills the space between the third and fourth conductor levels L3, L4 and the spaces between the concentric lines 24 of the third conductor level L3; and a fifth dielectric layer 30 fills the space between the fourth conductor level and a contact layer 31 , and the spaces between the concentric lines 25 of the fourth conductor level L4. The concentric lines 22-25 are oriented such that any two adjacent lines horizontally in each level, or vertically in adjacent conductor levels, have openings 32, 33, 34, 35 which are oppositely positioned. Disposed in the openings 32-35 are conductive line segments 36, 37, 38, 39. The conductive lines 23-25 and line segments 37-39 in the second, third and fourth levels L2-L4 substantially overlie corresponding lines 22 and lines segments 36 in the first level LI . Each individual conductive line 22-25 forms an electrode or capacitor plate. The alternating horizontal and vertical positioning of the conductive line openings 32-35 permit the conductive lines 22-25 to be electrically connected such that any two adjacent lines within a level, or in adjacent conductor levels, have opposite electrical polarities A and B. Hence, all the A conductive lines 22, 24 in the first and third conductor levels LI and L3 can be electrically interconnected to a first terminal A in the contact layer 31 with a first set of vias 40 that extend through the second, third, fourth and fifth dielectric layers 27-30 and electrically contact the conductive line segments 37, 39 disposed in the openings 33, 35 of the B conductive lines of the second and fourth conductor levels L2 and L4. All the A conductive lines 23, 25 in the second and fourth conductor levels L2 and L4 can be electrically interconnected to the first terminal A with a second set of vias 41 that extend through the third, fourth and fifth dielectric layers 28-30 and electrically contact the conductive line segments 38 disposed in the openings 34 of the B conductive lines 24 of the third conductor level L3. All the B conductive lines 22, 24 in the first and third conductor levels LI and L3 can be electrically interconnected to a second terminal B in the contact layer 31 with a third set of vias 42 that extend through the second, third, fourth and fifth dielectric layers 27-30 and electrically contact the conductive line segments 37, 39 disposed in the openings 33, 35 of the A conductive lines of the second and fourth conductor levels L2 and L4. All the B conductive lines 23, 25 in the second and fourth conductor levels L2 and L4 can be electrically interconnected to the second terminal B with a fourth set of vias 43 that extend through the third, fourth and fifth dielectric layers 28-30 and electrically contact the conductive line segments 38 disposed in the openings 34 of the A conductive lines of the third conductor level L3. Fig. 5 best illustrates the alternating polarites of any two adjacent lines within a level, or in adjacent conductor levels. In level LI, the outermost conductive line 22 is an A polarity line and the next conductive line 22 moving inwardly is a B polarity line and so on. In level L2, the outermost conductive line 23 is a B polarity line and the next conductive line 23 moving inwardly is an A polarity line and so on. In level L3, the outermost conductive line 24 is an A polarity line and the next conductive line 24 moving inwardly is a B polarity line and so on. In level L4, the outermost conductive line 25 is a B polarity line and the next conductive line 23 moving inwardly is an A polarity line and so on. The capacitor structure of the invention has a capacitance density which is about three times that of a conventional parallel plate capacitor structure, because it generates parallel capacitance C p between the conductive lines in the multiple conductor levels and cross-over capacitance C c between adjacent concentric conductive lines in each of the conductor levels. The improvement in capacitance density can be seen by comparing the capacitance of a conventional parallel plate capacitor similar to the one shown in Fig. 1 constructed with five (5) plates and having dimensions of 19.8 microns x 25.4 microns, with a capacitor made according to the invention constructed with 5 conductor levels and having dimensions of 19.8 microns x 25.4 microns. Both capacitors were constructed in a 0.25 micron CMOS process. The parallel plate capacitor structure had a capacitance of about 86 fF and a capacitance per unit area of about 0.17 fF/μm 2 . In comparison, the capacitor made according to the invention had a capacitance of about 273 fF and a capacitance per unit area of about 0.54 fF/μm 2 . The capacitance density of the capacitor structure of the invention will advantageously increase as the geometries in semiconductor process technologies continue to shrink and scale down because the minimum width M w of the concentric lines and the minimum distance M d between concentric lines in each of the levels will advantageously decrease. Such capacitance increases are not possible in conventional multilayer parallel plate capacitor structures because the heights or thicknesses of the conductor and dielectric levels do not scale down. Hence, the distance between the plates will remain about 1 micron in conventional parallel plate capacitor structures. The capacitor structure of the invention is typically manufactured in silicon using conventional deep sub-micron CMOS processing. The capacitor structure of the invention can also be manufactured in gallium arsenide or any other suitable semiconductor system using conventional deep sub-micron processing. Manufacturing in silicon using deep sub-micron CMOS processing, usually involves growing or depositing a first layer of silicon dioxide on a selected portion of the silicon semiconductor substrate to form the first dielectric layer. The silicon dioxide layer has a thickness in the range of about one micron. A first layer of metal, such as aluminum, or highly conductive polysilicon, is deposited on the first dielectric layer of silicon dioxide and then defined into the concentric conductive lines and line segments using well known masking and dry etching techniques to form the first conductor level. As mentioned above, the width and spacing of the conductive lines are set to the minimum dimensions of the process to enhance the capacitance of the structure, i.e., the lines and spacing between the lines are as narrow as possible. A second layer of silicon dioxide is then grown or deposited over the conductive lines to form the second dielectric layer. The thickness of the second dielectric layer of silicon dioxide is in the range of about one micron. A plurality of holes, which extend down to the first conductor level are defined in the second dielectric layer of silicon dioxide and then filled with metal or polysilicon using conventional via fabrication techniques to form the vertically extending vias in the second dielectric layer. A second layer of metal, such as aluminum, or polysilicon, is deposited on the second dielectric layer of silicon dioxide and then defined into the concentric conductive lines and the line segments of the second conductor level. The remaining dielectric layers, vias, conductor levels, and conductive lines and conductive line segments, are fabricated in the same manner as described above. One of ordinary skill in the art will recognized that specialized dielectric materials can be used in place of silicon dioxide (silicon systems) or silicon nitride (galium arsenide systems) to form the dielectric layers. For example a ferro-electric ceramic, such as PLZT (lanthanum-modified lead zirconate tantalate) can be used to form the dielectric layers. The use of PLZT layers greatly enhances capacitance as PLZT has a dielectric constant of approximately 4,700, in contrast to 3.9 for the dielectric constant of silicon dioxide. The ordinary skill artisan will further recognize that the capacitor of the invention can be useful in many applications, such as RF, analog and digital applications. RF circuit applications employ capacitors for matching. The larger the capacitance per unit area, the smaller the area and the lower the cost. In analog circuit applications, undesirable noise can often be reduced by using large capacitors (KT/C). In digital circuit applications, large decoupling capacitances are often very important and can be easily provided with the capacitor of the invention. While the foregoing invention has been described with reference to the above embodiment, additional modifications and changes can be made without departing from the spirit of the invention. Accordingly, all such modifications and changes are considered to be within the scope of the appended claims.

Claims: CLAIMS: 1. A capacitor (20) comprising: a first conductor level (LI) of electrically conductive concentric lines (22); at least a second conductor level (L2) of electrically conductive concentric lines (23), the concentric lines (23) of the at least second conductor level (L2) substantially overlying corresponding concentric lines (22) of the first level (LI); a dielectric material (27, 28) disposed between the first and second conductor levels (LI, L2) and between the concentric lines in each of the levels; and electrically opposing terminals (A, B); wherein the conductive lines (22, 23) are electrically connected in an alternating manner to terminals of opposing polarity (A, B) so that capacitance is generated between adjacent conductive lines in each level and in adjacent levels. 2. The capacitor (20) according to claim 1, wherein the conductive lines (22, 23) of each level have an open-loop configuration. 3. The capacitor (20) according to claim 1, wherein adjacent conductive lines (22, 23) in each level (LI, L2) have opposing openings (32, 33). 4. The capacitor (20) according to claim 1, wherein adjacent conductive lines (22, 23) in adjacent levels (LI, L2) have opposing openings (32, 33). 5. The capacitor (20) according to claim 1, wherein adjacent conductive lines (22, 23) in each level (LI, L2) have opposing openings (32, 33), and adjacent conductive lines (22, 23) in adjacent levels have opposing openings (32, 33). 6. The capacitor (20) according to claim 1 , wherein the capacitor is constructed over a substrate (21). 7. The capacitor (20) according to claim 6, wherein the substrate (21) is made from a semiconductor material. 8. The capacitor (20) according to claim 1, wherein the capacitor (20) comprises a sub-micron MOS structure. 9. The capacitor (20) according to claim 1, wherein the capacitor (20) comprises a sub-micron CMOS structure. 10. The capacitor (20) of claim 1, wherein the capacitor (20) comprises a sub- micron structure. 11. The capacitor (20) according to claim 1 , wherein the conductive lines (22, 23) are made from one of a metal material and conductive semiconductor material. 12. The capacitor (20) according to claim 1, wherein the at least second conductor level (L2) of electrically conductive concentric lines (23) comprises a plurality of conductor levels (L2, L3, L4) of electrically conductive concentric lines (23, 24, 25), the conductive lines (23, 24, 25) of the plurality of conductor levels (L2, L3, L4) substantially overlying corresponding conductive lines (22) of the first level (LI).

Inventors: SOWLATI TIRDAD, VATHULYA VICKRAM, SOWLATI, TIRDAD, VATHULYA, VICKRAM
Applicants: KONINKL PHILIPS ELECTRONICS NV, KONINKLIJKE PHILIPS ELECTRONICS N.V.
Application year: 2001
Main classification: H01L21
IPC codes: H01L21, H01L27