DEVICE AND METHOD IN A SEMICONDUCTOR CIRCUIT

Abstract: The figure shows a unit (5) for distributing clock signals (SA1, SB1) in telecommunication systems. The unit is provided with a semi-conductor arrangement (ADA, CTA, RDA) for generating a predetermined time delay. Two clocks (CLA, CLB) are connected to two parallel, redundant semi-conductor circuits (SCA, SCB) emitting clock signals (SA2, SB2) from multiplexers (MXA, MXB). These receive delayed clock signals (SA1) from one of the clocks (CLA), and from the other clock (CLB) clock signals (SB1) that are delayed in adjustable delay circuits (ADA, ADB) to be phased in with the clock signals (SA1) from the first clock. Thus, a number of delay elements in the delay circuit (ADA) are connected and a first reference number of delay elements, providing a predetermined delay time, are connected in a reference delay circuit (RDA). A quotient of the two numbers is stored. One of the semi-conductor circuits (SCA) is replaced by an alternative semi-conductor circuit (SCA1), the reference delay circuit (RDA1) of which is set on the predetermined delay time, corresponding to a second reference number of delay elements. An adjustable delay circuit (ADA1) is set on the same delay time as the replaced semi-conductor circuit (SCA, ADA), by means of the second reference number and the quotient. The adjustable delay circuit (ADA, ADA1) and the reference delay circuit (RDA, RDA1) on the same semi-conductor circuit (SCA, SCA1) must be produced in a common process to enable all the delay elements to have identical time delays.

Description: DEVICE AND METHOD IN A SEMICONDUCTOR CIRCUIT FIELD OF THE INVENTION The present invention relates to an apparatus and a method in connection with a semi-conductor circuit provided with a delay circuit in order to time-delay a signal. The delay circuit be set on a predetermined delay interval. DESCRIPTION OF RELATED ART In synchronous networks, e.g. synchronous telephony networks, the nodes of the network must fulfil certain network synchronisation requirements in order to be able to cooperate. These requirements must be fulfilled also when maintenance work is performed on the network and in cases when errors occur. In many cases, high demands are also put on the robustness of the networks, and the nodes are therefore provided with redundant units. Synchronisation problems are often revealed, when one of the redundant units in a node is to be exchanged. The units are provided with semi-conductor circuits causing certain signal delays and furthermore having specific delay circuits, the task of which is to delay the signals in a predetermined way. Thus, the problem is that the different specimen of the redundant units are different among themselves. This difference is due to difficulties in manufacturing totally identical semi-conductor circuits. Therefore, different redundant signal paths cause different delays and when switching between signal paths there may occur phase hops being greater than permitted by the network specifications. The extent of the problems is also dependent on the bit rate on the outgoing links. The problems have been solved in different ways due to this bit rate. At low bit rates, e.g. 1,5 Mbit/s, the phase hops are often smaller than a bit period and the occurring disturbances can be tolerated. At high bit rates, e.g. 155 Mbit/s, the problem is significant and has been solved in such a way that the phase hops are handled in the units being located after the redundant units. For such a solution, five different clock signals are collected from each of the redundant units. These clock signals are put together into three separate signals, each of which is delayed in its associated adjustable delay circuit and the signals are then compared in couples. The resulting phase differences are processed in a microprocessor controlling the adjustable delay circuits enabling the production of a common outgoing signal. This solution of the problem is complicated and expensive . The U.S. patent document US 5,952,857 describes a semiconductor circuit having controllable delay circuits. Input signals within a time interval are compared and delayed in the delay circuits in relation to the last received one of the signals. By this adjustment, the requirement of a predetermined phase relation between the circuit and a clock phase is avoided. The U.S. patent document US 5,663,668 describes a circuit comprising the generation of internal clock signals having separate phases, the generation being controlled by an external clock signal. The internal signals are to reach separate blocks in the circuit simultaneously. The signal paths to the blocks have different delays and by weighting these delays together with the separate clock phases the desired simultaneousness is obtained. An article by David L. Mills, Electrical Engineering Department, University of Delaware, issued 1994, describes theoretically the synchronisation of local clocks in a network. None of the above documents deals with the problem related to how a predetermined signal delay is to be preset in a semiconductor circuit. Neither is the problem related to separate delay characteristics of different specimens of the semi-conductor circuits tackled. SUMMARY OF THE INVENTION The present invention attacs a problem related to how an adjustable delay circuit, being part of a semi-conductor circuit, is to be set on a predetermined time delay. The delay circuit is built up by a number of delay elements, the elements having different time delay om different of the semiconductor circuits due to difficulties during the manufacturing. cυ ω M NJ h- 1 H 1 Cπ o Cn o n O Cn- ri- o rt Ω Ω H- Ω Ω s: Ω J. Ω tr Ω C tr S Φ rt 3 CO Ω Ω 3 s: rt O Φ TS rt ø- Hi o O H- 3 H- o H- H- 3 H- o 3 O hi Φ H Φ 3 μ- o μ- μ- o φ hi hi 3 1 Φ H 3 l-i H 3 rt hi CO h rt H- h- 1 SD Ω (- ■ Φ hi α 3 3 hi rt rt H 3 H Φ Φ TJ Ω O Ω ^ Ω rt Ω 3 " rt <! rt O SD 3 CO 3 T5 Ω μ- - μ- O CO tr O 0 3 TJ 3 3 h3 3 SD 3 Φ h3 Φ 3 ^ Φ rt H" 3 3 3 3 ι-3 Ω 1 hi > Φ CO ! φ 3 H- 3 Ω H- H- H- Ω 3 " rt H- tr H- rt H- " T3 3 tr rt O H μ- φ 3 tr μ- Ω rt CD 3 H O H o rt et rt rt et 3 - rt rt 3 J CQ Φ SD rt rt o φ 3 μ- rt φ H o O Hi rt 3 O 3 Φ O et O Φ o O Φ • ^ φ Φ H- hi μ- co 3 3 σ co μ- hi Ω 3 Ω 3 μ- μ- rt < 0 tr ι-i tr 3 hi -> SD H- 3 Ό H- 3 H Φ φ o μ- 3 φ T3 3 Ω hi 3 1 3" tr H- φ 3 O rr ? O hi SD 3 hi CQ Φ μ- 3 Φ O 3 co rt Hi hi μ- 3 3 rt iQ Ω Φ o o rr H Ω < Hi Ω SD 3 3 Φ Φ CL rt O O O 3 Hi 3 3 Φ φ o rt Ω H " O hi H- T3 H- Φ 3 H- 3 o Ω H 1_1. o tr tr 3 • Ω Φ CO s: CO hi hi tr rr CO Φ rt 3 l-i ω ≤ o n pi ¬ hj z Φ SD Ω 3 13 Φ rt O hi I- 1 tr μ- Φ <! φ 3 O hi 3 " TS n H- tr Ω 3 s' TS Ω O 0 ^ O O Φ Φ Z h3 tr 3 Φ ^ μ- rt rt 3 3 Φ 3 H μ- Φ 3 H 3 rt 1—1. 0 Φ H 3 tr H- 3 rt hi Hi 3 p. - φ 3 3 rt 3 J h^ Ω 3 μ- 3 Ό Ω O H- H3 3' φ H- Q. Φ H- l_l. et rt Ω 3 SD SD 0 rt Φ 0 Ω 3 O Φ 3 Ω hi rt tr r+ t Ω rt Φ Hi et φ H- CO H- rt σ rt s; 3 " 3 3 Φ 3 3 rt 3 " μ- rt μ- rt O Φ O . H- PIet 3 Φ Ω 3 H Φ H- h- 1 tr Φ 3 o 3 J 3 o 3 H ^ σ h- 1 hi φ co S' rr 3 Ω (ϊ et Φ hi Ω Q φ O O Φ rt H CO 3 hi Φ μ- <1 Φ μ- O Φ H 3 3 Φ H- 0 ■ <: r Φ rh Φ 3 • 3 s: ø 3" rt 3 Φ Φ Hi Φ rt μ- - 1 CO 3 3 Φ • Ω ω co hi 0 Z H- Hi H- α " ^ H- Φ * • <: 3 H 3 hi co 3 3 O μ- μ- O 3 μ- rt ■ <: CO et et rt 3 μ- 3 Φ rt t-3 Φ 3 Φ Φ μ- 3 Ω CO Φ ιQ ; - 1 3 rt Φ Ω hi tr 3 • rt- tr tr 3" H- tr r+ rt hi tr l- 1 rt ιQ IX K Ω 1 ^ rt TS Hi V 0 iQ 3 μ- μ- Ω 3 Ω 3 O Φ 3 3 3 Φ 3 * Φ Φ O Φ SD 3 J Ω Φ SD μ- Ω 3 Φ Φ H 3 Ω φ μ- co H 3 rt tr O r (-1- Φ 3 Hi CO ^ Φ ≤ tr Hi α hi O Ω hi Ω hi φ μ- rt 3 1 Ω μ- H 3 " σ 3 α 3 rt <l Ω φ SD SD Φ LJ. Ω 3 μ- μ- μ- Φ α ? i 3 J H Ω rt 3 rt μ- o Φ Φ 3 r+ tr tr SD Φ rt Ω 3 ^ 3 hi 3 3 hi 3 Hi 3 Φ 3 Ω σ Φ μ- O O μ- co 3 O IX 3 3" rt Φ 3 J <! H- 3 ι£) Φ CO μ- 3 Ω ιQ μ- Ω rt o 3 • 3 3 rt Z H- 3 r ■ Φ H- Φ . Φ SD hj 3 μ- 3 rt rt Ω 3 Ω Φ Φ Z μ- 3 iQ T3 . μ- SD co O tr • 3 TS Φ h- 1 Ω σ > 3 Ω SD co rt μ- tr *> hi 0 rt TS Φ 3 hi rt rt 0 ) 3 h- 1 co Φ et hi 3 3 3 Φ CO ιQ Φ σ O rt O Q 3 -> hi rt O Ω O - rt r+ co Φ rr Φ O Φ SD Φ φ P- H - 1 3 hi « rt rt Φ μ- o Z T3 rt <J 3 μ- H H- O • < Z co rt h- 1 SD Q. Φ hi 3 J 3 J 3 Φ Z <! o Φ O μ- 3 Ω o 3 rf O 3 3 Φ —• O o Φ Φ CO 3 Φ 3 φ 3 tr μ- hi hi hi Q. ?V 3 Φ O 3 ^ H co 3 Ω < < SD SD Hi 3 CO 3 co rt ■ <: iQ μ- ? 3 Φ CO Φ et iQ Φ Φ rt H- hi 3 vQ Φ SD Φ Ό tr μ- 3" Ό rt Ω μ- rt Ω ^ sα H- Z O H Φ hi rt H μ. Φ SD 3 ■ <; μ- 1 H cn 3 Φ hi Ω rt tr ^ 3 O μ- μ- rt 3 co O ■ <; < <! H- Ω 3 Ω SD H- 3 O rt ιQ O μ- μ- • ιQ • O hj 3 J Ω μ- H 3 φ 3 rr 3 3 co 3 H- rt CO 1 Ω > < <! H 3 tr 3 μ- 3 3 Ω Φ " co o ? Ω <! 3 tr H- rt CO 3 P- Ω H- μ- 3 rt Ω φ h3 co rt Ω 3 hi tr 3 * 3 φ Φ Φ rt SD φ rt O hj Ω rt 3 * 1—1. φ 3 t tr J Hi μ- TS O rt r+ s: n i 3 3 H rt SD " 3 Ω μ- Φ Φ Φ 3 3 μ- φ Ω Φ hi O rt O 3 tr 3 H- O ■ <: rr ι-3 3 rt 3" h- 1 3 J rt Φ α 3 H α • CO rt φ 3 O hi CO O Φ H- rt 3 CQ 3 * H- SD Φ Hi Φ Φ 3 P- Ω CO rt μ- • h- 1 3 H CO 3 ω 3 3 " H- Hi H- l—l- 0 O o CO Ω rt 3 s: ι-3 3 3 ω 3 μ- φ μ- 3 rt μ- CO CO Φ 0 co hi H- CO 3 3 hi hi Φ rt "«« μ- μ- tr 3 tr ^ LJ. tr 3 co 3 O σ * 3 Φ o 3 O tr CO Φ α 3 O rt rt 0 Φ H CO 0 hi μ- 3 0 μ- 3 3 rr 3 CO r+ H- φ Φ O Hi Φ H- hi Z 3 " CO Φ o 3 CO 3 1 rt rt Φ H Φ Ω tr rt et 1 co φ 3 Φ Φ h- 1 1 tr 3 " Ό -> CO rt rt Ω μ- tr |x! μ- rt tr > <: r 3" o tr 3 tr 3 H- rt hi SD Ω Ω Φ 3 Ω H <! μ- 3 Φ o o Φ Ω rt Z hi t Φ 3 φ H 1 rt Φ *< o H- ø ^ O rt O Φ Φ 3 tr α 3 3 hi tr • < 0 O Ό Φ φ H Φ H- O Ω H- 3 3 hi 3 ^ Ω {—• α IQ h- 1 3 ^ hi 3 H CO Q 3 SD O 3 Ω Φ Ω H- tr T3 Φ Φ 3 φ σ 3 CO 3 μ- O φ CO Φ tr h- ■ 3 <n Φ 3 3 rt Φ SD CO * tr (D Φ Ω Φ iQ s: CO co n 3 Φ h J φ Φ pi ¬ H- Φ Ω H- hi CO ^ rt 3 Φ " tr 3 Φ o H- 3 SD s' o- 3 et α 3 rt rt H- CO 3 φ Ω Φ 3 o μ- Φ ^ rt rt 0 1 H- • TS SD Φ n Ω tr Φ Φ o co Φ tr H T5 μ- -* Φ hi 1 CO 3 μ- et H Ω 1 O • SD rt φ h- 1 3 H H- rt 3 3 H 3 3 Ω 3 O H- hi O CO O rt O SD rt CO Ω Φ ^ hi Ω ■ : 3 o O μ- 3 3 3 φ 3 CO Φ Φ H SD *< CO Ω SD 3 3 3 O μ- 3 3 iQ 3 3 H- 3 μ- hi o Ω 3 tr H- 1 H- H H- μ- Φ rt o Ω 0 Hi Φ Q H 1 3 1 1 3 I Hi 0 Ω CO 1 CD u3 μ- 1 rt Still an object is to be able to exchange the semi-conductor circuit in operation maintaining the network synchronisation. An advantage with the invention is that the delay circuit may be accurately preset at a desired delay time without the exact time delay of the delay elements being accurately known. Another advantage is that the semi-conductor circuits may be exchanged in operation maintaining the network synchronisation. A further advantage is that the lack of network synchronisation eventually caused by the semi-conductor circuit when it is exchanged, is corrected immediately in the exchanged circuit. The solution is simple and economical, as no complicated circuits after the exchanged semi-conductor circuit are required in order to maintain the network synchronisation. Yet another advantage is that the invention allows an accu- rate presetting of the semi-conductor circuit so that the network synchronisation is maintained also in synchronous network having a high bit rate. The invention will now be disclosed in more detail in conjunction with preferred embodiments and the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 illustrates a schematic block diagram of a selector in a telephone exchange; Figure 2 illustrates a block diagram of a part of the selector; Figure 3 illustrates a block diagram of a delay circuit; Figure 4 illustrates a timing diagram with clock signals; Figure 5 illustrates a block diagram of a semi-conductor cir- cuit having a delay circuit; Figure 6 illustrates a block diagram of a delay element; Figure 7 illustrates a flow chart of a method according to the invention; Figure 8 illustrates a flow chart of another method according to the invention; Figure 9a illustrates a block diagram of a phase locked loop; and Figure 9b illustrates a timing diagram of clock pulses. cυ co IV) M Cn o Cπ o cn o (JT Ω 3 Ω 3 Φ ω tr μ- rt IS CO O co 3 3 tr Ω O 3 tr et co S Φ hi rt rt ( -3 3 3 3 O 3 Φ o - 1 Φ 3 Z φ rt φ tr Φ 3 < < 3 3 3 Ω 3 φ tr • Φ X φ Φ Φ tr tr h- 1 3 Φ 3 X! H O 3 O 3 Ω μ- • μ- 1 μ- rt rt 3 h- 1 * < 3 Ω μ- φ 3 O Ω (- ■ ω φ Φ CO μ- Ω Ω t3 Ω O Ω rt tr rt CO Φ rt KJ. Ω O φ Co 3 3 Hi Ω rt tr ø Φ Ω O rt h- 1 Φ tr Pf rt pf μ- Ω 3 •^ Ω \ H, O tr Z Ω Φ H rt 3 0 tr Φ 3 3 o < 0 CO CO O Ω —> 3 ^ H CO O TS tr μ- μ- o CO o μ- hi 3 CO Φ H φ l α 3 O φ μ- 3 φ CO Ω rt 3 μ- t→ O Cfl 3 hi vQ 3 hi 3 o 3 3 μ- O s; 3 Hi et o iQ 3 3 H σ μ- - 1 tr M f O LQ iQ H Ir 1 tr o Φ O TS 3 iQ 3 3 CO ιQ Hi tr 3 μ- Z 3 μ- Φ 3 y *< φ rt φ o hi 3 Φ 3 et α o hH <! 3 3 ( -3 3 μ- Φ 3 Φ 3 !- ■ o μ- CQ Ω 3 Ω Z 3 O hi z μ- hi O φ 3 tr i- 1 co 3 rt s Ω - 1 hi co * 3 tr tr rt 3 O O rt Φ D μ- 0 H rt μ- Φ tr μ- 3 3 3 tr Φ Φ f 3 3 X μ- μ- 3 Φ O o α S" Z X CO m 3 φ Φ tr t-O o μ- 3 rt 3 Φ CO rt M μ- Ω IQ- O μ- hi 3 3 H Φ M - 1 ω co S α α ω 3 3 rt Pf μ- • Ti Z Z "*« et μ- CO h- 1 co 3 tr hi 3 s: 3 h- 1 O H - 1 n Ti > 3 si < μ- et 3 ω 0 tr φ Ti μ- O O o ^ • rt Φ iQ Ω tr Φ Φ 0 • μ- W hi 3 3 z Φ μ- rt hj < 3 μ- 3 h- 1 hi et hi 3 3 3 μ- O Φ Ω υa - 1 H o Ω O μ- \-> o et 3 3 CO 3 o o ? H Ω Ω H3 Φ 0 Φ μ- Ω 3 H rt 3 tr 3 td - 1 »d < 3' i→ 3 rt 3 rt 0 3 Φ rt 3 α rt φ ^ tr tr CO o 3 tr tr O 3 3 S O T) φ μ- 3 ω Φ 3 H3 μ- hi W 3 tr 3 tr CO hi Φ tr φ Φ CO μ- μ- O o hi i Φ μ- 3 S hi μ- O •< 3 j CO H α O " rt α hi et CO Φ 3 hi tr φ 3 co TS φ O ιQ O 3 3 μ- 3 3 3 Φ rt O Φ 3 Ti φ hi ^ tr O hi 3 o o 3 LQ s: Φ ø ø 3 •< Φ Φ co CO CO Ω " ^ hi S3 μ- z 3 3 3 φ 3 CO μ- Hi Φ S 3 Ti H, CO TS tr hi <! o Φ Φ O co rt Ω φ rt φ O 3 3 co tr 3 hi rt rl- rt Hi Q Ti HI Φ φ 3 φ 0 et rt 3 rt O tr .fc. hi 3 3 3 rt O s: 3 μ- μ- 3 3 3 Φ φ - 1 o O rt tr μ- hi hi 3 rt hi co Z Φ 3 μ- Φ Φ 3 CO Φ hd μ- rt Ω rt 3 3 O 3 hi ^ » hi Φ μ- ω O Hi Φ " O μ- 3 hi α 3 tr Φ Φ rt CO ω PI ¬ μ- t CO .—• μ- co 3 Cn Φ 3 3 μ- Hi 3 o φ . 3 hi 3 ^ φ 3 Φ Ω Φ φ M S' O • Φ rt 3 rt rt ^ hi s Hi rt hi hi tr Φ Pf tr rt 3 Φ rt 3 rt hi h- 1 <! g 3 rt h- 1 μ- t Z Φ S φ S iQ φ tr O 3 hi 3 μ- rt PI3 Ti Φ O 3 rt Z O μ- φ Φ 63 3 tr 3 -. TJ Ti φ μ- tr μ- 3 hi 3 3 φ o tr iQ Z et S' 3 3 μ- Z Φ O Ω Ω hi o hi H tr h- 1 3 rt μ- μ- rt 3 iQ Φ rt Φ α H φ tr O O φ rt O rt rt o Φ μ- 3 O rt ^ Hi σ φ o 3 Φ hi 3 tr co rt Φ tr hi 3 CO CO hi z tr hi 0 3 O H μ- Hi 0 co o p Pi ¬ 3 \ μ- T3 φ Φ rl- rt Co φ μ- Pf Z ø μ- o . Φ cπ f CO rt hi co J2J φ iQ * 3 Φ co μ- rt tr co co φ H 3 tr μ- CΛ o 3 tr 3 3 3 et 3 3 hi Ω H φ H tr tr H * * rr Φ φ 3 rt co Φ iQ ^ Ω μ- μ- a Hi μ- tr CO • O Q tr ss Φ TS {—• μ- rt 3 α O Φ μ- 3 3 Ω Φ o rt o r o O co φ rt -> CΛ Φ HI 3 Ω 3 Φ TS 3 cπ z Ω t Φ 3 tr ø Φ Hi H N 3 Ω 3 3 hi tr tr CO hi tr 3 hi hi > 3 03 Q. Ω o H Q 3 TS iQ 3 a 3 Φ μ- tr hi 3 Φ α Φ rt CO φ 3 0 Φ o 3 φ Φ 3 rt hi Ti μ- tr S tr rt Φ rt • Hi H s Φ h PIo Φ H ^ X rt H tr rt -> 3 ø rt 3 3 o μ- CO tr Hi Ti o μ- α hi Φ S' Hi hi i O μ- 3 Ω μ- Φ o μ- 3 Hi φ O 0 hi 3 3 Hi Φ O rt 3 > φ 3 S 3 CO Φ O ^ CO tr tr O a O et 3 φ rt O 3 3 3 3 rt z Ω ^< O Ω μ- S hi rt μ- Pl- rt rt tr rt o 3 3 tr 0 3 H rt rt h- 1 o hi hi O σ O Φ tr co rt o o tr Φ tr o 3 Φ hi 3 co o tr Ω μ- μ- O • O hi φ o μ- rt rt s; 3 3 tr 3 Φ !X Φ Co μ- μ- iQ φ Z —• μ- PIO co h- 1 Φ X α 3 Φ tr μ- tr μ- rl- et rt φ φ Ω Hi rt tr o Φ O a μ- μ- << hi S ' 3 H o 3 i Φ co Φ rt O μ- O 3 Q tr 3 3 3 CO 3 Φ Hi 3 s rt Ω Φ CO TJ Z tr tr s tr Ω tr tr Ω co o 0 ■ <: 3 Φ 3 φ Φ rt 3 3 iQ tr Ti 3 hi tr Φ 3 Φ 3 Φ μ- rt σ Φ O tr μ- et 3 φ 3 σ 3 3 rt Hi CO 3 μ- 3 O O 3 μ- Φ Ti o μ- <! rr 3 Q. rt o μ- Q Ό iQ tr et Ω 3 iQ s: μ- CO S 3 tr s 3 Φ a 3 hi rt IX <! Ω et μ- 3 U2 rt Φ o 3 φ Ti Z tr φ 3 Φ o h- 1 LΩ ■ μ- - 1 o CO rl- Ω 3 μ- tr tr 3 μ- Φ μ- hi Hi Ω Ω Hi 3 hi - O hi α hi O rt 3 CO co TI 3- hi hi iQ - 1 CO 3 3 3 hi o μ- H 0 o hi o rt CO Pf rt Hi Z Ω rt tr 3 3 O σ 3 Φ φ 3 φ • rt 3 3 Hi O φ tr Pf 3 S- X tr tr h- 1 Φ Φ Ω rt Φ Ω O - 1 3 Q hi φ Ω tr Φ Hi rt 3 μ- μ- Ti X " ^ μ- Φ o t? Φ PIμ- o h- 1 O μ- Ω μ- Hi Ω Φ ι-3 φ μ- Φ Φ o ιQ 3 et Φ co 3 > φ co S ' Ω Ω Φ 3 3 O rt 3 Φ O Z Ti O h- 1 O Ω 3 3 rt •<« 3 o 3 3 . Φ Φ tr Pf TS φ 3 3 Φ rt 3 s: 3 μ- rt 3 Ω Φ o Hi O rt rt 3 tr CO hi rt O 3 μ- iQ tr rr Φ φ 3" 3 rt tr hi Pf 3 P- 3 μ- μ- CO 3 μ- Φ CO 3 Z CO 0 Z Ω 3 rt Φ X Φ tr φ ri- CO 0 iQ h- 1 φ o o S 0 z 0 φ rt Φ 3 μ- μ- ø O et 3 rt Φ hi M Ω co " ^ 3 μ- Cn 3 rt 3 3 TS 3 Hi tr S CO s: Ω μ- 3 μ- H ιQ Φ hi Φ μ- O 0 Φ μ> rt rt 3 μ- 3 Cn 3 tr CO CO 3 3 rt Φ o o 3 3 rt - 1 s ω f rt 0 Φ 3 • Φ Z tr 3 3 rt iQ 3 Φ • PI^ rt Φ ø 3 O hi s s CO 3 rt μ- Ti CO o 0 hi Q. S' tr S 3 Hi Pf I PItr H 3 3 tr rt tr ι-3 <! Φ Ω rt CO ι-3 Φ CO S' CO μ- φ CO 3 hi 3 Φ CO O 3 * et Φ 3 o tr rl- φ s • Φ α 3 Φ O I 3 Φ ιv> φ 3 the clock CLB lacks delay circuit. The switch part SW1 comprises two parallel integrated circuits SCA, SCB respectively, which are included in the exchange core of the exchange AXE1. The circuit SCA comprises an adjustable delay circuit ADA, the output 36 of which is connected to a 1-input of a multiplexer MXA. Correspondingly, the circuit SCB is provided with an adjustable delay circuit ADB, the output of which is connected to a 1-input of a multiplexer MXB. The integrated circuits are each provided with a separate control circuit, CTA, CTB, respec- tively, the control output of which is connected both to a control input of the adjustable delay circuit, and to a control input of the multiplexer. The control circuits CTA and CTB are connected to the central controller 3 through the connection 3a. Finally, the integrated circuits are each provided with a separate reference delay circuit, RDA, RDB, respectively, which are connected to the controller 3 through the connection 3a. The clock CLA is by means of its delay circuit FD1 connected both to a 0-input of the multiplexer MXA, and to an input IN2 of the control circuit CTA via a connection 7. Also, the output 36 is connected to an input of the control circuit CTA. The same clock CLA is through its delay circuit FD1 connected both to a 0-input of the multiplexer MXB, and to an input of the control circuit CTB via a connection 8. The clock CLB is both, through a connection 9, connected to an input 35 of the adjustable delay circuit ADA, and via a connection 10 connected to an input of the adjustable delay circuit ADB. An output of the multiplexer MXA is connected to a phase locked loop PLLA having a delay circuit and the multiplexer MXB is provided with an output connected to a phase locked loop PLLB. The reference delay circuit is connected to the phase locked loop through a connection 37. It should be carefully noted that the integrated circuit SCA, which thus is provided with the adjustable delay circuit ADA, the reference delay circuit RDA, the control circuit CTA and the multiplexer MXA, form a common integrated circuit. In the same manner, the integrated circuit SCB is another common integrated circuit. This is of significance for the present invention, as will be described more in detail below. The outputs of the switch part SW are connected to the units 12A and 12B, as well as 13A and 13B of the multiplexer part Ml, as is shown in the figure. The unit 11, which is also connected to the integrated circuits SCA and SCB, is not included in the multiplexer part, but is instead a trunk access. Like the integrated circuits SCA and SCB , these units each have an associ- ated multiplexer 14, an associated adjustable delay circuit 15 and an associated control circuit 16. Also, the units 12A, 12B and 13A, 13B each have a phase locked loop 17 and a reference delay circuit 18. The unit 11 is connected to the network 4 and the remaining units in the multiplexer part are also connected to the network through further circuits, not shown in the figure. The units 11, 12A, 12B, 13A and 13B are shown in less detail than the integrated circuits SCA and SCB. It is of significance for network synchronisation of the system that the redundant units, e.g. the integrated circuits SCA and SCB, are mutually in phase. This means that the clock signals SA2 and SB2 being distributed to the multiplexer unit Ml and further out in the system, are very well synchronised. Timing deviations may occur when the clocks CLA and CLB are slightly different, when the connection lines 7, 8, 9 and 10 have mutually different delays and the two integrated circuits SCA and SCB themselves induce separate signal delays. Therefore, the clock signals may become mutually phase displaced. The clock signals SA2 and SB2, outputted from the multiplexer MXA, MXB, respectively, are kept mutually in phase in the following manner. Clock signals SA1 from the clock CLA are delayed in the fixed delay circuit FD1 with a time interval, which with certainty exceeds the above mentioned timing deviations and according to the example, the time interval is selected to 20 ns (20*10 ~9 seconds) . The clock signals SAl are connected to the 0-input at the multiplexers MXA and MXB, respectively. Clock signals SBl from the clock CLB are non- delayed when they are outputted from the clock, but are delayed in the adjustable delay circuits ADA and ADB, respectively. After the delay, they are connected to the 1-input of the multiplexers MXA and MXB, respectively. The delay times in the adjustable delay circuits are set by means of the clock signals SAl and SB2, as will be explained in more detail below. Thus, the two inputs 0 and 1 become completely mutually in phase on the two multiplexers MXA and MXB, and the desired common phase co r cπ o cπ o Cπ to about 0,2 ns.. Each of the delay elements 31 have also an associated inverting multiplexer 33 having, coarsely estimated, a delay time of 0,1 ns . Each of the multiplexers have an associated control input 34 that is connected to a decoder 37, that in turn is connected to an up/down-counter 38. The latter is, through a control circuit 39, connected to a phase comparator 40 having an input IN2 for clock signals. The connection 3a to the master control unit 3 is connected to the control circuit 39. The multiplexers 33 may be reset through its control input, so that its input 0 or 1 is connected to the associated output and transmits a signal. The first delay element 31 of the delay circuit 30 is provided with the input 35 and the output 36 for the clock signal SBl that is to be delayed. In the figure, the decoder 37, the up/down-counter 38, the delay circuit 39 and the phase comparator 40 are shown in- a frame of dashed lines as a unit 30b. This unit is the control circuit CTA in figure 2. The delay elements 31 operate so that the clock signal SBl at the input 35 passes and is delayed in the inverters 32. If the 0-input of the element multiplexer 33 is connected to the output of the multiplexer, the 1-input of which is closed and the signal is transmitted further to the next delay element. In this element the 1-input of the multiplexer may be open, and the signal SBl is then returned and transmitted further, through the multiplexer and the inverter, back to the first delay element and continues through its multiplexer 33 and two of the inverters to the output 36. Above, it has been stated that the delay time in one of the inverters 32 is about 0,2 ns and in one of the multiplexers 33 the delay time is about 0,1 ns. It should be carefully noted that it is possible to manufacture the delay circuit 30, so that all the inverters 32 are mutually provided with nearly the same delay time and all the multiplexers 33 are provided with mutually the same delay time. This is true, when the inverters and the multiplexer are manufactured on a common substrate, e.g. the substrate 30a. Then, all the elements are manufactured at the same time and having the same process parameters. The same also apply when several delay circuits are manufactured on the same semi-conductor substrate at one and the same occasion; all the inverters are mutually identical and all the multiplexers co co IV) M P» Cπ o cπ O Cn O cn- 3 CΛ Φ hi > s et 3 CO Cπ M Ω Φ Ω O rt CO hi Ω CΛ tr Ω rt CO O Hi P- rt 3 3 3 CL 3 to Ω 3 hi o I* Φ α 3 * tr 3 p- H H o P 1 tr P- Φ O > 3 P J P- φ P- Φ 3 tr 3 P 1 3 Φ 3 rt P- hj Φ 3 3 tfl Φ Φ rt LΩ P- tΩ 0 Φ 3 Φ ι O 3 CO O 3 Ω U3 Φ 3 S P 1 H hj hj Φ 3 CL S ø S S • Ω 3 S P- 3 Φ TS Ω Φ O s rt 3 3 3 rt 3 Ω Ω P- TJ 3 Ω 3 3 i-3 Pf φ rt co Ω 3 rt 3 3 tr ? 3 3 rt tr 3 ι-3 Hi rt Hi ^< P- rt 0 3 O CO P" o hi rt f- 1 h- 1 et PI ¬ tr 3 Φ (- ■ h- 1 CO H hj Φ P- o Φ C S- 3 tr 3 TJ Φ P- —> S φ 0 Φ 3 * O P J CO tr S' 0 CO rt hi H o Φ Φ φ CO 3 LJ. Φ Ω Φ Ω rt H CO rt CO 3 3 * P- Ω •<: φ Φ CO P- CO O Ω CO PI ¬ 3 p- rt Ω P- rt Hi 3 rt rt P- Φ • to 0 Φ et CO co ? 3 ιΩ O Ω Pf NJ S' Hi ιΩ Φ h- 1 co tr 0 CO α 0 TS 3 3 Ω <! rt tr rt P- rt CO 3 3 co CO 3 Φ Φ QJ 3 hj O Φ {—• rt Φ hi hj i φ Φ 3 CO 3 rt 3 tr Φ O CO CO 3 Φ P- 3 rt CO P- Φ 3 <! Ω hi 3 P- o Φ CO hj rt o 3 Φ Φ TS rt P- rt LJ- 3 H P- Φ P- CQ 3 Ω P 1 \-~ 3 Pf Φ P- O tr 3 3 Ω • O rt 3 CO Ti 3 iQ TJ tr φ 3 CO 3 co i Q Ti Ω rt 3 h- 1 rt 3 z H •< UΩ Φ rt CL 3 3 ■ Φ CO Φ Φ rt 3 tr Φ Ω CO rt hj 3 Φ \ O O < CO 3 TS P- Φ CO Z ι-3 O P- hj 3 Φ rt QJ Φ 3 3 rt rt 3 " 3 φ P- tr 3 3 hi φ P- P- P- hj 3 3 Ω O O O tr hh Hi φ h- 1 O rt et h- 1 O P- O P- P- hi 3 Φ h- 1 P- O α rt α ω S KQ s et iQ . P- Ω φ Hi < rt P- O CO φ 3 hi 3 Cfl Φ Ω Ω Hi rt z P- tr 3 φ φ hj Ω T! P- PI ¬ Φ 3 • : μ» P- 3 3 Ω TS ι O hi o CΛ rt 3 Φ P- Hi rt 3 Q co Z P 1 Ω 3 3 CL hi S' hi 3 II S iQ 3 Ω 3 3 3 α Z Ω 3 Φ hj tfl Φ I ιΩ 3 φ tr cπ 3 3 3 rt hj Φ φ Φ Φ S P- O iQ 3 rt rt rl- CΛ TJ 3 O 3 3 φ P 1 QJ Ω Ti Φ 3 > • μ- P- 3 3 3 O 3 3 CL o O hi co hi • 3 Φ φ o rt tr rt CΛ 3 O rt O 3 rt CO φ rt Hi Φ O Hi rt CO PI ¬ S O •»« TS Ω 3 PI ¬ rt et 3 O 3 t rt o > Hi tr " * Ω S φ P- O 3 3 Hi S' O CD P- Ω rt rt S' tr tr 3 CO Φ o hi P> h3 μ- co CO rt Ω S rt O Ω rt P- rt Φ Φ hi CQ Φ PI ¬ Φ Φ Φ Φ 3 3 rt rt Φ " Hi rt tr hj O . Φ 3 Z Ω rt P- ■ rt tr et 3 3 CO S ' rt CL α rt rt Φ tr rt φ Φ tr Φ Ω •* hi {—• P- O Ω ø Ω φ tr Φ CO tr P- 3 S Ti CO Φ Φ O hi Φ Ω Φ tr H rt φ 3 CO CQ 3 hi 3 ■ Φ Φ φ S H CL 3 P 1 PI ¬ 3 φ tr O φ S * Ω μ- s: CO QJ rt Φ ø rt TJ rt P- 3 ^ S' S Ω 3 Φ O Ω 3 3 o 3 tr Hi H rt ø- φ Φ rt Φ P- CL • 3 ø Ti PI ¬ 3 3 O P> co Q hi CL o co CO CO O TJ ^ P- hh et 3 P- O P- X 3 tr O T! \ Pα rt TJ P- LJ. 3 O 3 Φ • 3 3 3 Ω hj Ω > Ω 3 P- 3 3 3 O tc Hi \ S ' LJ. CO Φ o 3 Ti 3 3 3 3 QJ tr rl- Ti hi Φ TS > P- ? CO ?r D tr Ω 1 rt ^< CO 3 o P- o ιΩ 3 j Hi rt Φ CO rt IΩ 0 Φ co 3 3 3 h- 1 3 o S rt > rt Ω z hi o z CO o 3 O H rt 3 tr hi Ω Φ 3 hi rt Φ rt rt CO ^ P- H O P- Ω ω Φ CO z ø O rt rt rt Hi 3 3 Φ H S rt α P- 0 3 3 rt o QJ P- S •<; 3 rt P- rt φ <j rt 3 1 Hi 3 3 P- tr O O tr P 1 PI ¬ O tr o hi Φ H co tr φ ιΩ P- C hj tr TJ Φ 1 Ω tr 3 O Φ TJ hi S' 3 Ω Φ rt O 3 a Φ rt 3 co rt P- 3 P- Ω φ 3 hj 3 Ω O rt I- 1 CL S Φ 3 Φ •< Φ 3 Pf Φ tr 3 >c=. rt M Ω tr 3 3 tr CL Ω o 3 hj " * 3 o 3 tr Φ 3 hj φ CL 3 hi " «« o CO • O Φ φ ^ {—• CO Φ φ rt P- P- 3 3 3 3 Φ h- 1 3 3 3 QJ P- QJ CO 3 3 O " ^ 3 3 φ 3 O <! rt 3 rt P- tr 3 rt α 3 P 1 rt Φ 3 φ 3 P- > 3 rt co h3 TS tr TJ φ CΛ rt Φ rt hj φ O < Φ hh Φ rt Φ Q. Φ O rt P- 3 P 1 Ω o ιQ Φ rt LΩ tr Z P» tr 3 o tr tfl X P- hj φ hi Φ hi Φ Hi P- O rt 3 Ti o hj 0 P- tr φ tr Φ H s 3 Φ 1 3 3 Ω CO > < Z hi CO rt hi — • 3 3 TJ 3 << tr Φ 3 S φ 3 Φ P- CO 3 rt 3 3 3 P- rt Φ Z O CO 3 ■ rt hi • 3 3 Φ P- P 1 PI ¬ Ω j 3 Ω 3 φ φ 3 TS [—• tr CL P 1 Φ 3 O Hi O 00 ^ tr φ Φ Ω CO hi O 3 Φ S' O φ h- 1 Φ 3 rt 3 P 1 CO μ- P 1 hi P- 00 ■ Ω φ ι-3 rt P- φ Hi CΛ ? φ 3 P- o z 3 Ω rt Φ 3 rt Hi CO 1 O o Ω P- 3 Φ tr P- H • CO > rt Φ rt 3 rt Ω P- rt o • rt CL rt hj hh s Ω hh O Hi h3 μ- 1-5 3 P 1 hi Φ 3 Ω 1 rt - tr hj Q. hi tr Pf rt 3 tr Φ tr 3 μ- 3 3 O O tr hi Ω 3 O Φ 3 tr φ CO φ O rt φ tr P- TJ 1-3 Φ CO Φ rt rt Ω <! 3 3 rt hi 3 Ω 3 H O s et - P- 3 φ Ω P" tr CO CO 3 tr P- h- 1 Z Φ 3 Φ CL CL tr φ CO 0 P- rt X Z rt s rt α O 0 Φ Ω P- rt H Φ P- hi 0 o CO P 1 0 Φ H rt •> P- rt P- P- O Z rt CL tr Φ CO Ω ■ ιΩ tr t Co α 3 i 3 Φ s; rt CL rt O 3 tr r TJ 3 tr > P- Φ φ • φ μ- O 3 φ Φ rt Φ TJ CO 3 P- tr rt CL *< Φ μ- O 3 Ω Φ σ {— • 3 hi hj 3 Ω SD h- 1 o 3 hj Φ 3 rt H, φ O Φ 3 > Φ TS hi -' ø tfl 3 3 • > Ω hi f Hi 3 hi rt Φ TS CL O Hi hj Φ Ω 3 D X tr Φ O rt ^ TS CO 3 3 φ P- ^ rt Φ TJ 3 Φ 3 P- rt 3 Φ 3 0 et P- tr \ Φ P- CO CΛ hi Φ rf=. tr H H H hj 3 H CO > Φ H tr ^ hi CO f tr co Φ α H Ω rt P- tfl CO α O φ 2 3 Φ 3 3 Φ 0 3 Ω P- 3 φ φ o Φ O o LΩ h- 1 rt P 1 * CO rt P- 3 tr Φ 3 CO σ 3 S CO rt z 3 3 3 S tr φ Φ 3 rt 1 3 p- Φ Q. X z 0 φ s: ø φ ιΩ rt 3 rt << ι-3 μ- rt 3 rt rl- rt tfl P- ø rt o I 3 hi M tr tr co P- rt 3 co " rt P- rt 3 o 3 3 φ 3 CO P- tr rt CO CO rt φ 3 co CO > IV) P» I-* Cπ o cπ o cπ o H' P- 3 Hi S rt <X) et rt 3 3 P- O tr t-> tr P- Ti CL ιQ * * Φ tn Φ 3 3 3 Φ rt > H Z Hi • rt O Φ tr P- z CL O H α p- v t o Φ hj 2 Φ P- Ω 3 S' P 1 hi P 1 S CO tr H P- μ- 3 Φ o Φ co s ^ CO P- rt 3 P- ω TS TS co Φ Cfl s: 3 0 O CO rt I ) P- rt h 3 CL P- CO 3 ~- CO Q. Φ PI3 tr " 3 P- S ' Φ o 3 H s 3 Φ Z S tr 2 Ti iQ ■ < CL ø CL Φ P Φ TS P- Φ " CL 3 3 z uo CL 3 CL " ^ iQ P- σ Φ S Φ P- CO hi rt • CO CL rt pt 3 Φ 3 tr Ω Φ tr 3 hj M hj Φ rt 3 TS tr μ- 2J 3 t 3 o 0 Φ tr tV ) P- H φ TS Hi Φ 3 Φ CO TS α Hi Φ Hi Hi P- rt φ 3 H CL Φ P- rt tr CO μ* 3 O hi hj 3 Φ CO O 3 P" Φ ω o φ hi Φ 3 rt Φ TS t "1 CO φ rt 3 Ω • 3 P 1 tr ιΩ Φ O P- 1 tr μ- Φ PI¬ 3 P3 C 3 3 3 S' CL Φ tr Φ S <J Φ Φ CO φ CO H O φ S O 3 hh Hi 3 o 3 rt tc << P- 3 3 1 3 N O rt H CL cπ rt μ- Ω a tr CO P- h- 1 TS f P- Φ rt rt P- 3 tr hj 3 Φ μ- 3 TS Ω Ti CL 3 CO 3 3 φ 3 Φ Hi φ P- H 3 P- P- Ω CL CO rt 3 O O ιQ co O φ * φ rt 3 rt s h- 1 CO ta Φ hi 3 s o D Φ o CO Φ S φ Ω 3 > tr 1 Ω Ω f hi Φ rt J^ Φ rt Φ Φ P- 3 tr μ- CL co Φ 3 Φ O O Hi S rt 3 Hi 3 P- Φ O rt et tr o CL φ CO rt P- P- 3 Z O rt tr 3 O O μ- TS rt O Φ Φ II rt O 0 IV) tr S • o 3 clock period of the signal S48. In figure 9b, a time diagram is shown, wherein t denotes the time and A denotes the amplitude. The signals S48, S4 and S4D are illustrated in the diagram. The signal S48 has a clock period S48 that is equal to the time distance TO. According to the disclosure above, this signal controls the generation of the signals S4 and S4D, which have edges 95 having a time distance TO. These edges are used for setting the reference delay circuit RDA at the time distance T0= 20 ns . As mentioned above, there may arise synchronization problems in the exchange AXE, e.g. when the circuit SCA is damaged and the clock CLA is out of order. Then, the circuit SCA is to be exchanged for the circuit SCAl, as is hinted with an arrow in figure 2. In order to avoid the synchronization problems, the adjustable delay circuit of the circuit SCAl is set at a start value accurately enough. This setting is obtained in the following way. When the new circuit SCAl is installed, the reference delay circuit RDAl is first set in the same way as described above for the circuit SCA. The setting is performed before the circuit SCAl is connected for participating in the process of synchronizing the two clocks CLA and CLB in figure 2. When the clock pulses S4 and S4D having the time distance T0=20 ns are connected, a third number of delay elements 31 of the reference delay circuit RDAl are connected. In this example, the number is 38 and this involves that the value RCVI1= 38 for the circuit SCAl. Now, the adjustable delay circuit ADA1 is to be set at a start value CVIl. For this purpose the calculation CVIl = POS * RCVI1 = 1,5 * 38 = 57 (2) is performed. Therefore, in the adjustable delay circuit ADAl, a fourth number of 57 of the delay elements 31 are connected by means of a setting on the up/down-counter 38. This results in a delay time of the clock pulses SBl equal to the delay in the prior delay circuit ADA. Thus, the two clock signals SA2 and SB2 from the multiplexers will be mutually in phase, in spite of the fact that the clock CLA is out of order. Therefore, it should be observed that the 57 delay elements of the delay circuit ADAl Co CO IV ) IV) P 1 P 1 Cπ o Cπ O Cπ σ Cn. *τ) Q rt tr z α 3 Cπ Ω H CL Ω O Ω hi Ω P- 3 rt Q P- z 3 CO Ω s 3 Hi o Q 3 3 et CL et hi O 3 tr o Φ tr Φ co CO P- Φ Φ O 3 P- Φ O P J CO tr Φ rt p- tr tr hi CO 3 3 3 O 3 3 tr P- O Φ O o Φ Φ P- Φ tr hi Hi 3 rt hj Hi 3 φ μ- P 1 rt O SD Φ > ^< 3 rt > 3 CL Φ hh TS rt H 3 Ω 3 CL Ω Φ 3 rt TS Ω Φ CL 3 co 3 3 tr <! hi TS Ω P 1 tr >< Hi Pf hi II P- CL tv> tr ^ Hi 3 hi ^ hi 3 3 hi 3 CO 3 ^ 3 > Φ TS 3 CL rt O H • φ tr P- 3 Φ Φ Φ α CO O P- Φ O rt P- Φ Ω rt TJ Φ ^ Hi - 1 3 P- P- P- Hi 3 hj 3 3 Ω O CO (-3 S co P- P- tr Ω o hj rt 3 O I- 1 et 3 rt hj i ø CL P- hh " Ω 3 Hi O <! hi 3 Z Φ μ» rt p- co co Φ P- Ω P- Cπ Ω O 3 Φ hj tr ιQ 3 * Hi 3 O rt O P- φ P J 3 \ hj Ω H hj rt CO Φ hj rt P 1 Cπ Φ hj rt 3 TJ P- φ 3 hj rt CO Φ CO hi tr Hi 3 rt et rt 3 Φ CO P 1 Φ Ω tr Φ h3 Ω Φ tr P 1 Φ h- 1 O 3 hi rt 3 μ- Ti hj CL φ ιΩ 3 tr f rt O 3 3 rt S" Ω 3 H CL O CL to s Φ tr S CQ P- 3 Φ CL 3 rt φ 3 O CO tr P- rt rt Φ .—• P- 3 Hi P- Φ 3 Ω Φ 3 φ φ Φ rt 3 ιΩ hi φ Φ CO 3 O CL hj φ 3 rt P- O rt P- O Cfl P 1 tr μ- 3 Ω Cπ ti Ω Φ 3 -. X h- 1 O 3 < Z Φ φ CL < rt 3 Ω Ω 3 hi 3 CO 3 tr Ω Φ rt O H P- 3 3 3 Hi O 3 Φ P CL Φ 3 tr ιQ O f Cπ 3 T) * rt P 1 α 3 CO Φ tr H o P- S Z 3 ■ < φ 3 tr H h- 1 3 P- hi Φ 3 tv> H rt hj P hh φ 3 tr CO M 3 Φ hj Hi rt tr Ti Z Ω rt 3 H ^ P- s 3 Φ 3 rt TS tr O Ω 3 μ- - hi H 3 tr Φ rt Φ H Φ tr rt 3 Φ C s 3 hj 3 P- Cπ Φ < P- rt ιΩ p- Φ hj a o 3 Ω rt rt 3 φ P 1 3 3 P- Φ P- Ω 3 o 3 CL O P 1 CO P 1 P- hj Φ 3 3 3 •<: • Q CL rt tr φ tr Φ rt H S O hh 3 rt O 3 Φ 3 Φ P 1 CO Ω CO CL Ω hj 3 vQ p- LJ. Φ Φ Φ rt 3 3 Φ Hi P- rt tr 3 rt rt tr CO Φ Ti P- Φ 3 cπ Φ CL P- rt 3 3 3 tr tr φ CL CL rt 3 Φ Φ 3 3 φ P- Ω CO hi Hi cP CL P- o 3 3 O z Φ CO CL rt TS φ o 3 P- Z rt Φ hj Φ 3 tr hj H P- o O 3 rt Cπ 3 S hh tr 3 rt tr Φ tr <! ri- hh O o S " CL < Ω Ω P- ^ Φ hj 3 <! hi 3 z tr • 3 P-" Φ Φ rt 3 * CO rt 3 Ω φ co Hi 3 P- o O rt H o CL Ω S P- P 1 P- Cπ 3 Φ 3 P 3 tr Ω tr O P- " ^ Φ P- co CL S P- ■ 3 hh 3 CL CL rt rt tv> <! P3 3 X Φ 3 ≤ P- 1 hi Φ Φ hj P- hi rt CL Φ rt O φ CL P- Φ tr rt tr P- tr P' TS S 3 CL P- φ Φ P- Ω P- co Φ Z Φ {—• 1-3 hj 3 rt 3 CL φ rt 3 CL Φ tr 3 s μ- rt Φ Ω P- o P 1 et tr P- o 3 Pt S O 3 φ 3 P> O P- s φ P 1 3 3 3 ιΩ CO Φ hi Φ s μ- P 1 CL et φ 3 Hi P- CL rt rt ^ • P 1 Z 3 Co 3 μ- rt s; Ω rt CL hi P- CO φ S φ P- CL Ti rt Z P- P- 3 P- Φ 3 •< co Φ P- O CO 3 Hi 3 3 cΩ σ P- 1 3 3 PI ¬ 3 hh T3 P- Ω << rt PJ Ω rt O < < hi rt 3 P- P- 3 S P- 3 φ rt tr Φ 3 ιΩ TS rt S' CΛ CO hh hi h 3 P- 3 P- tr Hi P- 3 3 tr rt Cfl ^ ι rt 3 tr o CL ^ hi CO Φ Ω Φ O Hi {-• et 3 H P- φ 3 P- 1 P- H 3 Ω 3 3 P- rt φ Z Φ CO et Φ > 3 hi Ω Φ P- Φ rt Ω et CO rt H rt CO S et O rt 3 0 CL hj <! - < S" Ω tr CO o rt CO Φ Φ hi CO 3 tr 3 tr rt tr φ Φ O 3 Φ O H 3 t_j- Φ Φ Hi 3 Φ o P- φ φ Z Z CO 3 Co φ Φ Φ φ P- φ 3 Φ 3 hi P* H rt 3 P- 3 H" hi hj rt 3 O 3 3 rt CO 3 3 tr rt 3 φ <! Ti 3 Ω tr P- hi CO P- P- rt 3 CO o rt Ω a rt 3 CO 3 rt μ- 3 Ω Hi Ω hi 3 3 hj Cπ P- P- Φ 3 O rt P J co Ω P- TS P" 3 H-" P- CL Ω φ P- TJ 1 > rt O Cπ P- Φ Φ rt H o CO S hj TJ H 3 3 rt ιΩ 3 L< P- o 3 H Φ CL 3 3 CO Ω CO 3 CO ιQ hh CO <J 3 3 Ω 3 tr 3 rt 3 P- 3 φ rt Ω iQ P 1 O X hi Φ O rt rt 3 ι-3 Φ P3 P- H 3 Φ rt Ω P 1 CO O > O 3 3 TS ^ Ω a rt rt 3 3 S Q. t hi 3 hi M hi a P> Hi CO P- P 1 P- Φ rt 3 rt hj > O Pf tr tr tr 3 P- CL φ 3 O 3 φ • Φ n • φ O rt 3 Cπ hi H 3 tr -. Φ D co ffi hh 3 3 φ Φ 1 3 CO rt P J CL CO 3 < hj Cπ • •< O CL 3 CO Φ O Z O P- O TS 3 rt rt Ω Ω Ω ι-3 Ω H h3 IV) Φ 3 3 φ rt φ Hi rt O φ P 1 iQ Z rt 3 LΩ Ω Φ O rt hj P- Ω 3 O tr Φ IV) tr z rt 3 ι-3 P- P" Φ rt 3 " hj 3 3 Φ tr P 1 Φ rt P- hi 3 O P- rt P- 3 P- φ μ- tr tr " ^ 3 rt 3 CO 3 p- PI3 ;*r pt 3 < Φ O CL tr hj CQ CL hi tr hj 3 O Ω o rt φ 3 Φ S ^ 3 3 S ' rt Φ 3 Φ φ Φ Ω * 3 φ P- Ω O 3 Hi 3 tr 3 3 CL Cπ 3 Φ Φ 0 CL CO CO hi 3 CO 3 Ω Ω hi Ω CL hi CO CO Ω 3 α co 3 TS CL CO O Z s » * 3 si Ω P- rt rt μ- P- Φ φ Ω rt hj 3 O φ 3 • P- O hi Ω Ω P- P- CL CΛ cn tr P J rt S' O H 3 3 rt hi it-. rt f tr 3 3 Cπ Hi Z hi Φ hi O P- P J 3 3 Φ co rt Φ o co Φ hi Ω tr o SD . rt Φ 3 rt rt IV) Φ Φ O ι-3 Ω 3 SD 3 hj O P» 3 p- 3 Ω hi 3 o rt rt rt P- Ti iQ Φ hi tr hi H P- tr 3 P- s CO Ω 0 Ω Ω Ω TS f CΛ Φ CO μ- <! tr O ι-3 3 3 hi Φ hj O Φ ιp Φ P- 1 IΩ 3 3 tr P- o H 3 tr 3 rt O Hi 3 rt Φ 3 Φ H tr iQ Φ 3 3 Hi 3 3 rt Φ 3 P- Φ hi 3 P- 3 Φ 3 tr a > O tr CO ^ Φ φ CO Hi Φ μ- O Ω 3 3 CL 3 P- rt Ω 3 tr CL 3 |x! CL φ ø- hj O Ω P- tr Φ Φ 3 S hi Φ CO Φ Cπ Φ 3 3 Φ Φ Φ 3 Φ rt P- Φ 3 < 3 CO hj rt 3 H" P» 3 IQ μ- o CL CO H to Ω S H s: rt CO TS 3 CO Φ 3 3 - rt q rt rt tfl P- tfl P" z CL rt 3 tr Co 3 3 P- *< rt O P- P 1 co P 1 o 3 tr rt Φ P- 3 rt 3 Ω o 3 O hi 0 1 Ω CO φ Φ ø ω hi CO φ Φ 3 Pf CO ■ <: O CO IV ) IV ) P» P 1 Cπ o Cπ o Cπ o cπ P- Ω rt Φ S cn Φ Ω Ω Φ 3 co Φ Φ Ω CL CL Φ 3 P- 3 o tr P J O O Φ 3 P- o 3 P 1 hi O Φ Φ Λ Q ω hj 3 Φ rt 3 σ H 3 Φ > • Φ CO 3 P" 3 Hi H rt 3 P- o Ω Ti 3 3 Ti 3 3 3 3 Ω P- φ φ 3 1 α 3 hi Φ tr > φ Ω ■ *< P 1 CO 3 LQ CO rt 3 Hi rt Ω P- P- P- 3 Φ 3 3 Φ rt H 3 TS tr rt hh tr O 3 rt co rt co rt co CL Φ Φ 3 3 Ω hj o Φ CO Φ φ S Φ Φ CO TS Φ CO Ω .—• 3 tr 3 Φ s > ; • Ω CL 3 to hi 3 3 P- Φ Φ 3 CL rt Ω 3 rt α rt CTi o P- CΛ 3 3 3 σ φ 3 Cπ P- 3 h3 Φ 3 Ω > tr P 1 < 1 P 1 Φ φ φ Φ rt 3 hi tr P 1 rt Φ • P- Ω Φ 3 3 hi Q Φ ιΩ Φ Φ Ω O φ P- o tr Ω hi rt rt Φ z tr 3 hi co tr, Φ 3 3 O rt CO Cfl O P" tr Ti rt " H Ω φ φ CL CL <! 3 Φ Hi 3 Φ O hj Z 3 Ω hi tr hi 3 Φ Ti hi C i 3 >< hi Ω O O rt rt P- P- 3 3 Φ s: Ω H CO P 1 H P- φ 3 tr P- hj tr P- ^ ^ P- rt 3 Φ Φ s Ω rt P- CO φ O Ω Φ rt o CO CL CD tr < P- rt P- CL Φ 3 3 CL rt Φ CD tr hi 3 IV 3 CL φ hj tr O φ 3 CL co P- H • 3 Z <J Φ hj Ω Φ 3 CL P- P- rt P- 3 Φ ιΩ tr Ω P- 3 φ CO rt 3 CO 1 hh 3 s TS 3 • o P- rt 3 P- Φ P- • s: Ω Hi Ω CΛ φ * rt hi * tr Q. 3 ι hi rt φ P- O φ Ω O Ω tr S tr Ω 3 3 CO > rt 3 hi O > o ^ rt rt 3 3 o 3 Φ 3 3 Ω tr CL φ hi P» 3 CO tr et P- 3 3 CL CO 3 ^< Ω 3 3 CL 3 rt Φ tr rt P 1 φ TS IV) CL O et Ω rt P- hj Φ tr cπ Φ ~< O O Ti 3 rt hi tr rt 3 Φ Ω Φ P> 3 3 P- s: φ O rt P- CL Φ O 3 LΩ TS rt CL Ω iQ 3 Φ hi > tr 3 P- hi 3 P- Φ O Φ < hi P- Ω Φ Φ 3 CO 3 rt 3 o φ Z 3 hi hi Φ hi Ω lΩ 3 Ω σ O Ω S tr O 3 hi hi hi o o hh 3 P- φ Φ 3 Φ rt > < Φ CL rt O z 3 hi P- rt φ i-i hi rt CO Z << hj 3 CO Φ Φ z CO CL X O Ω CO tr P- Φ tr Φ TS h-> hi TS rt P- Φ P- f 3 Φ rt rt φ 3 H P 1 O 3 1 TS hi hi 3 CL co rt P- P- O tr tr CO Φ Φ 3 " 3 hi o 3 ιΩ tr 3 rt Hi Φ Φ φ 3 α 3 O <! rt CL rt Φ CL CO Λ Hi 3 rt φ P- rt <i P- Φ rt φ O P- 3 CO P- φ tr Φ 3 3 tr rt μ- CL o P 1 Φ 0 3 s 3 Φ cΩ 3 φ P 1 rt ιΩ 3 P- Φ 3 tr 3 Hi H <! rt 3 3 rt 3 co 3 Ti Φ P- 3 ^ Φ σ Φ Φ P- P- hi CO hj * rt 3 3 o CL hj O 1 Φ φ co O PIΦ s: Ω Q CL Φ CO rt 3 Ω CO Hi Ω S' X s: P- hh 3 P- Φ P- H P- Φ CO 0 DO P» Φ P- rt Φ Φ μ- rt P- H hj 3 3 3 3 hj S hi H 3 tr hi rt tr tΩ rt Ω φ φ ■ < P- CO ^ CL Φ Ω 3 Φ CL tr 0 Φ 3 hi 3 P 1 3 z H 3 3 Φ CTi Hi hi hj μ- 3 rt Φ 3 P- — - Ω tr s Ω P- Ω co hh P- Φ S rt rt hi s rt Φ Φ rt rt P- 3 • o < 3 Φ P- Φ 3 O hi rt tr hi ^ 3 Φ C rt tr CL H 3 P- rt 3 hi Φ tr Q > φ Ω h3 hi P- 3 Φ S tr Φ Φ D 3 Φ tr Ω <i <i α 3 s Φ Ω rt P 1 CL P- H φ μ- 3 3 Φ Φ P- CO rt CO ^^ P- 3" 3 Φ rt Φ 3 CO tr " ^ H rt co o Q IV) hi Φ >< 3 3 CL < Ω φ 3 φ hj Φ — Ω 3 3 CO Φ φ φ 3 CO rt 3 Ω 3 O Hi 3 ■ : ■ : O S P 1 hi CL φ tr rt rt 3 3 3 3 p- > rt 3 rt Φ φ H Φ hj ^ hi rt " ^ CO *< 1 ■ : φ in a time unit according to equations (3) and (2), these equations must however be compensated for the relationship between the delay times of the delay elements 31 and 61. Arrangements having even more complicated relationships regarding the number of inverters in its associated delay elements may exist. E.g., a semi-conductor circuit according to the embodiment in figure 2 may have all the delay elements of the same design, both in the reference delay circuit and in the adjustable delay circuit. When a new semi-conductor circuit replaces the semi-conductor circuit, the new circuit may e.g. be provided with the delay elements 61 in its associated reference delay circuit and the delay elements 31 in its associated adjustable delay circuit. In this case, the calculations according to the equations (1) and (2) must be compensated for the different number of inverters in each delay element. A man skilled in the art may, by means of the above example, produce further embodiments. In connection with the flow chart in figure 7, a method according to the above description will be summarized. A step 68 of the method shows that the semi-conductor circuits SCA and SCAl in figure 2 are manufactured. Thus, these circuits are produced on different semi-conductor substrates. In step 69, the first semi-conductor circuit specimen is selected, e.g. the semi-conductor circuit SCA that is connected for participating in the synchronization of the exchange AXEl. In a step 70, the first number CVI of the delay elements 31 or 61 are connected in the adjustable delay circuit ADA. I step 71, the reference time interval TO is generated. In step 72, the second number RCVI of delay elements 31 or 61, which are accommodated within the ref- erence time interval TO, are connected in the reference delay circuit RDA. Values indicating the two numbers CVI and RCVI of delay elements are stored and the quotient POS between these two values is generated in a following step 73. In a step 74, the quotient POS is stored in the master control unit 3 in the exchange AXEl. The storing is performed centrally in order to enable the circuit SCA to be exchanged without losing the quotient POS. When the circuit SCA is to be exchanged, the circuit SCAl is selected, according to a step 75 as a substitute, the circuit SCAl being the second semi-conductor ro IV) P 1 Cπ o Cπ o cπ> Ω 3 TJ 3 1— 1 <! 3 P3 Ω Cπ Ω rt co 3 CO 3 Λ Ω Ω Ω Ω P- Ω o 3 O Ω IV) P- o O O rt CL rt Ω 3 < O O P- hi Ω CΛ CO Ω hj 3 Φ LJ. Φ Ω O H 3 3 hj O O rt 3 <l O P- Ω Z S TS TS 3 TS O rt P 1 CL 3 Ω 3 hi * Φ Φ hj co 3 P- Φ K 3 CO hi μ- 3 Φ 3 P- Q TS CO CO CL P- rt Ω Φ hi -J rt ^1 CL Φ O Ω Ω P- rt P- to rt P- ^ rt tr rt et rt ( JO 3 CO P- S Hi rt rt rt 3 a CO Φ rt 3 φ P- P- tr 3 rt O Φ Cπ iQ < Cπ TS tr lΩ S Cπ et O 3 Ω ιΩ rt hj CL CO PJ ^ 3 Φ IV) tr 3 3 P- rt φ rt TJ tr Ti et IVi CO rt et hj Φ O TS tr tr et O φ Ω P- Φ P- O PIJ-» 0 3 P- Z rt 3 φ CL Φ O CΛ P- S Ω CO P- S' CO rt Cfl 3 P- S" rt Φ CL hj P- 3 3 Φ 3 3 Φ CL rt Φ Φ CO Hi Φ 3 φ Ω rt 3 CO rt P- CL TS LJ. tr hi φ 3 o Λ 3 3 tr φ Φ CO P- Λ tr CL CO hi 3 P- 3 < < 3 3 3 P- Φ 3 rt rt Ω 3 φ rt O O Hi 3 3 P- hi 3 < pl- . Φ 3 O 3 Φ 3 rt P- Φ 1 Ω PIrt rt i 3 TS rt rt CL 3 TS 3 ø 3 ιΩ et rt Ω P- S' P- tr φ CΛ Φ ι-3 rt P- P- φ 3 CL Ω tr 3 tr tr O hi O Φ P 1 Ω Hi tr CO 3 Φ co tr CO Φ P 1 hj O φ S Ω 3 3 φ > Φ Φ rt CΛ CQ 3 P- Φ CO rt CL φ Φ C CL 3 3 et 3 P 1 hi tr rt hj i tr • CO 3 P- 3 ^ -~ tr φ Φ et Φ rt Φ Φ CL CO CL ^ Ω rt tr to μ- 3 3 3 tr 3 tr TJ CL to 0 PI Φ • Φ 3 rt φ hj rt Ω Ω P- < S Φ O a 3 hi 3 CO Ω O > hi CL CO Ω φ hj 3 Q CΛ < Φ 3 H Ω tr H D 3 O —- 0 II Φ H CO Hi 3 • 3 hi hi > O O 3 P- hj CL 3 P- ø P3 IVi 3 φ P- o Ω < 3 co CL φ s Φ 3 3 P 1 3 P- hi CO Ω co tr 3 P- Pi P- 3 P- 3 tr \ ^< O α Φ rt P- rt φ P- hj 3 co tr Ω S 3 3 O 3 Φ 1-3 Hi 3 Φ hj Φ CL N Ω hi φ 3 ιΩ ^ tr < hi IV> P- rt Ω TS Ω TS 3 3 Φ O P- hi —• Φ PJ to 3 CL μ- Φ 3 3 rt P- hh 3 Ω rt Ω hi tv> rt o P- rt Φ 3 00 P- CO tr P- rt Ω to 3 O P- • Φ Hi CQ Φ φ CL tv> rt o O O rt P- o hj t Ti H 3 Φ " <l 3 CΛ 3 tr Ω < 3 3 Ω Cl CL tΩ <i *< μ- P 1 cπ Φ O 3 φ 3 PI rt 3 < CO φ Φ 3 3 3 3 P 1 rt O > Φ rt Φ co P- H P 1 3 Φ rt < < tr P- Hi Ω CL Φ CL rt rt h- 1 3 Φ Φ hi 3 Φ co rt φ CL o Φ rt * hi Pi Φ hj a φ 3 rt P- Φ P" Hi tr TS to o tr 3 3 <! P- hh CL ω rt tr co CL 3 P- >< α hh φ Φ rt φ 3 H Φ φ O φ ^ ■ 3 CL -j > P" Φ P- 3 —• Ω hi rt 3 Ω φ 3 CΛ 3 Φ CL CO rt 3 Φ tr p- tr φ O 3 φ 3 P 1 Φ . Φ CL 3 CO P- 3 Φ I Φ X 3 S P" 3 3 o h- 1 LJ. φ iQ f-3 rt Ω Ω a S CL Φ CO " S m Hi 3 3 S P3 Φ 3 tr φ hi O CO tr Φ 3 rt O tr << CO rt tr 3 hi 0 Cπ Φ 3 3 3 Ω 3 φ Φ φ Φ rt rt co Φ Φ Φ CO IV ) rt hh CL 3 3 rt Ω 3 TJ o tr Φ 3 hi ^ P- Φ 3 3 ι Φ Ω rt Φ Hi Hi φ tr P- < 3 Ω P- 3 hi Ω 3 φ CL O CO ~J 3 o Φ H CO 3 rt 0 rt o Φ Φ rt hi hj -J φ rt 3 CO 3 Φ H Φ 3 s- 3 O P- > P- CL P- • 3 tr hi Φ Φ vΩ 3 CL 3 P- CO P- Ω hi N X S P- S rt φ rt 3 3 Q Φ Φ -> Φ Cfl φ 3 Φ Φ M 3 PJ CO tr P- rt Φ 3 Ω rt rt Ω C P 1 O ^Ω rt 3 CO 1 CO Φ O 3 rt μ- * * Φ CL P- hi tr rt s 3 hi < 3 Φ 3 i Φ hi P- CL rt φ 3 O 3 3 •<: 3 H CL CL 1 <! H Ω 3 Φ O hi 3 hi rt IV) 3 3 3 hi Φ tr Φ Φ P- H P- 3 CL Φ CL II 3 rt H

Claims: CLAIMS 1. Arrangement of a semi-conductor circuit (SCA, 50) including an adjustable delay circuit (ADA, 51) for delaying signals (SBl, CL1) a first predetermined delay interval (CVI, TI) , the adjustable delay circuit comprising a number of essentially identical delay elements (31, 61) , characterized in that the arrangement includes: • a reference delay circuit (RDA, 52) having a number of essentially identical delay elements (31, 61) , the adjustable delay circuit and the reference delay circuit are produced on a common semi-conductor substrate; • means (PLLA) used for generating a reference time interval (TO) and means (37, 38, 39, 40) for setting the ref- erence delay circuit (RDA, 52) in said interval; and • means (37, 38, 39, 40) for setting the adjustable delay circuit (ADA, 30, 50) on the first predetermined delay interval (CVI, TI) by means of the reference delay circuit (RDA, 52) . 2. Arrangement according to claim 1, characterized in that: • the arrangement comprises a first and a second specimen (SCA, SCAl) of the semi-conductor circuit; • the adjustable delay circuit (ADA) of the first specimen (SCA) is set on the first predetermined delay interval (CVI) and its associated reference delay circuit (RDA) is set on the reference time interval (TO, RCVI) ; and • the means (37, 38, 39, 40) for setting the adjustable delay circuit (ADAl) of the second semi-conductor circuit specimen (SCAl) includes means (3) for using said settings (CVI, RCVI) of the first semi-conductor circuit specimen (SCA) . 3. Arrangement according to claim 2, characterized in that: • the adjustable delay circuit (ADA) of the first semiconductor circuit specimen (SCA) is designed to be set on a first number (CVI) of the delay elements (31) , corresponding to the predetermined delay interval; • the reference delay circuit (RDA) of the first semi-conductor circuit specimen is designed to be set on a second number (RCVI) of the delay elements (31) by means of the reference time interval (TO) ; • the arrangement is provided with means (3) for generating and storing a quotient (POS) of the first and the second number (CVI, RCVI) ; • the arrangement is provided with means (38) for, at the second semi-conductor circuit specimen (SCAl), storing a third reference number (RCVI1) of the delay elements (31) in the reference delay circuit (RDAl) corresponding to the reference time interval (TO) ; • the arrangement is provided with means for generating a fourth number (CVIl) of the delay elements (31) by means of said quotient (POS) and the third reference number (RCVI=1) of the delay elements; and • the arrangement is provided with means for connecting (37, 38, 39) the fourth number (CVIl) of the delay elements in the adjustable delay circuit (ADAl) of the second semi-con- ductor circuit specimen (SCAl) . 4. Arrangement of semi-conductor circuit (50) according to claim 1, characterized in that it includes: • means for determining a reference number (RCVI2) of the delay elements in the reference delay circuit (52) that are required for a time delay corresponding to the reference time interval (T2) ; • arrangements (53) for generating a quotient (POS) of the first predetermined delay interval (TI) and the reference time interval (T2) ; and • means (53) for setting the adjustable delay circuit (51) at a number (CVI2) of the delay elements corresponding to the first predetermined delay interval (TI) , said value being generated by means of said quotient (POS) and the reference number. 5. Arrangement according to claim 2 or 3, characterized in that the semi-conductor circuit (SCA) is used in a circuit (5, SWl) for synchronizing clock signals (SAl, SBl) , wherein the second semi-conductor circuit specimen (SCAl), replacing the first semi-conductor circuit specimen (SCA) , is set on the same delay time as said first specimen, when it is connected in the circuit (5, SWl) for synchronizing. 6. Arrangement according to any of claims 1-5, characterized in that the delay elements (31, 61) include an inverting multiplexer (33, 63) and at least one inverter (32, 62), which are interconnected, the adjustable delay circuit (ADA, 51) and the reference delay circuit (RDA, 52) having different amount of the inverters (32, 62) in their respective delay elements. 7. Arrangement according to any of claims 1-5, characterized in that the delay elements (31, 61) include an inverting multi- plexer (33, 63) and at least one inverter (32, 62), which are interconnected, the adjustable delay circuit (ADA, 51) and the reference delay circuit (RDA, 52) having an equal number of inverters (32,62) in their respective delay elements. 8. Arrangement according to claim 3 or 4, characterized in that the delay elements (31, 61) include a multiplexer (33, 63) interconnected to at least one inverter (32, 62) , the adjustable delay circuit (ADA, 51) and the reference delay circuit (RDA, 52) having an equal number of the inverters (32, 62) in their respective delay elements and the number (CVIl, CVI2) of the delay elements in the adjustable delay circuit is generated by multiplying said quotient (POS) with the reference number (RCVI1, RCVI2) of the delay elements. 9. Method at a semi-conductor circuit (SCA, 50) including an adjustable delay circuit (ADA, 50, 31) having a number of substantially identical delay elements (31, 61), the method comprising a delay of signals (SBl, CL1) with a first predetermined delay interval (CVI, TI) , characterized in that the method also includes: • production (68, 81) on a common semi-conductor substrate of both a reference delay circuit (RDA, 52) having a number of essentially identical delay elements (31, 61) , and the adjustable delay circuit; generating (71, 82) a reference time interval (TO, T2) ; setting (72, 83) the reference delay circuit (RDA, 52) at said time interval (TO) ; and • setting (78, 87) the adjustable delay circuit (ADA, 30, 51) at the first predetermined delay interval (CVI, TI) by means of the reference delay circuit (RDA, 52) . 10. Method according to claim 9, characterized in: • selection (69, 75) of a first and a second semi-conductor circuit specimen (SCA, SCAl) ; • setting (70) of the adjustable delay circuit (ADA) of the first semi-conductor circuit specimen (SCA) at the first predetermined delay interval (CVI) and setting (71 of its associated reference delay circuit (RDA) ) at the reference time interval (TO, RCVI) ; and • the setting (78) of the adjustable delay circuit (ADAl) of the second semi-conductor circuit specimen (SCAl) comprises the usage of said settings (CVI, RCVI) of the first semi-conductor circuit specimen (SCA) . 11. Method according to claim 10, characterized in: • setting (70) a first number (CVI) of the delay elements (31) of the first adjustable delay circuit (ADA) on the first semi-conductor circuit specimen (SCA) , correspond- ing to the predetermined delay interval; • setting (72) a second number (RDVI) of the delay elements (31) of the reference delay circuit (RDA) on the first semi-conductor circuit specimen by means of the reference time interval (TO) ; • generating (73) and storing (74) of a quotient (POS) of the first and second number (CVI, RCVI) ; • registering (76) of a third number (RCVI) of delay elements (31) in the reference delay circuit (RDAl) of the second semi-conductor circuit specimen (SCAl) , said third number corresponding to the reference time interval (TO) ; • generating (77) of a fourth number (CVIl) of the delay elements (31) by means of said quotient (POS) and the third number (RCVIl) of the delay elements; and • connecting (78; 37, 38, 39) the fourth number (CVIl) of the delay elements in the adjustable delay circuit (ADAl) of the second semi-conductor circuit specimen (SCAl) . 12. Method at a semi-conductor circuit (50) according to claim 9, characterized in: • determining (83) a reference number (RCVI2) of delay elements of the reference delay circuit (52) that are required for a time delay corresponding to the reference time interval (T2) ; • generating (85) a quotient (POS) of the first predetermined delay interval (TI) and the reference time interval (T2); • generating (86) of a number (CVI2) of the delay elements corresponding to the first predetermined delay interval (Tl) , by multiplying said quotient (POS) with the reference value (RCVI2); and • setting (87) the adjustable delay circuit (51) at the reference number (CVI2) of the delay elements. 13. Method according to claim 10 or 11, characterized in the usage of the semi-conductor circuit (SCA, SCAl) in a circuit (5, SWl) for synchronizing clock signals (SAl, SBl) , the second semi-conductor circuit specimen (SCAl) being set on the same delay time as the first specimen (SCA) and replacing the first semi-conductor circuit specimen (SCA) , when it is connected in the circuit (5, SWl) for synchronizing.

Inventors: DAVIDSSON STEFAN, HANSSON ULF, LINDBERG MIKAEL, DAVIDSSON, STEFAN, HANSSON, ULF, LINDBERG, MIKAEL
Applicants: DAVIDSSON STEFAN, ERICSSON TELEFON AB L M, HANSSON ULF, LINDBERG MIKAEL, DAVIDSSON, STEFAN, HANSSON, ULF, LINDBERG, MIKAEL, TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
Application year: 2000
Main classification: H03L7
IPC codes: H03K5, H03L7, H04J3