METHOD AND APPARATUS FOR MEMORY REDUNDANCY WITH NO CRITICAL DELAY-PATH

Abstract: A memory redundancy scheme is provided for re-routing data signal paths to disconnect defective memory blocks in a memory array. Each memory block is provided with a corresponding routing unit. Each routing unit is coupled to its corresponding memory block and at least one additional adjacent memory block. The routing units are configured to route data between functional memory blocks and a data bus. The routing units are controlled by configuration values stored in a shifter circuit, which extends through the routing units. To replace a defective memory block, the address of the defective memory block is identified. Configuration values are serially loaded into the shifter circuit, wherein the configuration values are selected in response to the address of the defective memory block. The configuration values cause the routing units to bypass the defective memory block, connect a redundant memory block, and shift connections in the memory blocks located between the redundant memory block and the defective memory block.

Description: METHOD AND APPARATUS FOR MEMORY REDUNDANCY WITH NO CRITICAL DELAY-PATH RELATED APPLICATIONS The present application is a continuation-in-part of U.S. Patent Application Serial No. 09/256,746, by Wingyu Leung and Jui-Pin Tang, filed February 24, 1999. FIELD OF THE INVENTION The present invention is related to semiconductor memories. In particular, the present invention relates to the implementation of column redundancy for semiconductor memories, whereby defective columns of a memory array are replaced with redundant columns. DISCUSSION OF RELATED ART A semiconductor memory typically includes redundant circuitry to increase the functional yield. In general, the redundant circuitry can be classified as row redundant circuitry or column redundant circuitry. Row redundant circuitry includes one or more redundant rows of memory cells and the associated circuitry required to activate the redundant rows and de-activate defective rows of memory cells. Similarly, column redundant circuitry includes one or multiple redundant columns of memory cells and the associated circuitry required to activate the redundant columns and de-activate defective columns of memory cells. Most conventional column redundancy schemes use one or more dedicated redundant blocks, which can be used to repair any defective blocks. Each redundant block is coupled in parallel with the normal blocks by a programmable element, such as a fuse or anti-fuse. The programmable elements are used to selectively connect the read and write data terminals to a normal block or a redundant block. Each redundant block is capable of being connected to the read and write data terminals associated with any one of the normal blocks. Because each redundant block must be capable of connection to every normal block, long routing paths exist between the redundant blocks and the normal blocks. The long routing paths can create speed critical paths for the memory. Such a column redundancy scheme is illustrated in Fig. 1. Fig. 1 is a schematic diagram of a memory circuit 100 that implements a conventional redundancy scheme. Memory circuit 100 includes a memory cell array 101 having a plurality of rows and columns. Memory cell array 101 is subdivided into 130 memory blocks MBι 29 -MB 0 - Each of the memory blocks MBι 2 g-MB 0 includes 8 columns and 1024 rows of memory cells. If memory blocks MBι 2 - MBo are not defective, these memory blocks are accessed during the normal operation of memory circuit 100. Memory blocks MB 129 and MBι 28 are redundant memory blocks that are used to replace up to two defective memory blocks. Each of memory blocks MBι 29 -M 0 is coupled to a corresponding 8-to-l column decoder CDι 29 -CD 0 . Each of column decoders CDι 29 -CD 0 is coupled to a corresponding data line Dι 29 -D 0 . Data lines D 129 -D 0 normally carry data signals D[129:0], respectively. Each of column decoders CDι 29 -CD 0 is controlled to couple one of the eight columns in its corresponding memory block to its corresponding data line. For example, column decoder CD 3 couples one of the eight columns of memory block MB 3 to data line D 3 . Each of data lines Dι 27 -D 0 includes a fuse that can be blown if the associated memory block or column decoder is defective. For example, data line D 3 includes fuse 103. Column decoders CD i29 and CD 128 are coupled to redundant data lines Dι 29 and Dι 28 , respectively. These redundant data lines Dι 29 and Dι 28 extend the width of the memory circuit 100, traversing data lines Dι 27 -D 0 . An anti-fuse is provided between each of redundant data lines Dι 29 -Dι 28 and each of the normal data lines Dι 27 -D 0 . For example, anti-fuse 104 is coupled between redundant data line Dι 28 and data line D 3 . Similarly, anti-fuse 105 is coupled between redundant data line Dj_ 29 and data line D 3 . If all of memory blocks MBι 27 -MB 0 and column decoders CDι 27 -CD 0 are free of defects, then none of the fuses or anti-fuses are blown. As a result, column decoders CDι 27 -CD 0 are coupled to data lines Dι 27 -D 0 , respectively. However, if one of memory blocks MBι 27 -MB 0 or column decoders CDι 27 -CD 0 is defective, then the fuse associated with the defective memory block/column decoder is blown, thereby de-coupling the defective memory block/column decoder from its associated data line. An associated anti-fuse is then blown to couple the isolated data line to one of the redundant data lines. For example, if memory block MB 3 is defective, then fuse 103 is blown to de-couple memory block M 3 and column decoder CD 3 from data line D 3 . Anti-fuse 104 is then blown, thereby coupling data line D 3 to redundant data line Dχ 28 . Under these conditions, redundant memory block MBχ 28 and redundant column decoder CDι 28 provide service to data line D 3 . Redundant memory block MB X29 and redundant column decoder CDι 29 can replace a second defective memory block/column decoder in a similar manner. When redundant data lines Dι 29 and D 128 are used to route data values, relatively long interconnection delays can exist because of the length of these redundant data lines. In the example described above, the path from data line D 3 to column decoder CDι 28 is much longer than any of the other data paths. This interconnection delay becomes intolerable as the ratio of the number of normal columns to the number of redundant columns increases, especially in embedded memory design. The long interconnection delay can create a critical path that effectively increases the access time of memory circuit 100. It would therefore be desirable to have a memory system that provides redundancy without adding excessive interconnection delays. SUMMARY Accordingly, the present invention provides a memory redundancy scheme for re-routing the data signal paths to disconnect defective memory blocks within a memory array. To implement the redundancy scheme, each of the memory blocks is provided with a corresponding routing control unit. Each of the routing control units includes a fuse which is blown if the corresponding memory block is defective. The routing control units are connected in a chain. A code signal having predetermined default value is provided to a routing control unit at the end of the chain. The code signal is routed along the chain through the routing control units. The code signal is passed through each routing control unit unchanged, unless the routing control unit has a blown fuse. In this case, the routing control unit modifies the code signal. The modified code signal is then passed to the next routing control unit in the chain. In this manner, each routing control unit receives information for all the previous fuses in the chain, adds its own fuse information, and then passes a representative code signal to the next routing control unit. Each routing control unit selects a data signal path in response to its received code signal and the state of its fuse. If the code signal indicates the presence of a defective memory block, the data signal path is modified such that data signals are re-routed to the next or previous memory blocks, depending on the memory array function (read or write) . Thus, logically, a defective memory block is disconnected from the original data signal path and replaced by a neighboring memory block. Because each data signal path is only re-routed at most by one (or two) memory blocks, the delays on the various data signal paths are substantially identical. Moreover, the access time with the redundancy scheme is approximately the same as the access time of a memory system without a redundancy scheme. In addition, the above-described process only needs to be performed once after power-on reset. As a result, the normal operation of the memory array will not be affected by the redundancy scheme. in another embodiment of the present invention, a memory redundancy scheme is provided for re-routing data signal paths to disconnect defective memory blocks in a memory array. Each memory block is provided with a corresponding routing unit. Each routing unit is coupled to its corresponding memory block and at least one additional adjacent memory block. The routing units are configured to route data between functional memory blocks and a data bus. The routing units are controlled by configuration values stored in a shifter circuit, which extends through the routing units. To replace a defective memory block, the address of the defective memory block is identified. Configuration values are serially loaded into the shifter circuit, wherein the configuration values are selected in response to the address of the defective memory block. The configuration values cause the routing units to bypass the defective memory block, connect a redundant memory block, and shift connections in the memory blocks located between the redundant memory block and the defective memory block. The present invention will be more fully understood in view of the following description and drawings. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram of a conventional memory circuit that has a redundancy scheme that uses relatively long interconnection delay paths; Fig. 2 is a block diagram of a memory system that implements a read redundancy scheme accordance with one embodiment of the present invention; Fig. 3 is a block diagram of a read routing control unit in accordance with one embodiment of the present invention; Fig. 4 is a block diagram of a portion of memory system that implements a write redundancy scheme in accordance with one embodiment of the invention; Fig. 5 is a schematic diagram of a write routing control unit in accordance with one embodiment of the present invention; Fig. 6 is a block diagram of a byte write masking circuit in accordance with one embodiment of the present invention; Fig. 7 is a schematic diagram of a mask routing control unit in accordance with one embodiment of the present invention; Fig. 8 is a block diagram of a memory system that implements a bank redundancy scheme in accordance with one embodiment of the present invention; Fig. 9 is a schematic diagram of a bank routing control unit in accordance with one embodiment of the present invention; Fig. 10A is a block diagram of a memory system that implements a read and write redundancy scheme accordance with another embodiment of the present invention; Fig. 10b is a block diagram of an expanded memory system that implements a read and write redundancy scheme accordance with another embodiment of the present invention; Fig. 11 is a circuit diagram of a read/write routing control unit used in a system having two redundant memory block/column decoder pairs; Fig. 12 is a circuit diagram of a routing unit that is used in a system having three redundant memory block/column decoder pairs; Fig. 13 is a block diagram of routing unit programmer for programming the shift chain of the routing units of Fig. 10A in accordance with one embodiment of the present invention; Fig. 14 is a circuit diagram of a routing unit for separately routing read and write data from and to a set of memory blocks in accordance with another embodiment of the invention; and Fig. 15 is a circuit diagram of a routing unit for separately routing write data and write masking information in accordance with another embodiment of the present invention. DETAILED DESCRIPTION Fig. 2 is a block diagram of a portion of a memory system 200 that implements a read redundancy scheme in accordance with one embodiment of the present invention. Memory system 200 includes a memory cell array 201 having a plurality of rows and columns. Memory cell array 201 is subdivided into 130 memory blocks MBι 29 -MB 0 . Each of the memory blocks MBι 29 -MB 0 includes 8 columns and 1024 rows of memory cells. Each of memory blocks MBι 29 -M 0 is coupled to a corresponding 8-to-l column decoder CDι 29 -CDo- Each of column decoders CDι 29 -CD 0 is coupled to a corresponding data line Dι 29 -D 0 . Data lines Dι 29 -D 0 carry data signals D[129:0], respectively. Each of column decoders CD 129 - CDo is controlled to couple one of the eight columns in its corresponding memory block to its corresponding data line. For example, column decoder CD 3 couples one of the eight columns of memory block MB 3 to data line D 3 . Memory system 200 also includes read routing control units RRCUι 27 -RRCU 0 , which route data values from column decoders CD 129 -CD 0 to output data lines DQι 27 -DQ 0 as output data values DQ[127:0]. Each of the 128 read routing control units RRCUι 27 -RRCU 0 is coupled to a corresponding one of the 128 output data lines DQι 27 -DQ 0 . As described above, there are two more memory block/column decoder pairs (130) than read routing control units (128). As described in more detail below, the two additional memory block/column decoder pairs allow up to two defective memory block/column decoder pairs to be replaced. Each of the read routing control units RRCUι 27 -RRCU 0 is coupled to receive three data values from three consecutive column decoder circuits. More specifically, each read routing control unit RRCU N is coupled to receive a first data value D[N] from a corresponding column decoder CD N , a second data value D[N+1] from a first subsequent read routing control unit RRCU N+1 , and a third data value D[N+2] from a second subsequent read routing control unit RRCU N+2 . For example, read routing control unit RRCUo receives data value D[0] from column decoder CDo, data value D[l] from column decoder CD X , and data value D[2] from column decoder CD 2 . Each read routing control unit routes one of the three received data values to its associated output data line. Thus, read routing control unit RRCU 0 routes one of the data values D[0], D[l] or D[2] to output data line DQ o . If none of memory blocks MB 127 -MB 0 or column decoders CDι 27 -CD 0 is defective, then data values D [127:0] are routed through read routing control units RRCUι 27 -RRCU 0 , respectively. In this case, redundant memory blocks MBι 29 -MBι 28 and redundant column decoders CDι 29 -CD 128 are not used. If one of memory blocks MBχ 27 -MBo or column decoders CDι 27 -CD 0 is defective, then the data value associated with the defective memory block/column decoder pair is not routed through the corresponding read routing control unit. Instead, the data value associated with the first subsequent memory block/column decoder pair is routed through the read routing control unit associated with the defective memory block/column decoder pair (assuming that the subsequent memory block/column decoder pair is not defective) . If the subsequent memory block/column decoder pair is also defective, then the data value associated with the second subsequent memory block/column decoder pair is routed through the read routing control unit associated with the original defective memory block/column decoder pair. For example, if memory block MBi and/or column decoder CDi is defective, then read routing control unit RRCUi routes the data value D[2] from column decoder CD 2 as output data value DQ[1]. This allows memory block MB 2 and column decoder CD 2 to replace memory block MBi and column decoder CDi. Read routing control unit RRCU 2 then routes the data value D[3] from column decoder CD 3 as output value DQ[2]. This allows memory block MB 3 and column decoder CD 3 to replace memory block MB 2 and column decoder CD 2 . In this example, each of read routing control units RRCUχ 27 -RRCUι routes a data value from a subsequent memory block/column decoder pair. Thus, at the left-most edge of memory system 200, read routing control unit RRCU 1 7 routes the data value D[128] from redundant memory block MBι 28 and redundant column decoder CD i28 as output value DQ[127] . If both memory block/column decoder pair MBi/CDi and memory block/column decoder pair MB 2 /CD 2 are defective, then read routing control unit RRCUi routes the data value D[3] from column decoder CD 3 as output value DQ[1], and read routing control unit RRCU 2 routes the data value D[4] from column decoder CD 4 as output value DQ[2]. In this example, each of read routing control units RRCUι 27 -RRCU x routes a data value from a second subsequent memory block/column decoder pair. Thus, at the left-most edge of memory system 200, read routing control unit RRCU 127 routes the data value D[129] from redundant memory block MBι 29 and redundant column decoder CDι 29 as output value DQ[127]. In this manner, up to two defective memory block/column decoder pairs can be replaced using redundant memory blocks MBι 2 g-MBι 28 and redundant column decoders CDι 29 -CDι 2 a- At most, data values from the column decoders CDι 29 -CD 0 are shifted to the right by two read routing control units. As a result, the delays in transmitting data values D[129:0] from column decoders CDj. 29 -CD 0 to output lines DQι 27 -DQ 0 are approximately equal, even under worst case routing conditions. That is, no routing paths are significantly longer than any other routing paths, regardless of which memory block/column decoder pairs are defective. Note that the present invention is capable of replacing any two defective memory block/column decoder pairs, and not just two adjacent defective memory block/column decoder pairs. For example, assume that memory blocks MB 2 and MBι 26 are defective. In this case, read routing control units RRCUi and RRCUo are controlled to route the data values D[l] and D[0], respectively, from column decoders CDi and CDo, respectively, as output values DQ[1] and DQ[0], respectively. Because memory block MB 2 is defective, read routing control units RRCUι 24 -RRCU 2 are controlled to route the data values D[125]-D[3], respectively, from column decoders CDι 25 -CD 3 , respectively, as output values DQ [124] -DQ [2] , respectively. Because memory block MBι 26 is also defective, read routing control units RRCUι 27 -RRCUι 25 are controlled to route the data values D[129] -D [127] , respectively, from column decoders CDι 29 -CDχ 27 , respectively, as output values DQ[127]-DQ[125] , respectively. Fig. 3 is a block diagram of read routing control unit RRCUo in accordance with one embodiment of the present invention. Read routing control unit RRCUo includes inverters 301-306, p-channel transistor 307, n-channel transistor 308, fuse 309 and switches 311- 316. Inverters 302 and 303 are cross-coupled to form latch 310. In the described example, read routing control units RRCUι 27 -RRCUι are identical to read routing control unit RRCU 0 . Data values D[0], D[l] and D[2] from column decoders CD 0 , CDi and CD 2 are provided to input terminals DI 0 , DIχ and DI 2 , respectively, of read routing control unit RRCU 0 . These data values D[0], D[l] and D[2] are provided to switches 313, 314 and 315, respectively. As described in more detail below, one of these switches 313-315 is closed, thereby routing one of the three data values D[0], D[l] or D[2] as output value DQ[0]. In general, if memory block/column decoder pair MB 0 /CD 0 is not defective, then switch 313 is closed, thereby routing data value D[0] as output value DQ[0]. If memory block/column decoder pair MB 0 /CD o is defective, and first subsequent memory block/column decoder pair MBi/CDi is not defective, then switch 314 is closed, thereby routing data value D[l] as output value DQ[0]. If the first subsequent memory block/column decoder pair MBi/CDi is also defective, then switch 315 is closed, thereby routing data value D[2] as output value DQ[0]. Switches 313-315 are controlled as follows. During wafer test, memory blocks MBι 29 -MBo and column decoders CD 129 -CD 0 are tested to determine whether these elements are defective or functional. If a memory block/column decoder pair is defective, then the fuse in the associated read routing control unit is blown. For example, if memory block/column decoder pair MB 0 /CD 0 is defective, then fuse 309 in read routing control unit RRCUo is blown. When memory system 200 is powered up, a logic high reset signal RST is applied to each of read routing control units RRCU 127 -RRCU 0 . Inverter 301 inverts the logic high RST signal, thereby providing a logic low signal to the gate of p-channel transistor 307. Under these conditions, p-channel transistor 307 turns on, thereby providing the V DD supply voltage to latch 310. At this time, latch 310 stores a logic high value. The reset signal RST is then de-asserted low, thereby causing inverter 301 to provide a logic high signal to the gates of transistors 307 and 308. Under these conditions, p-channel transistor 307 is turned off, and n-channel transistor 308 is turned on. If fuse 309 is not blown, then turned on transistor 308 provides a logic low signal to latch 310, thereby causing latch 310 to store a logic low value. However, if fuse 309 is blown, then turned on transistor 308 has no effect on the state of latch 310. Thus, latch 310 continues to store a logic high value. The value stored by latch 310 is provided to inverter 304. In response, inverter 304 provides a control signal GOOD. The GOOD control signal will have a logic high value if the associated memory block/column decoder pair MB 0 /CDo is functional. Conversely, the GOOD control signal will have a logic low value if the associated memory block/column decoder pair MB 0 /CD 0 is defective. Inverter 305 provides a control signal, which is the inverse of the GOOD control signal, to switch 312. Switch 311 is coupled to receive a 3-bit initial input code signal C 0 . Within read routing control unit RRCUo, the initial input code signal C 0 is designated Cι[2:0]. The initial input code signal C 0 , which has a value of [0,0,V DD ], is routed to switch 311 (as signal Cι[2:0]). The two least significant bits of signal Cι[2:0] (i.e., C ι [l:0]) are routed to switch 312, along with a logic "0" bit (i.e., ground). This routing is performed such that bits Cι[l:0] are the most significant bits provided to switch 312, and the logic "0" bit is the least significant bit provided to switch 312. Consequently, switch 312 is coupled to receive a value of [0,V D ,0]. Note that the V DD signal is shifted to the left by one position in the value provided to switch 312. If the GOOD control signal has a logic high value, switch 311 is closed and switch 312 is opened. Under these conditions, the input code signal Cι[2:0] of [0,0, V DD ] is routed as an output code signal C o [2:0]. Output code bit C o [0], which has a value of V DD , is provided to switch 313, thereby causing this switch to close. As a result, data value D[0] is routed to output terminal DO as output value DQ[0]. Note that both of switches 314 and 315 receive logic low values under these conditions, thereby turning off these switches. In summary, if the memory block MB 0 and column decoder CDo are both functional, then read routing control unit RRCU 0 routes the associated data value D[0] as output data value DQ[0]. If the GOOD signal has a logic low value, switch 312 is closed and switch 311 is opened. Under these conditions, an input code signal of [0,V DD ,0] is routed through switch 312 as the output code signal C o [2:0]. Output code bit C o [0], which has a logic low value, is provided to switch 313, thereby opening this switch and preventing data value D[0] from being routed to output terminal DO as output value DQ[0]. Switch 316 is coupled to receive output code bits C 0 [2:l], which in the present example have values of [0,V DD ]. Switch 317 is coupled to receive output code bit C 0 [l] and a logic "0" bit (i.e., ground), which in the present example, have values of [V DD/ 0]. Switches 316 and 317 are operated in response to a control signal GOOD s . More specifically, control signal G00D s controls switch 316, and the inverse of control signal GOODs controls switch 317. Control signal GOOD s is the GOOD control signal generated by the subsequent read routing control unit RRCUi. If the subsequent memory block/column decoder pair MBi/CDi pair is functional, then control signal GOOD s will have a logic high value, thereby closing switch 316 (and opening switch 317). Under these conditions, output code bits C 0 [2:l] are routed as internal code bits C[2:l] to switches 315 and 314, respectively. Internal code bits C[2:l] therefore have values of [0,V DD ]. As a result, switch 314 is closed, thereby routing data value D[l] to output terminal DO as output value DQ[0]. In summary, if the memory block/column decoder pair MB 0 /CDo is defective, and subsequent memory block/column decoder pair MBi/CDi is functional, then read routing control unit RRCUo routes the data value D[l] as output data value DQ[0]. If memory block/column decoder pair MBo/CDo pair is defective, and the subsequent memory block/column decoder pair MBi/CDi pair is also defective, then control signal GOOD s will have a logic low value, thereby closing switch 317 (and opening switch 316) . Under these conditions, output code bit C 0 [l] and the ground supply are routed as internal code bits C[2:l] to switches 315 and 314, respectively. Internal code bits C[2:l] therefore have values of [V DD ,0]. As a result, switch 315 is closed, thereby routing data value D[2] to output terminal DO as output value DQ[0]. In summary, if the memory block/column decoder pairs MBo/CDo and MBi/CDi are both defective, then read routing control unit RRCUo routes the data value D[2] as output data value DQ[0]. Note that the 3-bit code signal provided as an input code signal to each read routing control unit RRCU N is labeled as code signal C N , and that the 3-bit code signal provided as an output signal from each read routing control unit RRCU N is labeled as code signal C N+ ι. Thus, read routing control unit RRCUo receives input code signal C 0 and provides output code signal Ci. Fig. 4 is a block diagram of a portion of memory system 200 that implements a write redundancy scheme in accordance with one embodiment of the invention. As illustrated in Fig. 4, memory system 200 additionally includes write routing control units WRCUι 29 -WRCU 0 , which route data values DQ [127:0] from data lines DQι 27 -DQ 0 to column decoders CDι 29 -CD 0 . Note that each of the 130 write routing control units WRCU 12g -WRCU 0 is coupled to a corresponding one of the 130 column decoders CDι 29 -CD 0 . Further note that there are two more column decoders (130) and write routing control units (130) than data lines DQι 27 -DQ 0 (128) . As described in more detail below, the two additional write routing control units and column decoders allow up to two defective memory block/column decoder pairs to be replaced. It is not necessary for the two defective memory block/column decoder pairs to be adjacent to one another. Each of the write routing control units WRCUι 29 - WRCUo is coupled to receive three input data values. More specifically, each write routing control unit WRCU N is coupled to receive a corresponding first data value DQ[N] from a corresponding data line DQ N , a second data value DQ[N-1] from a first previous data line DQ N _ι and a third data value DQ[N-2] from a second previous data line DQ N _ 2 (where 2 D N D 127) . For example, write routing control unit WRCU 2 is coupled to receive data values DQ[2], DQ[1] and DQ[0]. Write routing control units WRCUi 29 and WRCUι 28 receive logic low (ground) input signals as illustrated because there are only 128 input data values (i.e., there are no data values DQ[129] or DQ[128]). Moreover, write routing control units WRCUi and WRCU 0 receive logic low (ground) input signals as illustrated because there is only one previous write routing control unit with respect to WRCUi (i.e., WRCU 0 ) , and no previous write routing control units with respect to WRCU 0 . Write routing control units WRCUι 27 -WRCU 0 are further coupled to receive code signals C 128 -Cι, respectively. These code signals Cι 8 -Cι have been described above in connection with read routing control units RRCUι 27 -RRCU 0 . Write routing control units WRCUι 29 - WRCU12S are coupled to receive code signal Cι 28 . In general, each of write routing control units WRCUι 29 -WRCUo routes one of its three corresponding data values as a corresponding output data value D [129:0] on data lines Dι 29 -Do. If memory blocks MBι 27 -MB 0 and column decoders CDι 27 -CD 0 are functional, then write routing control units WRCUι 27 -WRCU 0 are controlled to route data values DQ [127:0] to column decoders CDι 27 -CD 0 , respectively. If one of the memory block/column decoder pairs MB N /CD N is defective, then the write routing control units WRCUι 28 -WRCU N+ ι are controlled to shift the data values DQ[127:N] one bit to the left in order to bypass the defective memory block/column decoder pair MB N /CD N . For example, if memory block/column decoder pair MBi/CDi is defective, then write routing control units WRCUι 28 - WRCU 2 are controlled to route the data values DQ [ 127:1], respectively, to column decoders CDι 28 -CD 2 , respectively. Similarly, if two of the memory block/column decoder pairs are defective, then the write routing control units are controlled to shift the data values two bits to the left in order to bypass the defective memory block/column decoder pairs. For example, if memory block/column decoder pairs MBi/CDi and MBo/CD 0 are defective, then write routing control units WRCUι 29 -WRCU 2 are controlled to route the data values DQ[127:0], respectively, to column decoders CDι 29 -CD 2 , respectively. Fig. 5 is a schematic diagram of write routing control unit WRCU 2 in accordance with one embodiment of the present invention. Write routing control units WRCUι 29 -WRCU 3 and WRCUι-WRCU 0 are identical to write routing control unit WRCU 2 in the described embodiment. Write routing control unit WRCU 2 includes switches 501, 502 and 503, which are coupled to receive data signals DQ[0], DQ[1] and DQ[2], respectively. Switches 501-503 are controlled by code signal C[2:0], as illustrated. The code signal C[2:0] received by write routing control unit WRCU 2 is provided by the code signal C 2 generated by read routing control unit RRCUi. As described above, code signal C 2 is a control signal that identifies whether none, one or both of the two previous memory block/column decoder pairs (MBi/CDi and MBo/CDo) is defective. The generation of code signal C 2 is described above in connection with Fig. 3. In general, if the two previous memory block/column decoder pairs MBi/CDx and MB 0 /CD 0 are functional, then the code signals C 2 provided to write routing control unit WRCU 2 are equal to [0,0,V DD ]. Under these conditions, code signal C 2 turns on switch 503, thereby routing data value DQ[2] to column decoder CD 2 as data signal D[2] . If one of the two previous memory block/column decoder pairs (MBi/CDi and MB o /CD o ) is defective, then the code signals C 2 provided to write routing control unit WRCU 2 are equal to [0,V DD ,0]. Under these conditions, code signal C 2 turns on switch 502, thereby routing data value DQ[1] to column decoder CD 2 as data signal D[2]. This routing is appropriate because if one of the two previous memory block/column decoder pairs is defective, memory block MB 2 and column decoder CD 2 should process the data value DQ[1]. If both of the two previous memory block/column decoder pairs (MBi/CDi and MB 0 /CD 0 ) are defective, then the code signals C 2 provided to write routing control unit WRCU 2 are equal to [V DD ,0,0]. Under these conditions, code signal C 2 turns on switch 501, thereby routing data value DQ[0] to column decoder CD 2 as data signal D[2]. This routing is appropriate because if both of the two previous memory block/column decoder pairs are defective, memory block MB 2 and column decoder CD 2 should process the data value DQ[0]. The remainder of the write routing control units operate in the same manner as write routing control unit WRCU 2 . Consequently, up to two defective memory block/column decoder pairs can be replaced using redundant memory blocks MBι 29 -MBι 28 and redundant column decoders CDι 29 -CDι 28 . At most, data values DQ[127:0] are shifted to the left by two write routing control units. As a result, the delays in transmitting data values DQ [127:0] to column decoders CDι 29 -CD 0 are approximately equal, even under worst case routing conditions. That is, no routing paths are significantly longer than any other routing paths, regardless of which memory block/column decoder pairs are defective. One embodiment of the present invention provides a byte write masking circuit that enables a device that is accessing memory system 200 to specify a write operation of fewer than 128 bits. The 128-bit width of data bus DQ x2 -DQo is logically divided into sixteen 8- bit bytes. As described in more detail below, a byte write masking circuit is provided for enabling write operations to any selected set of these sixteen bytes. Fig. 6 is a block diagram of a byte write masking circuit 600 in accordance with one embodiment of the present invention. Byte write masking circuit 600 is designed for use with memory system 200. As described above in connection with Figs. 4 and 5, write data bits may be shifted by up to two bit locations to enable the replacement of defective memory block/column decoder pairs. Byte mask bits must therefore be similarly shifted to provide correspondence between the write data bits and the byte mask bits. As described below, byte write masking circuit 600 provides the appropriate shifting of the byte mask bits. Byte write masking circuit 600 includes sixteen mask routing control units MRCUι 5 -MRCU 0 . Each of mask routing control units MRCUι 5 -MRCU 0 is coupled to receive a pair of byte mask bits. More specifically, mask routing control units MRCUι 5 -MRCU 0 are coupled to receive corresponding byte mask bits BM[15:0], respectively. Each of the sixteen byte mask bits BM[15:0] corresponds with one of the sixteen 8-bit bytes provided on data lines DQι 27 -DQo. In addition, mask routing control units MRCU 5 -MRCUι are coupled to receive byte mask bits BM[14:0], respectively, from previous mask routing control units, and mask routing control unit MRCUo is coupled to receive a logic "0" byte mask bit (i.e., ground). Each of mask routing control units MRCU15-MRCU0 is also coupled to receive a pair of code signals. Mask routing control units MRCU1 5 -MRCU0 selectively route the byte mask bits BM[15:0] in response to the applied code signals, thereby providing byte mask input bits BMI [129:0]. Byte mask input bits BMI [129:0] are provided to enable terminals of column decoders CDι 29 - CDo, respectively. A byte mask input bit having a logic low value enables the corresponding column decoder, such that write data is transmitted through the column decoder. Conversely, a byte mask input bit having a logic high value disables the corresponding column decoder, such that write data is prevented from passing through the column decoder. In general, if none of memory blocks MBι 2 -MB 0 or column decoders CDι 27 -CD 0 is defective, then the byte mask bits BM[15:0] are routed directly through mask routing control units MRCU 15 -MRCUo, respectively. For example, byte mask bit BM[0] is routed through mask routing control unit MRCU 0 as byte mask input values BMI [7:0], byte mask bit BM[1] is routed through mask routing control unit MRCUi as byte mask input values BMI [15: 8], and byte mask bit BM[15] is routed through mask routing control unit MRCU 15 as byte mask input values BMI [127 : 120] . If there is one defective memory block/column decoder pair located in mask routing control unit MRCU N , then each set of eight byte mask input values are shifted to the left by one bit location, beginning in mask routing control unit MRCU N+ ι. For example, if one of the memory block/column decoder pairs associated with mask routing control unit MRCU 0 is defective, then mask routing control unit MRCUi will route the byte mask bit BM[0] as byte mask input bit BMI[8]. As a result, the set of eight byte mask input values BMI [7:0] is effectively shifted one bit to the left. In this example, each of the other mask routing control units MRCUi 5 -MRCU 2 is controlled in a similar manner to provide one bit shift to the left. For example, mask routing control circuit MRCU 2 will route the byte mask bit BM[1] as byte mask input bit BMI [16], and mask routing control circuit MRCU 15 will route the byte mask bit BM[14] as byte mask input bit BMI [120]. If there are two defective memory block/column decoder pairs located to the right of mask routing control unit MRCU N , then each set of eight byte mask input values are shifted to the left by two bit locations, beginning in mask routing control unit MRCU N . For example, if two of the memory block/column decoder pairs associated with mask routing control unit MRCU 0 are defective, then mask routing control unit MRCUi will route the byte mask bit BM[0] as byte mask input bit BMI [8] and as byte mask input bit BMI [9]. As a result, the set of eight byte mask input values BMI [7:0] is effectively shifted two bits to the left. In this example, each of the other mask routing control units MRCUi5~MRCU 2 is controlled in a similar manner to provide a two bit shift to the left. For example, mask routing control circuit MRCU 2 will route the byte mask bit BM[1] as byte mask input bits BMI [16] and BMI [17], and mask routing control circuit MRCU 15 will route the byte mask bit BM[14] as byte mask input bits BMI [120] and BMI [121] . Fig. 7 is a schematic diagram of mask routing control unit MRCUi in accordance with one embodiment of the present invention. Mask routing control unit MRCUi includes switch circuits 701 and 702, which include switches 711-713 and 714-716, respectively. In the described embodiment, mask routing control units MRCU1 5 - MRCU 2 and MRCU 0 are identical mask routing control unit MRCUi. (Note that within mask routing control unit MRCUo, the switches corresponding to switches 701 and 702 will always route byte mask bit BM[0] as byte mask input bits BMI[1] and BMI[0]). Fig. 7 also illustrates read routing control units RRCU 9 -RRCU 7 and write routing control units WRCU 9 -WRCU 7 . As illustrated in Fig. 7, byte mask bit BM[1] is always routed to provide the six most significant byte mask input bits BMI[15:10]. The two least significant byte mask input bits BMI [9: 8] are provided by switching circuits 701 and 702, respectively. Within switching circuit 701, switch 711 is connected to receive byte mask bit BM[0], while switches 712 and 713 are connected to receive byte mask bit BM[1]. Switches 711, 712 and 713 are controlled by the code signal C 9 , which is provided by read routing control unit RRCU 8 in the manner described above in connection with Figs. 2 and 3. Within switching circuit 702, switches 714 and 715 are connected to receive byte mask bit BM[0], while switch 716 is connected to receive byte mask bit BM[1]. Switches 714, 715 and 716 are controlled by the code signal C 8 , which is provided by read routing control unit RRCU 7 in the manner described above in connection with Figs. 2 and 3. As described above, code signal C 8 will have a value of [0,0, V DD ] if all of memory blocks MB 7 -MB 0 and column decoders CD 7 -CD 0 are functional. In this case, byte mask bit BM[1] is routed through switch 716 as byte mask input bit BMI [8] (i.e., no shift is performed) . This routing is appropriate because if none of memory blocks MB 7 -MB 0 is defective, then the 8- bit data byte associated with memory blocks MB 7 -MB 0 will actually be written to these memory blocks MB 7 -MBo. Code signal C 8 will have a value of [0,V DD ,0] if one of the memory block/column decoder pairs comprised by memory blocks MB 7 -MB o and column decoders CD 7 -CDo is defective. In this case, byte mask bit BM[0] is routed through switch 715 as byte mask input bit BMI [8]. In this case, a 1-bit shift is performed. This routing is appropriate because if only one of memory blocks MB 7 -MB 0 is defective, then the 8-bit data byte that would normally be written to memory blocks MB 7 -MBo will now be written to the seven non-defective memory blocks in the group of memory blocks MB 7 -MBo, plus memory block MB 8 . Finally, code signal C 8 will have a value of [VD D/ 0,0] if two of the memory block/column decoder pairs comprised by memory blocks MB 7 -MBo and column decoders CD 7 -CD 0 are defective. In this case, byte mask bit BM[0] is routed through switch 714 as byte mask input bit BMI [9]. As will become evident in view of the discussion of switch 701, this operation is part of a 2-bit shift. Turning now to switch 701, code signal C 9 will have a value of [0,0,V D D] if all of memory blocks MB 8 -MB 0 and column decoders CD 8 -CD o are functional. In this case, byte mask bit BM[1] is routed through switch 713 as byte mask input bit BMI [9] (i.e., no shift is performed) . This routing is appropriate because if none of memory blocks MB 8 -MBo is defective, then the 8- bit data byte associated with memory blocks MB 7 -MB 0 will actually be written to these memory blocks MB 7 -MBQ. Code signal C 9 will have a value of [0,V DD ,0] if one of the memory block/column decoder pairs comprised by memory blocks MB 8 -MB 0 and column decoders CD 8 -CD 0 is defective. In this case, byte mask bit BM[1] is routed through switch 712 as byte mask input bit BMI [9] (i.e., no shift is performed) . This routing is appropriate because if only one of memory blocks MB 8 -MBo is defective, then the 8-bit data byte that would normally be written to memory blocks MB 7 -MB 0 will now be written to the eight non-defective memory blocks in the group of memory blocks MB 8 -MBo- Finally, code signal C 9 will have a value of [V DD ,0,0] if two of the memory block/column decoder pairs comprised by memory blocks MB 8 -MB 0 and column decoders CD 8 -CD o are defective. In this case, byte mask bit BM[0] is routed through switch 711 as byte mask input bit BMI[9] (i.e., a 2-bit shift is performed). This routing is appropriate because if two of memory blocks MB 8 -MB o are defective, then the 8-bit data byte that would normally be written to memory blocks MB 7 -MBo will now be written to the eight non-defective memory blocks in the group of memory blocks MBg-MB 0 . In another embodiment of the present invention, the above-described circuitry is modified to provide bank enable signals to a plurality of memory banks. Fig. 8 is a block diagram of a memory system 800 that includes plurality of memory banks BANKig-BANKo. These memory banks BANKι 9 -BANK 0 are enabled (and disabled) by bank enable signals BEN [19] -BEN [0] , respectively. A logic high bank enable signal enables the corresponding bank, and a logic low bank enable signal disables the corresponding bank. Bank enable signals BE [19] -BEN [0] are provided by bank routing control units BRCUιg-BRCU 0 , respectively. Each of bank routing control units BRCU N is coupled to receive bank enable signals B[N], B[N-1] and B[N-2], where N is greater than 1. Bank routing control unit BRCUi is coupled to receive bank enable signals B[l], B[0] and a logic '0' signal. Bank routing control unit BRCUo is coupled to receive bank enable signal B[0] and a pair of logic '0' signals. Each of bank routing control units BRCUι 9 -BRCU 0 is controlled to route one of its three input signals as a corresponding bank enable signal BENι 9 -BENo in response to an applied code signal Fig. 9 is a schematic diagram of bank routing control unit BRCU 2 in accordance with one embodiment of the present invention. In the described embodiment, bank routing control units BRCUι 9 -BRCU 3 and BRCUι-BRCU 0 are identical to bank routing control unit BRCU 2 . Bank routing control unit BRCU 2 includes inverters 301-305, p-channel transistor 307, n-channel transistor 308, fuse 309 and switches 311-312. These elements were previously described in connection with Fig. 3, and will therefore not be described in detail again. In general, fuse 309 is blown if the corresponding bank BANK 2 is defective, and is not blown if the corresponding bank BANK 2 is functional. At start-up, the reset signal RST is initially asserted high and then de-asserted low. If bank BANK 2 is functional, then inverter 304 will provide a logic high GOOD control signal that closes switch 311. Conversely, if bank BANK 2 is defective, then inverter 305 will provide a logic high GOOD# control signal that closes switch 312. Switches 311 and 312 pass the applied code signal C 2 in the manner described above in connection with Fig. 3. (Note that bank routing control unit BRCU 0 receives an initial code signal Co having a value of [0,0, V DD ] . ) The GOOD control signal is also applied to an input terminal of AND gate 903. The other input terminals of AND gate 903 are coupled to receive the code signal C o [2:0]. If the GOOD control signal has a logic high value (i.e., BANK 2 is functional), then the output code signals C o [2:0] are routed through AND gate 903 to control switches 900-902, respectively. As described above, the code signals C o [2:0] will have a value of [0,0,V DD ] if none of the memory banks BANK 2 - BANKo is defective, a value of [0,V DD ,0] if one of the memory banks BANK 2 -BANK 0 is defective, and a value of [V DD ,0,0] if two of the memory banks BANK 2 -BANK 0 are defective. Accordingly, if none of the memory banks BANK 2 -BANK 0 is defective, then switch 900 is enabled, thereby routing bank enable signal B[2] to bank BANK 2 as the bank enable signal BEN[2]. If one of the memory banks BANK 2 -BANK 0 is defective, then switch 901 is enabled, thereby routing bank enable signal B[l] to bank BANK 2 as the bank enable signal BEN [2]. Finally, if two of the memory banks BANK 2 -BANK 0 are defective, then switch 902 is enabled, thereby routing bank enable signal B[0] to bank BANK 2 as the bank enable signal BEN[2]. In this manner, the bank enable signals are appropriately shifted to avoid defective memory banks. Advantageously, the delays in routing the bank enable signals to the memory banks are substantially equivalent, regardless of which of the memory banks may be defective. If memory bank BANK 2 itself is defective, then the GOOD control signal will have a logic low value, thereby causing AND gate 903 to provide logic low signals to disable all of switches 900-902. Under these conditions, the GOOD# control signal has a logic high value, which is provided to the gate of n-channel transistor 904, thereby turning on this transistor. Turned on transistor 904 couples the output terminal of bank routing control unit BRCU 2 to ground, thereby providing a logic low bank enable signal BEN [2]. Defective bank BANK 2 is thereby disabled. Alternative Embodiment Fig. 10A is a block diagram of a memory system 1000 that implements a read and write redundancy scheme in accordance with another embodiment of the present invention. Similar elements in memory system 1000 and memory system 200 (Fig. 2) are labeled with similar reference numbers. Thus, memory system 1000 includes memory blocks MBι 29 -MB 0 and column decoders CDι 29 -CD o . Memory system 1000 also includes read/write routing control units RUι 27 -RUo, external data lines DQi 27 -DQ 0 , internal data lines Dι 29 -D 0 and routing unit programmer 1300. In the described embodiment, column decoders CDι 2 g-CD 0 include read-write circuitry, such as read data amplifiers and write drivers, thereby providing an interface between data lines Dι 2 g-D 0 and memory blocks MBι 29 -MB o . Each of the 128 read/write routing control units RUι 27 -RUo is coupled to a corresponding one of the 128 data lines DQι 27 -DQ 0 . Each of the 128 read/write routing control units RUι 27 -RU 0 is also coupled to a corresponding trio of consecutive column decoders CDι 29 - CDo (i.e., a corresponding trio of consecutive data lines D 29 -D 0 ) . More specifically, read/write routing control unit RU n is coupled to column decoders CD n , CD n+ ι and CD n+2 (or data lines D n , D n+ ι and D n+2 ) , where n is an integer between 0 and 127. As described in more detail below, each read/write routing control unit RU n selectively couples one of its corresponding trio of column decoders CD n , CD n+ ι CD n+2 to its corresponding data line DQ n under the control of routing unit programmer 1200. In the described embodiment, routing units RU i27 - RUo pass signals in a bi-directional manner between data lines Dι 2g -D 0 and data lines DQι 27 -DQ 0 . The data values present on data lines DQι 27 -DQo are labeled as data values DQ[127:0], respectively. The data values present on data lines Dι 2 g-D 0 are labeled as data values D[129:0], respectively. Although the present embodiment is described in connection with a single row of memory block/column decoder pairs, it is understood that in other embodiments, multiple rows of memory block/column decoder pairs can be used. Fig. 10B illustrates a memory system 1000B having three rows of memory block/column decoder pairs. In addition to memory blocks MBι 2 g-MB 0 and column decoders CDι 2 g-CD 0 , memory system 1000B includes memory blocks MB'ι 29 -MB'o, column decoders CD'ι 2 g-CD' 0 , memory blocks MB"ι 2 g-MB" 0 and column decoders CD"ι 2 g-CD" 0 . Within each column, the column decoders are connected to a global bit line. Each global bit line is coupled to a read data amplifier and a write driver circuit (not shown) . The read amplifier and write driver circuit are coupled to the routing units. Thus, the output terminals of column decoders CD" 2 , CD' 2 and CD 2 are commonly connected to a global bit line (i.e., line D 2 ) . If a defect exists in any one of the memory blocks or column decoders in a column, then the entire column can be replaced by configuring the routing units in the manner described in more detail below. For example, if there is a defect in any one of memory blocks MB" 2 , MB' 2 , MB 2 or column decoders CD" 2 , CD' 2 and CD 2 , then all of these elements can be replaced by coupling routing unit RU 2 to memory blocks MB" 3 MB ' 3 , MB 3 and column decoders CD" 3 , CD' 3 and CD 3 . In other embodiments, larger numbers of rows (e.g., 32 rows) of memory block/column decoder pairs can be used, thereby minimizing the percentage of layout area consumed by routing units RUι 27 -RU 0 and routing unit programmer 1200. As described above, there are two more memory block/column decoder pairs than routing control units. The two additional memory block/column decoder pairs allow up to two defective memory block/column decoder pairs to be replaced. Although the present embodiment describes a scheme having two possible redundancies, more or less redundancy can be easily incorporated with minor modification to the present embodiment. Construct of Routing Units Fig. 11 is a circuit diagram of a read/write routing control unit RU n in accordance with one embodiment of the present invention. Routing unit RU n includes router circuit 1101 and router controller 1102. Router circuit 1101 includes three transmission gates 1111, 1112 and 1113, which connect data lines D n , D n+ ι and D n+2 , respectively, to data line DQ n . Inverters 1121-1123 are coupled to transmission gates 1111-1113, respectively, as illustrated. Transmission gates 1111, 1112 and 1113 are controlled by select signals SEL0, SEL1 and SEL2, respectively, which are generated by router controller 1102. Router controller 1102 includes D-Q flip-flops 1131-1132 and logical NOR gate 1141. The D input terminal of flip-flop 1131 is connected to receive the shift input signal S n at the shift input terminal Si. The Q output terminal of flip-flop 1131 provides the SEL2 signal to transmission gate 1113, to NOR gate 1141, and to the D input terminal of flip-flop 1132. The Q output terminal of flip-flop 1132 provides the SEL1 signal to transmission gate 1112, to NOR gate 1141, and to the S 0 output terminal of routing unit RU n . NOR gate 1141 provides the SEL0 signal to transmission gate 1111 in response to the SEL1 and SEL2 signals. The clock input terminals of flip-flops 1131 and 1132 are coupled to receive a scan clock signal (SCK) provided by routing unit programmer 1300. As described in more detail below, flip-flops 1131-1132 will be programmed to store configuration values "10", "01" or "00" (configuration values "11" are not allowed) . Table 1 below summarizes the states of the SEL0-SEL2 signals for the various configuration values stored in flip-flops 1131-1132. Note that in Table 1, the configuration values stored in flip-flops 1131 and 1132 are identified as Dn 3 ι and Dn 32 , respectively. Table 1 When the SEL0 signal is high, transmission gate 1111 is conducting (turned on) , and transmission gates 1112 and 1113 are non-conducting (turned off) . As a result, data line D n is connected to data line DQ n . When the SEL1 signal is high, transmission gate 1112 is turned on, and transmission gates 1111 and 1113 are turned off. As a result, data line D n+ ι is connected to data line DQ n . When the SEL2 signal is high, transmission gate 1113 is turned on, and transmission gates 1111 and 1112 are turned off. As a result, data line D n+2 is connected to data line DQ n . Flip-flops 1131-1132 are serially connected to form a shifter circuit 1103. Thus, a value shifted into flip flop 1131 during one cycle of the SCK signal is shifted into flip flop 1132 during a subsequent cycle of the SCK signal. The input terminal Si of shifter circuit 1103 connected to the output terminal S 0 of the shifter circuit in the left-adjacent routing unit RU n+ ι. Similarly, the output terminal S 0 of shifter circuit 1103 is connected to the input terminal SI of the shifter circuit in the right-adjacent routing unit RU n _ι. As a result, a 256-bit shift-chain circuit extending through routing units RU 27 -RU 0 is formed. As illustrated in Fig. 10A, the Si input terminal of the shifter circuit in routing unit RUχ 27 is connected to receive the SIN signal provided by routing unit programmer 1300. As described in more detail below, routing unit programmer 1300 provides the data values to be shifted into routing units RUι 27 -RU 0 according to the defective/non-defective status of memory blocks MBι 29 -MB 0 . Repair Process In the default mode, when none of memory blocks MBι 27 -MB 0 or column decoders CDι 27 -CD 0 is defective, routing units RUι 2 -RUo are configured such that data lines Dι 2 -D 0 are connected to data lines DQι 27 -DQ o , respectively. As a result, the data signals D[127:0] are connected through routing units RUι 27 -RU 0 as data signals DQ[127:0]. That is, each of routing units RUι 27 -RU 0 passes the signal on its 'right' (A) terminal. In this case, the redundant memory blocks MBι 29 -MBι 28 and redundant column decoders CDι 29 -CDι 28 are not connected to any of data lines DQ[127:0]. If one memory block/column decoder pair is defective, then routing units RUι 27 -RU 0 are programmed to isolate the defective pair from data lines DQι 27 -DQ 0 . For example, if memory block MB n , where n can be any number in the range of 0 to 127, is defective, then routing unit RU n is configured to connect data line D n+ ι to data line DQ n . In addition, routing units RUι 27 -RU n+ ι are programmed to connect data lines Dι 28 -D n+2 to data lines DQι 27 -DQ n+ ι, respectively. In other words, each of routing units RUι 27 -RU n is configured to pass the signals on its 'middle' (B) terminal, while each of routing units RU n _i-R 0 is configured to pass the signal on its 'right' (A) terminal. Stated another way, the routing position of each of routing units RUι 27 -RU n is shifted to the left by one position with respect to the default position. To accomplish the routing described above, the shifter circuits 1103 in routing units RUι 27 to RU n are programmed with a configuration value of "01", and the shifter circuits 1103 in routing units RU n _ι to RUo are programmed with a configuration value of "00". Assume that an additional memory block MB m or column decoder CD m is defective, where m is any number in the range of n+1 to 127. In this case, routing units RUι 27 -RU m -ι are programmed to connect data lines Dι 29 -D m+ ι to data lines DQι 2 -DQ m -ι, respectively. That is, each of routing units RUi 2 -RU m -ι is configured to pass the signal on its 'left' (C) terminal. Routing ■ units RU m - 2 -RU n are programmed to connect data lines D m _ι-D n+ ι to data lines DQ m _ 2 -DQ n . That is, each of routing units RU m - 2 to RU n is configured to pass the signal on its 'middle' (B) terminal. Routing units RU n -ι to RU 0 are programmed to connect data lines D n -ι to D 0 to data lines DQ n _ι to DQ 0 . That is, each of routing units RU n _ι to RU 0 is configured to pass the signal on its 'right' (A) terminal. Stated another way, the routing position of each of routing units RUι 27 -RU m -ι is shifted to the left by two positions with respect to the default position, the routing position of each of routing units RU m - 2 -RUn is shifted to the left by one position with respect to the default position, and each of the routing units RU n -ι-RU 0 is not shifted with respect to the default position. To accomplish the routing described above, the shifter circuits 1103 in routing units RU i27 to RU m -ι are programmed with a configuration value of "10", the shifter circuits 1103 in routing units RU m _ to RU n are programmed with a configuration value of "01", and the shifter circuits 1103 in routing units RU n _ι to RU 0 are programmed with a configuration value of "00". Scheme For More Than Two Redundant Memory Blocks The routing unit RU n of Fig. 11 can be readily modified for use in systems having a larger number of redundant elements. Fig. 12 is a circuit diagram of a routing unit RU n that is used in a system having three redundant memory block/column decoder pairs. Because the routing unit RU n of Fig. 12 is similar to the routing unit RU n of Fig. 11, similar elements are labeled with similar reference numbers in Figs. 11 and 12. The routing unit RU n of Fig. 12 includes a router 1201 and a router controller 1202. Router 1201 includes four transmission gates 1111-1114 and four corresponding inverters 1121-1124. Transmission gates 1111, 1112, 1113 and 1114 are controlled by select signals SELO, SEL1, SEL2 and SEL3, respectively. Router 1201 connects one of data lines D n +3-D n to data line DQ n in response to the SEL[3:0] signals. Select signals SEL[3:0] are generated by logic gates 1141-1144 in response to the contents of flip-flops 1131 and 1132. Select signal SEL3 is generated using logical AND gate 1144, which has input terminals coupled to the Q output terminals of flip-flops 1131 and 1132. Select signal SEL2 is generated using logical NOR gate 1143, which has an inverting input terminal coupled to the Q output terminal of flip-flop 1131, and a non-inverting input terminal coupled to the Q output terminal of flip-flop 1132. Select signal SEL1 is generated using logical NOR gate 1142, which has a non-inverting input terminal coupled to the Q output terminal of flip-flop 1131, and an inverting input terminal coupled to the Q output terminal of flip-flop 1132. SEL1 and SEL2 signals. Select signal SELO is generated using logical NOR gate 1141, which is described above in connection with Fig. 11. Shifting circuit 1103 does not change in the embodiment of Fig. 12. Table 2 below summarizes the states of the SEL[3:0] select signals for the various configuration values stored in flip-flops 1131-1132. Note that in Table 2, the configuration values stored in flip-flops 1131 and 1132 are identified as Dim and Dn 32 , respectively . Table 2 The routing unit RU n of Fig. 12 operates as follows to replace three defective memory blocks MB P , MB m and MB n , where n is less than m, and m is less than p. Shifters in routing units RU P _ 2 and above are programmed with the value "11", shifters in routing units RU p -3 to RU m -ι are programmed with the value "10", shifters in routing units RU m - 2 to RU n are programmed with the value "01", and shifters in routing units RU n _ι to RU 0 are programmed with the value of 00. In general, for a system having k redundant memory blocks, the routing unit will include a router having "k" positions controlled by a shifter of "i" bits, where k equals to 2 to the power i (i.e., k=2 1 ) . The shifter circuits of the routing units are connected to form a shift chain so that the flip flops in the shifter circuits can be programmed serially with a value of "j", where j has a value between 0 to k-1, assuming that the shifter has a default routing position of 0. To repair k defective memory blocks, shifters in routing units RUj-.-,- ! to RU y . p , between two defective memory blocks with locations x and y (x>y) are programmed with the value j , where j and p equal the number of defective blocks having an address less than x and y respectively. For example, assume that there are seven redundant memory blocks (i.e., k=7), and seven defective memory blocks at locations 110, 100, 90, 80, 25, 10 and 4. Further assume that each of routing unit RUι 27 -RU 0 is able to shift by seven, six, five, four, three, two, one or zero locations in response to programmed j values of "111", "110", "101", "100", "011", "010", " 001 " and " 000 " , respectively . In accordance with the equations above , the routing units RUι 27 -RU 0 are programmed to store j values according to Table 3 below. Table 3 The routing units corresponding with a given j value are determined as set forth in the following example, which determines the routing units that receive the value of j = "100" (i.e., binary "four"). In the present example, the defective memory block at location 90 has exactly four defective memory blocks at lower addresses. Thus, x=90 in the present example. The next (right-adjacent) defective memory block is present at location 80, and has exactly three defective memory blocks at lower addresses. Thus, y=80 and p=3 in the present example. As described above, the routing units storing a particular j value are defined by RU x - j -ι to RUy- p . In the present example, this becomes RU ( go- 4 -i) to RU(so- 3 >, or RU 8 5 to RU , which corresponds with the fifth entry of Table 3. Shift-chain programming Fig. 13 is a block diagram of routing unit programmer 1300 for programming the shift chain of routing units RUι 27 -RUo in accordance with one embodiment of the present invention. Routing unit programmer 1300 generates a configuration data input signal CIN, which is provided to routing unit RU i27 as the shift input signal Sι 27 . This input signal CIN is sequentially shifted into the other routing units RUι 26 -RU 0 . The propagation of the configuration data in the shift- chain is controlled by the shift clock signal SCK, which is also generated by routing unit programmer 1300. Routing unit programmer 1300 includes configuration data generator 1301 and sequencer 1302. Configuration data generator 1301 includes comparators 1311-1312, non-volatile storage elements 1313-1316, OR gate 1320 and flip-flops 1321-1322. Non- volatile storage elements 1313-1316 can be constructed using, for example, fuses, anti-fuses, or EEPROM cells. Non-volatile storage elements 1313 and 1315 store first and second redundancy enable bits, respectively, which are used to enable or disable comparators 1311 and 1312, respectively. Non-volatile storage element 1314 stores the address of a first defective memory block. Non-volatile storage element 1316 stores an address which is one less than the address of a second defective memory block. For example, if memory blocks MB m and MB n are defective (where n is smaller than m) , then non-volatile storage element 1314 is programmed with a value of n and non-volatile storage element 1316 is programmed with a value of m-1. The contents of storage elements 1314 and 1316 are provided to comparators 1311 and 1312, respectively. Comparators 1311 and 1312 are also coupled to receive an address signal A[6:0] from modulo-128 counter 1331. When enabled, comparator 1311 provides a logic high HIT1 signal to the RESET terminal of flip flop 1322 when the contents of storage element 1314 match the address signal A[6:0]. Similarly, when enabled, comparator 1312 provides a logic high HIT2 signal to the SET terminal of flip flop 1321 and to an input terminal of OR gate 1320 when the contents of storage element 1316 match the address signal A[6:0]. A RESET signal is provided to OR gate 1320 and the RESET terminal of flip flop 1321. The output terminal of OR gate 1320 provides an Rl signal to the RESET input terminal of flip flop 1322. Flip-flops 1321 and 1322 are connected to form a circular queue, with the Q output terminal of flip flop 1321 connected to the D input terminal of flip flop 1322, and the Q output terminal of flip flop 1322 connected to the D input terminal of flip flop 1321. The circular queue stores a two-bit configuration value for programming two-bit shifter circuit 1103 in routing unit RU n (Fig. 11) . As described in more detail below, the two-bit configuration value stored in flip flops 1321-1322 is controlled by the RESET signal, the HIT1 and HIT2 signals. Flip flops 1321 and 1322 are clocked by a system clock signal, CLK. However, flip flops 1321 and 1322 can be asynchronously set or reset through their RESET and SET input terminals. The Q output terminal of flip flop 1322 provides the CIN signal. Sequencer 1302 includes modulo-128 counter 1331, prescalar circuit 1332, RS flip-flop 1333 and AND gate 1334. Modulo-128 counter 1331, prescalar circuit 1332 and the SET terminal of RS flip-flop 1333 are coupled to receive the RESET signal. Prescalar circuit 1332 receives the system clock signal CLK, and in response provides a divided clock signal to modulo-128 counter 1331. In response, modulo-128 counter provides a 7-bit address signal A[6:0] and a FULL signal, which is asserted high when the A[6:0] signal has all logic "1" values. The FULL signal is provided to the RESET terminal of flip flop 1333. The Q output terminal of flip flop 1333 is provided to an input terminal of AND gate 1334. The SCK signal is provided at the output terminal of AND gate 1334. The SCK signal is enabled by the Q output signal of R-S flip-flop 1333, which is driven high when the RESET signal is asserted high, and is driven low when a full-count is reached in the modulo-128 counter. Address signal A[6:0] identifies the location of the routing unit on the shift chain to which the configuration input signal CIN is to be transmitted. A modulo-128 counter is required because there are 128 routing units RUι 27 -RU 0 used in the present embodiment. Because each routing unit RU n includes a 2-bit shifter circuit 1103, prescalar circuit 1332 divides the system clock signal CLK by two in order to distinguish the two locations in each shifter circuit 1103. Circuit 1300 operates as follows. In the present example, there are two defective memory blocks MB m and MB n (m>n) . Thus, storage elements 1313 and 1315 are programmed to store logic low values, thereby enabling comparators 1311 and 1312. Storage elements 1314 and 1316 are programmed to store the values n and m-1, respectively. At the beginning of the programming operation, the RESET signal is driven high, thereby resetting outputs of modulo-128 counter 1331, prescalar circuit 1332, and flip flops 1321-1322 to logic "0" values. However, R-S flip-flop 1333 is set to provide a logic high output signal in response to the logic high RESET signal. The high output signal provided by flip-flop 1333 enables the SCK signal to be generated in response to the CLK signal. Modulo-128 counter 1331 increments address signal A[6:0] once every two cycles of the CLK signal. Before address signal A[6:0] reaches n, the HITl, HIT2, RESET and Rl signals are all driven low. Consequently, output of flip flops 1321-1322 remain at logic "0" values. Shifter circuits 1103 in routing units RU n -ι-RUo will thereby be programmed to store a value of "00". When address A[6:0] is equal to n, comparator 1311 drives the HITl signal to a logic high state, but comparator 1312 continues to drive the HIT2 signal to a logic low state. The high state of the HITl signal sets the output signal of flip flop 1322 to a logic high state. As a result, the circular queue is loaded with the value "01". Starting from address n, the shifter circuits 1103 at addresses n and greater are programmed to store a configuration value of "01". This continues until address signal A[6:0] reaches a count of m-1. At this time, comparator 1312 drives the HIT2 signal to a logic high state. Note that when address signal A[6:0] is equal to n, the HITl signal is driven low. The high state of the HIT2 signal causes the Rl signal to be driven high by OR gate 1320. The high states of the HIT2 and Rl signals changes the output signals of flip flops 1321 and 1322 to "1" and "0", respectively. As a result, shifter circuits 1103 in routing units RU X27 to RU m -ι are programmed to store a configuration value of "10". When modulo-128 counter 1331 reaches its full count of 127, the FULL output signal is driven high, thereby resetting the output of R-S flip-flop 1333 to a logic low state, which in turn drives the shift clock signal SCK low, terminating the routing unit programming operation. The SCK signal remains low until the RESET signal is asserted high. If there is only one defective memory block, then storage element 1315 is programmed with a logic high value, thereby disabling comparator 1312. If there are no defective memory blocks, then storage elements 1313 and 1315 are both programmed with a logic high value, thereby disabling both of comparators 1311 and 1312. Although the described routing unit programmer 1300 provides configuration values for a memory system having two redundant memory blocks, routing unit programmer 1300 can be easily modified by one skilled in the art to provide configuration values for memory systems having any other number of redundant memory blocks in view of the above disclosure. Separate Read and Write data path The redundancy scheme described above can be easily extended to memory systems having separate read and write data paths. Fig. 14 is a circuit diagram of a routing unit RU X for separately routing read and write data from and to a set of memory blocks. Routing unit RU X is similar to routing unit RU n of Fig. 11. In the embodiment of Fig. 14, the internal data bus is separated into a set of read data lines RDι 29 -RD 0 and a set of write data lines WDι 2 g-WD 0 . The routing units couple the set of read data lines RDι 2 g-RD 0 to a set of read data lines RDQι 27 -RDQ 0 . Similarly, the routing units couple the set of write data lines WDι 2 g-WD 0 to a set of write data lines WDQι 27 -WDQ 0 . Routing unit RU X is coupled to read data lines RDQ X , read data lines RD x+2 , RD x+ ι and RD X , write data lines WDQ X and write data lines WD x+2 , WD x+ ι and WD X . Routing unit RU X includes a first set of transmission gates 1401-1403 and inverters 1411-1413 which provides a connection between one of the write data lines WD x+2 , WD x+ ι and WD X and the write data line WDQ X . Routing unit RU X similarly includes a second set of transmission gates 1404-1406 and inverters 1414-1416 which provides a connection between one of the read data lines RD x+2 , RD x+ ι and RD X and the read data line RDQ X . Routing unit RU X uses a shifter circuit 1403 that is identical to the above-described shifter circuit 1103 (Fig. 11) . Thus, shifter circuit 1403 includes a pair of flip flops 1431-1432 that are connected in the same manner as flip flops 1131-1132 (Fig. 11) . Routing unit RU X also includes a NOR gate 1441 that is connected in a manner similar to NOR gate 1141 (Fig. 11) . Transmission gates 1401-1403 are controlled to function as a 3-to-l de-multiplexer that routes a write data value from the write data line WDQx to one of the write data lines WD x+2 , WD x+ ι and WD X . Transmission gates 1404-1406 are controlled to function as a 3-to-l multiplexer that routes a read data value from one of the read data lines RD x+2/ RD x+ ι and RD X to the read data line RDQx. The multiplexing and de-multiplexing of the read and write data signals are controlled by select signals SEL2, SEL1 and SELO. Routing unit RU X is programmed in the same manner as described above for routing unit RU n (Figs. 11-13.) The present invention can also be extended to implement a memory system with write masking. Fig. 15 is a circuit diagram of a routing unit RU X for separately routing write data and write masking information (the read data routing path is not shown in Fig. 15 for purposes of clarity.) Similar elements in Figs. 14 and 15 are labeled with similar reference numbers. Thus, the routing unit RU X of Fig. 15 includes transmission gates 1401-1403 and inverters 1411-1413, which provide a connection between one of the write data lines WD x+2 , WD x+ ι and WD X and the write data line WDQ X . Routing unit RU X of Fig. 15 also includes flip flops 1431-1432 and NOR gate 1441. In addition, routing unit RU X of Fig. 15 includes transmission gates 1407-1409 and inverters 1417-1419, which provide a connection between one of the write mask lines WM x+2 , WM x+ ι and WM X and the write mask line WMQ X . Transmission gates 1407-1409 are configured to operate in the same manner as transmission gates 1401- 1403. Thus, if write data value WDQ X is routed on one of write data lines WD x+2 , WD x+ ι or WD X , then write mask signal WMQ X is routed on a corresponding one of write mask lines WM x+2 , WM x+ ι or WM X , respectively. Write data line WD X and write mask line WM X are coupled to input and enable terminals, respectively, of a write driver 1501 in column decoder CD X . Similarly, write data line WD x+i and write mask line WM x +ι are coupled to input and enable terminals, respectively, of a write driver 1502 in column decoder CD x +ι. Finally, line WD x+2 and write mask line WM x+2 are coupled to input and enable terminals, respectively, of a write driver 1503 in column decoder CD x+2 . In this manner, the write masking information is transmitted with the write data. Although the invention has been described in connection with several embodiments, it is understood that this invention is not limited to the embodiments disclosed, but is capable of various modifications which would be apparent to a person skilled in the art. For example, although the invention has been described in connection with two redundant memory blocks, it is understood that the invention can be modified to include other numbers of redundant memory blocks (e.g., 1 or 3) . Furthermore, although the routing units have been described as being loaded from a single shift chain, it is understood that multiple shift chains can be used to load configuration data into the routing units. In addition, it is understood that many types of memory blocks can be used in connection with the redundancy scheme of the present invention, including, but not limited to, DRAM, SRAM, EPROM, EEPROM and Flash EPROM. Moreover, although the redundancy scheme was described in connection with memory blocks, it is understood that the principles of the present invention can be applied to types of circuit blocks. Thus, the invention is limited only by the following claims.

Claims: CLAIMS 1. A redundancy system comprising: a plurality of circuit blocks; and a plurality of routing units configured to route read and write data between the circuit blocks and a data bus, wherein at least one shifter circuit extends through the routing units, the shifter circuit storing values for configuring the routing units. 2. The redundancy system of Claim 1, wherein each of the routing units includes a router coupled between a predetermined number of the circuit blocks and the data bus. 3. The redundancy system of Claim 2, wherein each router is controlled by one or more values stored in the shifter circuit. 4. The redundancy system of Claim 2, wherein each of the routers is configured to connect one of the circuit blocks to the data bus. 5. The redundancy system of Claim 2, wherein the predetermined number is two or greater. 6. The redundancy system of Claim 2, wherein each router includes a plurality of transmission gates coupled in parallel to the data bus. 7. The redundancy system of Claim 2, wherein the predetermined number of circuit blocks are consecutive circuit blocks. 8. The redundancy system of Claim 1, wherein the shifter circuit comprises one or more series-connected storage elements in each routing unit. 9. The redundancy system of Claim 1, further comprising a routing unit programmer for loading the shifter circuit through a routing unit. 10. The redundancy system of Claim 9, wherein the routing unit programmer comprises: a first register for storing a first address associated with a first defective circuit block; a counter for sequentially providing addresses associated with all of the circuit blocks; and a first comparator coupled to the counter and the first register. 11. The redundancy system of Claim 10, further comprising a first sequential logic element coupled to an output of the first comparator, wherein the shifter circuit is loaded through the first sequential logic element. 12. The redundancy system of Claim 10, further comprising: a second register for storing a second address associated with a second defective circuit block; and a second comparator coupled to the counter and the second register. 13. The redundancy system of Claim 12, further comprising: a first sequential logic element coupled to an output of the first comparator, a second sequential logic element coupled to an output terminal of the second comparator, wherein the first and second sequential logic elements are connected in a circular queue. 14. The redundancy system of Claim 13, wherein the shifter circuit is loaded with values from the first and second sequential logic elements. 15. The redundancy system of Claim 1, wherein the data bus includes a plurality of data lines used to transmit both read data and write data. 16. The redundancy system of Claim 1, wherein the data bus includes a first set of data lines for carrying read data, and a second set of data lines for carrying write data. 17. A method of replacing defective circuit blocks with redundant circuit blocks, the method comprising the steps of: identifying a first address of a first defective circuit block; serially loading values into a shifter circuit, wherein the values are selected in response to the first address; bypassing the first defective circuit block in response to values stored in the shifter circuit; and connecting a first redundant circuit block in response to values stored in the shifter circuit. 18. The method of Claim 17, further comprising the step of shifting connections to one or more circuit blocks located between the first redundant circuit block and the first defective circuit block in response to values stored in the shifter circuit. 19. The method of Claim 17, further comprising the steps of identifying a second address of a second defective circuit block; selecting the values loaded into the shifter circuit in response to the first address and the second address; bypassing the second defective circuit block in response to values stored in the shifter circuit; and connecting a second redundant circuit block in response to values stored in the shifter circuit. 20. The method of Claim 19, further comprising the steps of: shifting connections to one or more circuit blocks located between the second defective circuit block and the first defective circuit block by one position in response to values stored in the shifter circuit; and shifting connections to one or more circuit blocks located between the first and second redundant circuit blocks and the second defective circuit block by two positions in response to values stored in the shifter circuit. 21. The method of Claim 17, wherein the step of serially loading values into the shifter circuit comprises the steps of: storing the first address in a first register; sequentially comparing the first address with addresses associated with a set of circuit blocks; loading a value into the shifter circuit; and modifying the value loaded into the shifter circuit when the first address matches an address associated with a circuit block in the set of circuit blocks. 22. The method of Claim 19, wherein the step of serially loading values into the shifter circuit comprises the steps of: storing the first address in a first register; storing the second address minus one in a second register; sequentially comparing the first address and the second address minus one with addresses associated with a set of circuit blocks; loading a value into the shifter circuit; modifying the value loaded into the shifter circuit when the first address matches an address associated with a circuit block in the set of circuit blocks; and modifying the value loaded into the shifter circuit when the second address minus one matches an address associated with a circuit block in the set of circuit blocks. 23. The method of Claim 17, further comprising the steps of identifying a second address of a second defective circuit block; identifying a third address of a third defective circuit block; selecting the values loaded into the shifter circuit in response to the first, second and third adresses; bypassing the second and third defective circuit blocks in response to values stored in the shifter circuit; and connecting second and third redundant circuit blocks in response to values stored in the shifter circuit. 24. The method of Claim 23, wherein the step of serially loading values into the shifter circuit further comprises the steps of: storing the first address in a first register; storing the second address minus one in a second register; storing the third address minus two in a third register; sequentially comparing the first address, the second address minus one, and the third address minus two with addresses associated with a set of circuit blocks; loading a value into the shifter circuit; modifying the value loaded into the shifter circuit when the first address matches an address associated with a circuit block in the set of circuit blocks; modifying the value loaded into the shifter circuit when the second address minus one matches an address associated with a circuit block in the set of circuit blocks; modifying the value loaded into the shifter circuit when the third address minus two matches an address associated with a circuit block in the set of circuit blocks. 25. A system comprising: a plurality of circuit blocks; and a plurality of routing control units, wherein each routing control unit is coupled to a corresponding one of the circuit blocks, each of the routing control units comprising: a programmable element for indicating the status of the corresponding circuit block; an input bus for receiving an input code signal that indicates the status of previous circuit blocks; a first switch circuit that routes the input code signal to create an output code signal in response to the programmable element, the output code signal indicating the status of the previous circuit blocks and the corresponding circuit block; and a second switch circuit that controls a path to the corresponding circuit block in response to the output code signal. 26. The system of Claim 25, wherein the path is a data path of the corresponding circuit block. 27. The system of Claim 25, wherein the path provides an enable signal to the corresponding circuit block. 28. The system of Claim 25, wherein the second switch circuit further controls the path to the corresponding circuit block in response to the programmable element in a subsequent adjacent circuit block. 29. The system of Claim 25, wherein the programmable element is a fuse. 30. The system of Claim 25, wherein the circuit blocks are memory blocks, and the routing control units control read data paths of the memory blocks. 31. The system of Claim 25, wherein the circuit blocks are memory blocks, and the routing control units control write data paths of the memory blocks. 32. A routing control unit comprising: a programmable element for indicating the status of a corresponding circuit block; an input bus for receiving an input code signal that indicates the status of one or more previous circuit blocks; a first switch circuit that routes the input code signal as an output code signal if the programmable element indicates the status of the corresponding circuit block is functional, and modifies the input code signal to provide an output code signal if the programmable element indicates the status of the corresponding circuit block is defective; and a second switch circuit that controls a data path to the corresponding circuit block in response to the output code signal. 33. A method of operating a system having a plurality of circuit blocks, the method comprising the steps of: providing a plurality of routing control units, wherein each routing control unit is coupled to a corresponding one of the circuit blocks, each of the routing control units comprising: programming a plurality of programmable elements in a corresponding plurality of routing control units, wherein each programmable element identifies the status of a corresponding circuit block as being functional or defective; routing a code signal in a serial manner through the plurality of routing control units, wherein each routing control unit routes the code signal as an output code signal if the programmable element indicates the status of the corresponding circuit block is functional, and wherein each routing control unit modifies the input code signal to provide an output code signal if the programmable element indicates the status of the corresponding circuit block is defective; and selectively modifying paths to the circuit blocks in response to the output code signals. 34. The method of Claim 33, wherein the step of modifying paths to the circuit blocks comprises re- routing data paths of the circuit blocks. 35. The method of Claim 33, wherein the step of modifying paths to the circuit blocks comprises re- routing enable signal paths of the circuit blocks. 36. The method of Claim 33, further comprising the step of selectively modifying paths to the circuit blocks in response to a programmable element in a subsequent adjacent circuit block. 37. The method of Claim 33, wherein the step of programming the programmable elements comprises the step of blowing fuses. 38. A write byte mask redundancy circuit comprising: a plurality of circuit blocks; and a plurality of routing control units, wherein each routing control unit is coupled to a corresponding set of the circuit blocks, each of the routing control units comprising: a plurality of fixed data paths for routing a first set of byte mask bits through the routing control unit to the corresponding set of circuit blocks; and a first switch circuit that selectively routes one of two byte mask bits to the corresponding set of circuit blocks, wherein the first switch circuit is controlled by a code signal that is propagated through the routing control units in a serial manner.

Inventors: LEUNG WINGYU, TANG JUI-PIN, LEUNG, WINGYU, TANG, JUI-PIN
Applicants: MONOLITHIC SYSTEM TECH INC, MONOLITHIC SYSTEM TECHNOLOGY, INC.
Application year: 2000
Main classification: G06F11
IPC codes: G11C29