SILICON CARBIDE N-CHANNEL POWER LMOSFET

Abstract: A lateral metal-oxide-semiconductor field effect transistor (LMOSFET) includes a layer of silicon carbide semiconductor material having a p-type conductivity, source and drain regions having n-type conductivities disposed in the silicon carbide semiconductor layer, and an insulated gate electrode disposed on the silicon carbide semiconductor layer. A silicon carbide semiconductor substrate having an n-type conductivity, supports the silicon carbide semiconductor layer. A second layer of silicon carbide semiconductor material having a p-type conductivity, is disposed between the substrate and the first silicon carbide semiconductor layer to prevent parasitic transistor effects. A sinker region having an n-type conductivity extends from the source contact to the silicon carbide semiconductor substrate to ground the substrate.

Description: Silicon carbide N-channel power LMOSFET This invention relates to lateral metal-oxide-semiconductor field effect transistors (LMOSFETs) used in high-power applications such as UHF transmission which are especially suited for silicon carbide (SiC) technology. In particular, the invention relates to an n-channel SiC power LMOSFET built on a highly-doped n-type SiC substrate, wherein a highly-doped n-type sinker provides a grounding path to the highly-doped n-type substrate, a highly-doped p-type buffer layer is provided to ensure against parasitic NPN transistor losses, and a lightly-doped p-type epitaxial layer provides a channel region for the device. In recent years, the use of silicon lateral double-diffused metal-oxide- semiconductor field effect transistors (Si LDMOSFETs) in high-power applications such as cellular and UHF broadcast transmission has increased enormously. This is because Si LDMOSFETs offer higher gain and better linearity than bipolar devices. It is desirable to fabricate these power Si LDMOSFETs with n-channel structures and grounded substrates to reduce parasitic effects. As shown in FIG. 1, this is typically achieved by fabricating a power Si LDMOSFET 10 with a highly doped p-type substrate 12 and a highly doped p-type diffusion or sinker 14 which grounds the substrate 12 in order to desirably reduce parasitic effects. Silicon carbide (SiC) is an attractive semiconductor material for high frequency and high power applications. The properties which make SiC attractive for high power UHF applications are its large critical electric field (10 times that of Si) and its large electron saturation velocity (2 times that of Si). The large critical electric field helps increase the breakdown voltage of the device and the large saturation velocity helps increase the peak current. Theoretically, it should be possible to achieve power densities which are 20 times higher than that of Si LDMOSFETs with comparable feature sizes in SiC LDMOSFETs. The operating frequency and gain should be similar for both Si and SiC devices with comparable gate lengths. Hence, it would be desirable to fabricate the LDMOSFET structure shown in FIG. 1 in SiC instead of Si. Unfortunately, there are many practical difficulties in achieving such an n- channel LDMOSFET structure in SiC. It is not possible to diffuse the dopants in SiC thus only high energy ion implantation can be used to fabricate deep p-type sinkers. However, these p-type implanted SiC layers have very high resistivities. The lowest reported sheet resistance to date for implanted p-type layers is about 10 kΩ/sq (all sheet resistance data discussed herein is at 20°C). This data suggests that it will not be possible to form low resistivity highly doped p-type sinkers in SiC. Another difficulty in achieving the MOSFET structure shown in FIG. 1 in SiC relates to the very high resistivities of SiC p-type substrates. The resistivity of p-type SiC substrates is only about 5 Ω/sq. In comparison, p-type Si substrates used in Si LDMOSFETs have resistivities as low as about 0.014 Ω/sq. Still another difficulty in achieving the FIG. 1 MOSFET structure in SiC concerns the formation of the channel of the device. In Si n-channel LDMOSFETs, the channel is formed via an inversion region 18, in an implanted p-type layer 16 (P base) as shown in FIG. 1. This may not be practical to do in SiC devices because the inversion region formed in the implanted surface of a SiC p-type epilayer results in very low inversion layer mobility (less than about 1 cm^ Vs). Inversion layer mobilities higher than about 100 cm-Vvs have only been achieved on epitaxial p-type SiC layers as reported by Alok et al, "Process Dependence of Inversion Layer Mobility in 4H-SiC Devices", at the International Conference on Silicon Carbide and Related Materials in Raleigh, North Carolina in October 1999. One possible solution to the substrate grounding problem in n-channel SiC MOSFET devices is to use a p-channel structure in the device with an n-type SiC substrate. The resistivity of n-type SiC substrates and implanted layers is about 2 orders-of-magnitudes lower than that of p-type in SiC. The lowest sheet resistance of implanted n-type SiC layers is about 200 Ω/sq and the lowest sheet resistance of n-type SiC substrate is about 0.02 Ω/sq. However, p-channel SiC MOSFETs are affected by hole mobilities which are two orders-of- magnitude lower than electron mobilities. Therefore, an n-channel SiC power lateral MOSFET structure is needed which overcomes the above problems. A lateral metal-oxide-semiconductor field effect transistor (LMOSFET) comprising a layer of silicon carbide semiconductor material having a p-type conductivity, source and drain regions having n-type conductivities disposed in the silicon carbide semiconductor layer, and an insulated gate electrode disposed on the silicon carbide semiconductor layer. A silicon carbide semiconductor substrate having an n-type conductivity, supports the p-type conductivity silicon carbide semiconductor layer. One aspect of the invention involves providing a sinker region having an n- type conductivity, in the silicon carbide p-type semiconductor layer. The sinker region extends from the source contact to the silicon carbide semiconductor substrate to ground the substrate. Another aspect of the invention involves providing a second layer of silicon carbide semiconductor material having a p-type conductivity, between the substrate and the first silicon carbide semiconductor layer. The second layer of silicon carbide prevents parasitic transistor effects. The advantages, nature, and various additional features of the invention will appear fully upon consideration of the illustrative embodiment now to be described in detail in connection with accompanying drawings wherein: FIG. 1 is a cross-sectional view of a prior art UHF power Si LDMOSFET; FIG. 2 is a cross-sectional view of a SiC n-channel power lateral metal-oxide- semiconductor field effect transistor device according to the invention; and FIG. 3 is a cross-sectional view of a starting SiC wafer used for fabricating the LMOSFET device of the invention. It should be understood that the drawings are for purposes of illustrating the concepts of the invention and are not to scale. FIG. 2 shows a cross-sectional view of a SiC n-channel power lateral metal- oxide-semiconductor field effect transistor (LMOSFET) 20 according to the invention. The LMOSFET 20 should provide better gain, linearity, efficiency and power density at comparable frequencies, and higher frequency operation than Si LDMOSFETs. Accordingly, the SiC LMOSFET 20 can replace Si LDMOSFETs in UHF transmitters at 2 GHz and extend the transmission range up to at least 4 GHz. Referring to FIG. 3, the LMOSFET 20 is fabricated from a SiC wafer 22 that comprises a highly doped n-type SiC substrate 24 (N+ substrate) with a highly-doped p-type epitaxial SiC layer 26 (P+ epilayer) grown on top of the N+ substrate 24, and a lightly-doped p-type epitaxial SiC layer 28 (P- epilayer) grown on top of the P+ epilayer 26. The N+ substrate 24 is doped using in-situ nitrogen doping during crystal growth to provide a sheet resistance as low as about 0.02 Ω/sq. The P+ and P- epilayers 26, 28 are epitaxially grown using conventional methods such as chemical vapor deposition CVD. The P+ epilayer 26 is typically doped as high as 1 x 10 18 cm "3 using aluminum or boron incorporation during epitaxial growth and its thickness is selected to be 5 times that of the diffusion length of electrons in this layer which is usually less than a micron. The thickness and doping of the P- epilayer 28 are selected according to the desired electrical breakdown voltage of the LMOSFET 20. The P- epilayer 28 is also doped using aluminum or boron incorporation during epitaxial growth. Referring again to FIG. 2, the LMOSFET 20 includes a lightly n-doped drift region 30 and highly n-doped source and drain regions 32, 34 formed in the top surface of the P- epilayer 28. A highly n-doped sinker region 36 is formed in the P- and P+ epilayers 28, 26. The sinker region 36 grounds the N+ substrate of the LMOSFET 20. A highly p-doped region 38 (P+ region) is formed in the top surface of the P- epilayer 28 between the source and sinker regions 32, 36. The P+ region 38 provides ohmic contact to the P- epilayer 28. The drift, source, drain, sinker and P+ regions 30, 32, 34, 36, 38 are formed using conventional high-energy ion implantation methods. Once electrically activated, the implanted source, drain and sinker regions 32, 34, 36 should each exhibit a low sheet resistance of about 200 Ω/sq, and the implanted P+ region 38 should exhibit a sheet resistance of about 10 kΩ/sq. A thin layer of oxide 40 (gate oxide) such as silicon dioxide is formed on the top surface of the P- epilayer 28. The oxide layer 40 is created using deposition or thermal oxidation or a combination thereof. A polysilicon gate electrode 46 is formed on top of the oxide layer 40. The polysilicon gate electrode 46 can be formed using conventional silicon deposition and patterning methods. The gate electrode 46 extends between and partially overlaps the source and drift regions 32, 30. A second thicker layer 42 of oxide is deposited to cover the first oxide layer 40 and the gate electrode 46. Openings 41, 43, and 44 are defined in the oxide layers 40, 42 to open windows for gate, source and drain contacts. The opening 44 extends down to the gate electrode 46, whereas openings 41 and 43 extend down to the P- epilayer 28. The portion of the P- epilayer 28 extending between the source and drift regions 32, 30 underneath the gate electrode 46, defines a channel region 48. When a positive voltage greater than the threshold voltage of the LMOSFET 20 is applied to the gate electrode 46, the channel region 48 changes from p-type to n-type due to inversion thereby inducing a low resistance current path between the source 32 and the drain 34 in the LMOSFET 20. Conventional metallic contacts 50, 52, 54, 56 are respectively formed on top of the regions 32, 38 and 36; the polysilicon gate electrode 46; the second oxide layer 42; and the drain region 34. The contacts 50, 52, and 56 operate as terminals for the LMOSFET 20. The contact 54, usually tied to source contact 50, formed on the second oxide layer 42 together with the drift region 30 define a field plate that increases the electrical breakdown voltage of the LMOSFET20. It should be noted that the present LMOSFET structure defines an additional parasitic NPN transistor 58 (shown schematically in FIG. 2) between the drain region 34 and the substrate 24. The P+ epilayer 26 operates as a buffer layer to ensure that this parasitic transistor 58 does not turn on. While the foregoing invention has been described with reference to the above embodiment, various modifications and changes can be made without departing from the spirit of the invention. Accordingly, all such modifications and changes are considered to be within the scope of the appended claims.

Claims: CLAIMS: 1. A lateral metal-oxide-semiconductor field effect transistor (20) (LMOSFET) comprising: a layer (28) of silicon carbide semiconductor material having a p-type conductivity; source and drain regions (32, 34) having n-type conductivities disposed in the silicon carbide semiconductor layer (28); an insulated gate electrode (40, 46) disposed on the silicon carbide semiconductor layer (28), the insulated gate electrode (40, 46) defining a channel region (48) therebeneath in the layer (28); and a silicon carbide semiconductor substrate (24) having an n-type conductivity, the substrate (24) supporting the silicon carbide semiconductor layer (28). 2. The LMOSFET (20) according to claim 1 , further comprising a source electrical contact (50) disposed on the silicon carbide layer (28) and a sinker region (36) having an n-type conductivity, the sinker region (36) disposed in the silicon carbide semiconductor layer (28), the sinker region (36) extending from the source contact (50) to the silicon carbide semiconductor substrate (24) thereby grounding the substrate (24). 3. The LMOSFET (20) according to claim 1, further comprising a second layer (26) of silicon carbide semiconductor material having a p-type conductivity, the second layer (26) disposed between the substrate (24) and the first silicon carbide semiconductor layer (28), the second layer (26) for preventing parasitic transistor effects. 4. The LMOSFET (20) according to claim 1, further comprising a drift region (30) having an n-type conductivity disposed in the silicon carbide semiconductor layer (28) adjacent the channel and drain regions (48, 34). 5. The LMOSFET (20) according to claim 1, further comprising a p-type conductivity region (38) disposed in the silicon carbide semiconductor layer (28) adjacent to the source region (32) for electrically contacting the silicon carbide semiconductor layer (28). 6. The LMOSFET (20) according to claim 1 , wherein the LMOSFET (20) is a UHF power MOSFET. 7. The LMOSFET (20) according to claim 1, further comprising source and drain electrical contacts (50, 56) disposed on the silicon carbide semiconductor layer (28), and a gate electrical contact (52) disposed on the insulated gate electrode (46, 40). 8. A power lateral metal-oxide-semiconductor field effect transistor (20) (LMOSFET) comprising: a layer (28) of silicon carbide semiconductor material having a p-type conductivity; source and drain regions (32, 34) having n-type conductivities formed in the silicon carbide semiconductor layer (28); an insulated gate electrode (46, 40) formed on the silicon carbide semiconductor layer (28), the insulated gate electrode (46, 40) defining a channel region (48) therebeneath in the layer (28); source and drain electrical contacts (50, 56) formed on the silicon carbide semiconductor layer (28), and a gate electrical contact (52) formed on the insulated gate electrode (46, 40); a silicon carbide semiconductor substrate (24) having an n-type conductivity, the substrate (24) supporting the silicon carbide semiconductor layer (28); and a sinker region (36) having an n-type conductivity formed in the silicon carbide layer (28), the sinker region (36) from the source contact (50) to the silicon carbide semiconductor substrate (24) thereby grounding the substrate (24). 9. The power LMOSFET (20) according to claim 8, further comprising a second layer (26) of silicon carbide semiconductor material having a p-type conductivity, the second layer (26) disposed between the substrate (24) and the first silicon carbide semiconductor layer (28), the second layer (26) for preventing parasitic transistor effects. 10. The power LMOSFET (20) according to claim 9, wherein the first and second layers (28, 26) of silicon carbide semiconductor material are epitaxial layers. 11. The power LMOSFET (20) according to claim 8, further comprising a drift region (30) having an n-type conductivity formed in the silicon carbide semiconductor layer (28) adjacent the channel and drain regions (48, 34). 12. The power LMOSFET (20) according to claim 11, further comprising an electrically insulated field plate contact disposed on the silicon carbide semiconductor layer (28) above the drift region (30). 13. The power LMOSFET (20) according to claim 8, further comprising a p-type conductivity region (38) formed in the silicon carbide semiconductor layer (28) adjacent to the source region, the p-type conductivity region (38) electrically coupling the silicon carbide semiconductor layer (28) with the source contact (50). 14. A power lateral metal-oxide-semiconductor field effect transistor (20) (LMOSFET) comprising: a first layer (28) of silicon carbide semiconductor material having a p-type conductivity; source and drain regions (32, 34) having n-type conductivities implanted in the first silicon carbide semiconductor layer (28); an insulated gate electrode (46, 40) formed on the first silicon carbide semiconductor layer (28), the insulated gate electrode (46, 40) defining a channel region (48) therebeneath in the layer (28); source and drain electrical contacts (50, 56) formed on the first silicon carbide semiconductor layer (28), and a gate electrical contact (52) formed on the insulated gate electrode (46, 40); a silicon carbide semiconductor substrate (24) having an n-type conductivity, the substrate (24) supporting the first silicon carbide semiconductor layer (28); a second layer (26) of silicon carbide semiconductor material having a p-type conductivity, the second layer (26) disposed between the substrate (24) and the first silicon carbide semiconductor layer (28), the second layer (26) for preventing parasitic transistor effects; and a sinker region (36) having an n-type conductivity implanted in the first and second silicon carbide semiconductor layers (28, 26), the sinker region (36) extending from the source contact (50) to the silicon carbide semiconductor substrate (24) thereby grounding the substrate (24). 15. The power LMOSFET (20) according to claim 14, wherein the first and second layers (28, 26) of silicon carbide semiconductor material are epitaxial layers. 16. The power LMOSFET (20) according to claim 14, further comprising a drift region (30) having an n-type conductivity implanted in the first silicon carbide semiconductor layer (28) adjacent the channel and drain regions (48, 34). 17. The power LMOSFET (20) according to claim 16, further comprising an electrically insulated field plate contact (54) disposed on the first silicon carbide semiconductor layer (28) above the drift region (30). 18. The power LMOSFET (20) according to claim 14, further comprising a p-type conductivity region (38) implanted in the silicon carbide semiconductor layer (28) adjacent to the source region (32), the p-type conductivity region (38) electrically coupling the first silicon carbide semiconductor layer (28) with the source contact (50). 19. The power LMOSFET (20) according to claim 14, wherein the substrate (24) has a sheet resistance of about or less than 0.02 ohm/sq. 20 The power LMOSFET (20) according to claim 14, wherein the sinker, source and drain regions (36, 32, 34) have a sheet resistance of about or less than 200 Ohm/sq.

Inventors: ALOK DEV, ALOK, DEV
Applicants: KONINKL PHILIPS ELECTRONICS NV, KONINKLIJKE PHILIPS ELECTRONICS N.V.
Application year: 2000
Main classification: H01L29
IPC codes: H01L21, H01L29