Quadrature signal generation system

Abstract: A high accurate pair of signals having quadrature relation operable in high frequency are provided in spite of an error of components, for the use of a quadrature modulator, a quadrature demodulator, and/or an image rejection frequency conversion. In the system, a first multiplier (1) receives a first A.C. signal, cosωt, and a second A.C. signal, sin(2ωt + ) having the same frequency and approximate 90° phase difference as that of the first A.C. signal, and provides a third A.C. signal, sin(2ωt + ) + sin having the double frequency as that of the first and the second A.C. signals. A square-difference circuit (2) receives said first A.C. signal and said second A.C. signal, and provides a fourth A.C. signal cos(2ωt + )cos, by a difference between a square of said first A.C. signal and a square of said second A.C. signal. The third A.C. signal and the fourth A.C. signal have the accurate and precise phase relations by 90° irrespective of an error from 90° between the first A.C. signal and the second A.C. signal. Thus, a pair of signals having fine quadrature relation are obtained by signals having coarse quadrature relation.

Description: BACKGROUND OF THE INVENTION The present invention relates to a quadrature signal generation system, which is used, for example, for generating a pair of carrier signals having precise quadrature relations with each other for quadrature modulation/demodulation, image rejection frequency converter in radio communication. Fig. 15 shows a block diagram of a prior quadrature modulator and a prior quadrature demodulator. US 5 412 351 A discloses a similar modulator. A quadrature modulator in Fig. 15(a) comprises a first analog multiplier or a double balanced-mixer (DMB) 21a coupled with a first baseband input (I), a second analog multiplier or a double balanced-mixer (DMB) 21b coupled with a second baseband input (Q), a 90° phase shifter 22 coupled with a carrier input, and an adder 23. A quadrature demodulator in Fig. 15(b) comprises a first analog multiplier or a double-balanced mixer 21a coupled with a first baseband ouput (I), a second analog multiplier or a double-balanced mixer 21b coupled with a second baseband output (Q), and a 90° phase shifter 22 coupled with a carrier input. In a quadrature modulator or a quadrature demodulator, a 90° phase shifter must provide a pair of signals having precise quadrature relations, preferably phase error from 90° being less than 1° or 2°, for suppressing interference between I (in-phase) baseband signal and Q (quadrature-phase) baseband signal. Similarly, amplitude error of said pair of signals must be as small as possible, preferably, less than 1% or 2%. Further, in order to suppress an undesirable image signal (a signal separated by an IF frequency from a carrier signal in opposite direction of a desired IF signal) sufficiently in frequency conversion, further precise phase relations and precise amplitude relations (less than 1° and less than 1% for image rejection ratio higher than 40 dB) are requested. Fig. 16 shows a basic block diagram of a prior image rejection receiver, which comprises analog multipliers or double balanced-mixers 21a, 21b coupled with an RF input, 90° phase shifters 22a and 22b, and an adder 23. Fig. 17 is a circuit diagram of a prior 90° phase shifter using a low pass filter and a high pass filter, and Fig. 18 shows characteristics of a prior low pass filter and a prior high pass filter shown in Fig. 17. As a 90° phase shifter for carrier signals, an RC/CR type phase shifter as shown in Fig. 17 is popularly used. In Fig. 17, numeral 31 is an RC type low pass filter, and numeral 32 is a CR type high pass filter. In Fig. 18, 90° phase difference is kept in whole frequency, and amplitude error is zero at the frequency where ωRC=1 is satisfied. Fig. 19 is another prior phase shifter using one stage poly phase filter constituted by a capacitor C and a resistor R. In Fig. 19, when a pair of differential inputs having phase difference of 180° are applied to input terminals In+ and In-, output terminals I+, Q+, I- and I+ provide phases 0°, 90°, 180° and 270°, respectively. Therefore, for instance by taking I+ and Q+, a 90° phase shifter is obtained. Fig. 20 shows frequency characteristics of phase and amplitude of a phase shifter of Fig. 19. As shown in Fig. 20, the frequency characteristics are flat irrespective of frequency, however, 90° phase relation is satisfied only at the frequency f(=ω/2π) (ωRC=1). However, the prior arts mentioned above have the disadvantage that phase error is inevitable due to an error of a capacitor and/or a resistor when a circuit is provided by an integrated circuit (IC). That phase error decreases a yield rate of an IC itself. In practice, a phase error around 2° or 3° is inevitable, however, that phase error is not satisfactory for multi-level quadrature modulation such as 16 QAM. In particular, that phase error can not provide an excellent image rejection frequency converter. In a direct conversion system in which modulation/demodulation is carried out directly at RF frequency, quadrature frequencies are as high as GHz order, and therefore, phase error would be further increased caused by a parasitic effect. Thus, a prior 90° phase shifter has the disadvantage that a precise 90° phase shifter operating in high frequency is impossible due to an error of components, and/or a parasitic effect. SUMMARY OF THE INVENTION It is an object, therefore, to provide a new and improved quadrature signal generation system by overcoming the disadvantages and limitations of a prior quadrature signal generation system. It is also an object of the present invention to provide a quadrature signal generation system which can operate satisfactory in spite of an error of a component in high frequency. The above and other objects are attained by a quadrature signal generation system comprising: a pair of input terminals receiving a first A.C. signal and a second A.C. signal, each having a predetermined frequency and phase relation of approximate 90° with each other; a multiplier circuit for providing a product of said first A.C. signal and said second A.C. signal, said product being called a third A.C. signal; a square-difference circuit for providing a difference of a square of the first A.C. signal and a square of the second A.C. signal, said difference called a fourth A.C. signal; the frequency of said third A.C. signal and said fourth A.C. signal being equal to twice of frequency of said first A.C. signal and said second A.C. signal, and said third A.C. signal and said fourth A.C. signal having fine phase relation of 90° with each other. Preferably, a 6 dB amplifier coupled with an output of said multiplier is provided. Preferably, a pair of 3 dB amplifiers coupled with each inputs of said multiplier are provided. Still preferably, said multiplier is implemented by using a Gilbert cell type transistor circuit. Still preferably, said square-difference circuit comprises an adder for providing a sum of said first A.C. signal and said second A.C. signal, a subtractor for providing a difference between said first A.C. signal and said second A.C. signal, and a second multiplier for providing a product of an output of said adder and said subtractor. Still preferably, said multiplier comprises an adder for providing a sum of said first A.C. signal and said second A.C. signal, a subtractor for providing a difference between said first A.C. signal and said second A.C. signal, a second square-difference circuit for providing a difference between a square of an output of said adder and a square of an output of said subtractor. Still preferably, a series circuit of a capacitor and a limiter amplifier is provided at an output of said multiplier and an output of said square-difference circuit. Still preferably, a phase shifter is provided for accepting an input signal having a predetermined frequency and providing said first A.C. signal and said second A.C. signal having phase relation of 90° with each other. The present invention further provides a method for generating signals having quadrature phase relation with each other comprising the steps of: multiplying a first A.C. signal and a second A.C. signal each having a predetermined frequency and having phase relation of approximate 90° with each other, and providing a third A.C. signal; and providing a difference between a square of said first A.C. signal and a square of said second A.C. signal, as a fourth A.C. signal which has the same frequency as that of the third A.C. signal, and the phase relation of 90° from that of the third A.C. signal. BRIEF DESCRIPTION OF THE DRAWINGS The foregoing and other objects, feature, and attendant advantages of the present invention will be appreciated as the same become better understood by means of the following description and accompanying drawings wherein: Fig. 1 is a block diagram of a quadrature signal generation system according to the present invention, Fig. 2 is a basic multiplier, Fig. 3 is a multiplier having a 6 dB amplifier, Fig. 4 is a multiplier having a pair of 3 dB amplifiers, Fig. 5 is a basic square-difference circuit, Fig. 6 is a square-difference circuit having a 6 dB amplifier, Fig. 7 is a square-difference circuit having a pair of 3 dB amplifiers, Fig. 8 is a circuit diagram of a Gilbert cell type multiplier implemented by using bipolar transistors, Fig. 9 is a circuit diagram of a Gilbert cell type multiplier implemented by using MOS transistors, Fig. 10 is a circuit diagram of another square-difference circuit implemented by using MOS transistors, Fig. 11 is a circuit diagram of another square-difference circuit implemented by using bipolar transistors, Fig. 12 is another embodiment of a quadrature signal generator according to the present invention, Fig. 13 is still another embodiment of a quadrature signal generator according to the present invention, Fig. 14 is still another embodiment of a quadrature signal generator according to the present invention, Fig. 15 shows a prior quadrature modulator and a prior quadrature demodulator, Fig. 16 shows a prior image rejection receiver, Fig. 17 is a prior RC/CR type 90° phase shifter, Fig. 18 shows characteristics of a 90° phase shifter of Fig. 17, Fig. 19 is another prior 90° phase shifter, and Fig. 20 shows characteristics of a phase shifter of Fig. 19. DESCRIPTION OF THE PREFERRED EMBODIMENTS (First embodiment) Fig. 1 shows a first embodiment of the present invention which has a multiplier 1 and a square-difference circuit 2. In the embodiment, it is assumed that a pair of input signals cos ωt, and sig(ωt+) have approximate 90° phase relation. The symbol  shows a phase difference from 90°, or a phase error. The embodiment of Fig. 1 relies upon the following two equations: cosωt sin(ωt+) = (1/2)sin(2ωt+)+(1/2)sin cos 2 ωt - sin 2 (ωt + ) = cos(2ωt + cos It should be appreciated in the equations (1) and (2) that although input signals have a phase error by , output signals (first terms of each equations) which have frequency doubling keep accurate and precise phase relation by 90° with each other. The second term (1/2)sin of the equation (1) is D.C. offset caused by a phase error, and can be removed by an A.C. coupling by using a capacitor as described later. The coefficient cos in the equation (2) caused by a phase error causes an amplitude error. By the way, when the phase error  is small, cos  # 1-(1/2) 2 is satisfied. It is a secondary order error and is decreased. Assuming that  = 5° = 0.087 rad, cos =0.0062, thus, the amplitude error is 0.4% which is small sufficiently. Further, that amplitude error can be absorbed by using a limiter amplifier. As the equation (1) has the coefficient (1/2), the following equation which multiplies both sides by 2 is desirable. 2cosωt sin(ωt + ) = 2 1/2 cosωt 2 1/2 sin(ωt + ) = sin(2ωt + ) + sin  Figs. 2, 3 and 4 show a multiplier 1 for the equation (1). Fig. 2 is a basic structure using a multiplier, Fig. 3 has a 6 dB amplifier 12 in an output of a multiplier 11, Fig. 4 has a pair of 3 dB amplifiers 13a and 13b in inputs of a multiplier 11. A square-difference circuit 2 may be implemented, as shown in Figs. 5, 6 and 7, by a pair of multipliers 11a and 11b and a subtractor 14 (Fig. 5). Further, a 6 dB amplifier 12 may be inserted in an output of the subtractor 14 (Fig. 6), or a pair of 3 dB amplifiers may be inserted in inputs of the multipliers (Fig. 7). Now, the analysis when input quadrature signals have an amplitude error (a), is described in accordance with the equation (3). It is assumed that the phase error  is zero for the sake of simplicity of explanation. 2cosωt. (1+a)sinωt = (1+a)sin2ωt cos 2 ωt-(1+a) 2 sin 2 ωt = (1+a+a 2 /2)cos2ωt + a(1+a/2) As the coefficient of the right side of the equation (4) is (1+a), the amplitude error is a 2 /2 in the first term in the right side of the equation (5), thus, the amplitude error is considerably decreased. Assuming that the amplitude error a=0.05 (=5%), a 2 /2=0.00125 (=0.125%) which is small sufficiently. Further, that small error can be absorbed by using a limiter amplifier as described later. The second term in the equation (5) is a D.C. offset, which can be removed by using an A.C. coupling by a capacitor as described later. As described above in detail, the phase error in input quadrature signals is converted into a D.C. offset, and a decreased amplitude error which is of secondary order, and the amplitude error in input quadrature signals is converted to a decreased amplitude error of a secondary order and a D.C. offset. Thus, according to the present invention which doubles an input frequency, the phase error of the output quadrature signals is zero, and the amplitude error of the same is considerably decreased. A multiplier may be implemented by a Gilbert cell type circuit using a transistor as shown in Figs. 8 and 9. When a pair of input signals (V1, V2) are applied to transistors Q1 through Q6 in differential form (V1+, V1-) or (V2+, V2-), the product Vout of V1 and V2 is obtained in differential form (V out +, V out -). A square-difference circuit may be implemented with no multiplier as shown in Fig. 10 having MOS transistors (Reference: J.S. Pena-Finol and J.A. Connelly, "A MOS Four-Quadrant analog Multiplier Using the Quarter-Square Technique", J. Solid-State Circuits, Vol. SC-22, No. 6, pages 1064-1073, Dec. 1987). This structure may further be implemented by using bipolar transistors as shown in Fig. 11. A pair of input quadrature signals may be supplied either by an external circuit, or an inner simple phase shift circuit, as shown in Fig. 17 or Fig. 19. In Fig. 17, phase difference of 90° is obtained in wide frequency range, while amplitudes of a pair of outputs coincide with each other on the only frequency satisfying ωRC=1. On the other hand, in Fig. 19 which is one stage poly-phase filter, amplitudes of a pair of outputs coincide with each other in wide frequency range, but phase shift of 90° is obtained on the frequency satisfying ωRC=1. As the phase error from 90° of the input quadrature signals does not affect to the quadrature characteristics of output signals in the present invention, the circuit of Fig. 19 may provide fine quadrature output signals in wide frequency range. It should be noted that output frequency in the present invention is twice as high as that of input frequency, input frequency must be half of desired output frequency. (Second Embodiment) Fig. 12 shows a second embodiment for providing quadrature signals according to the present invention. The circuit of Fig. 12 comprises multiplier 1a and 1b, a subtractor 14, and an adder 15. In the current embodiment, the first output is obtained according to the equation (1) or the equation (3), and the other output is obtained by the following equation (6) which is changed from the equation (2). cos 2 ωt - sin 2 (ωt + ) = [cosωt+sin(ωt + )] [cosωt-sin(ωt + )] = cos(2ωt + )cos The equation (6) shows that the multiplication of the sum and the difference of the input quadrature signals is equivalent to the square-difference of the first embodiment. In the second embodiment, both the outputs are provided by using a pair of multipliers, thus, the delay of outputs is the same as each other, and therefore, it is advantageous to use in high frequency region. The second embodiment has the similar improvement for phase error and/or amplitude error of input signals to that of the first embodiment. (Third embodiment) Fig. 13 shows the third embodiment of the present invention. The quadrature signal generation system in Fig. 13 comprises a pair of square-difference circuits 2a and 2b, a subtractor 14 and an adder 15. In the current embodiment, the equation (7) is obtained by changing the equation (1) by multiplying by 4, and the equation (8) is obtained by changing the equation (2) by multiplying by 2. 4cosωt.sin(ωt + ) = [cosωt + sin(ωt + )] 2 -[cosωt - sin(ωt + )] 2 = 2sin(2ωt + ) + 2sin 2[cos 2 ωt - sin 2 (ωt + )] = 2cos(2ωt + )cos The equation (7) shows that the square-difference circuit 2a provides a product of input signals by the square difference of a sum and a difference of input signals. The equation (8) is implemented by a square-difference circuit shown in Figs. 6 and 7. In this embodiment, a multiplier operation is implemented by using a square-difference circuit, thus, both the outputs are obtained by using a square-difference circuit, therefore, it is advantageous to use in high frequency region. The third embodiment has the similar improvement for phase error and/or amplitude error of input signals to that of the first embodiment. (Fourth embodiment) Fig. 14 shows fourth embodiment according to the present invention. In Fig. 14, a quadrature signal generation system comprises a multiplier 1, a square-difference circuit 2, capacitors 16a and 16b, and limiter amplifiers 17a and 17b. Fig. 14 is the modification of Fig. 1, and further has a series capacitor (16a, 17a) and a limiter amplifier (16b, 17b) in each outputs of Fig. 1. Even when a multiplier of Fig. 2 which provides amplitude error by 6 dB between each outputs is used, the configuration of Fig. 14 provides no amplitude error between each outputs, because of the use of a limiter amplifier. Further, an amplitude error of outputs caused by phase error and/or amplitude error in input quadrature signals can be removed by the use of a limiter amplifier. It should be noted of course that a series capacitor and a limiter amplifier in Fig. 14 may be coupled with the second embodiment and the third embodiment so that the similar effects to that of the fourth embodiment are obtained in the second embodiment and the third embodiment. As described above in detail, even when coarse quadrature input signals are used, fine quadrature signals having double frequency with accurate phase relation and amplitude relation are obtained. From the foregoing, it will now be apparent that a new and improved quadrature signal generation system has been found. It should be appreciated of course that the embodiments disclosed are merely illustrative and are not intended to limit the scope of the invention. Reference should be made, therefore, to the appended claims to indicate the scope of the invention.

Claims: A quadrature signal generation system comprising: a pair of input terminals (IN1,IN2) receiving a first A.C. signal and a second A.C. signal, each having a predetermined frequency and phase relation of approximate 90° with each other, a multiplier circuit (1) for providing a product of said first A.C. signal and said second A.C. signal, said product being called a third A.C. signal, a square-difference circuit (2) for providing a difference of a square of the first A.C. signal and a square of the second A.C. signal, said difference called a fourth A.C. signal, the frequency of said third A.C. signal and said fourth A.C. signal being equal to twice of frequency of said first A.C. signal and said second A.C. signal, and said third A.C. signal and said fourth A.C. signal having fine phase relation of 90° with each other. A quadrature signal generation system according to claim 1, further comprising a 6 dB amplifier (12) coupled with an output of said multiplier. A quadrature signal generation system according to claim 1, further comprising a pair of 3 dB amplifiers (13a,13b) coupled with each inputs of said multiplier. A quadrature signal generation system according to claim 1, wherein said multiplier is implemented by using a Gilbert cell type transistor circuit. A quadrature signal generation system according to claim 1, wherein said square-difference circuit comprises an adder for providing a sum of said first A.C. signal and said second A.C. signal, a subtractor for providing a difference between said first A.C. signal and said second A.C. signal, and a second multiplier for providing a product of an output of said adder and said subtractor. A quadrature signal generation system according to claim 1, wherein said multiplier comprises an adder for providing a sum of said first A.C. signal and said second A.C. signal, a subtractor for providing a difference between said first A.C. signal and said second A.C. signal, a second square-difference circuit for providing a difference between a square of an output of said adder and a square of an output of said subtractor. A quadrature signal generation system according to claim 1, further comprising a series circuit of a capacitor and a limiter amplifier at an output of said multiplier and an output of said square-difference circuit. A quadrature signal generation system according to claim 1, further comprising a phase shifter which accepts an input signal having a predetermined frequency and provides said first A.C. signal and said second A.C. signal having phase relation of 90° with each other. A method for generating signals having quadrature phase relation with each other comprising the steps of: multiplying a first A.C. signal and a second A.C. signal each having a predetermined frequency and having phase relation of approximate 90° with each other, and providing a third A.C. signal, providing a difference between a square of said first A.C. signal and a square of said second A.C. signal, as a fourth A.C. signal which has the same frequency as that of the third A.C. signal, and the phase relation of 90° from that of the third A.C. signal.

Inventors: TSUKAHARA TSUNEO, TSUKAHARA, TSUNEO, Tsukahara, Tsuneo, Nippon Telegraph &amp; Telephone Co
Applicants: NIPPON TELEGRAPH & TELEPHONE, NIPPON TELEGRAPH AND TELEPHONE CORPORATION
Application year: 2000
Main classification: H03B27
IPC codes: H03C3, H04L27, H03B27