DIMMABLE ELECTRONIC BALLAST

Abstract: A triac dimmable electronic ballast having a single stage feedback power factor inverter configuration which prevents a DC bias from being applied to the resonant circuit current via a feedback path connecting the resonant circuit with the feedback node of the single stage power factor inverter. In one aspect of the present invention, a dimmable electronic ballast comprises: an input means for connecting to an AC power source; a triac switch for phase angle dimming the input AC power; a rectifier for full wave rectifying the AC power output from the triac to provide DC power; a DC coupling circuit having a feedback node associated therewith; a DC energy storage device, operatively connected to the full-wave rectifier via the DC coupling circuit, for storing DC power; a half-bridge inverter circuit connected to the DC energy storage device for converting the stored DC power to high frequency power at an inverter frequency; a first DC blocking device; a resonance circuit, operatively connected to the half-bridge inverter via the first DC blocking device; for coupling the high frequency power to a load; feedback connection means connecting the resonant circuit to the feedback node of the DC coupling circuit, for providing high frequency power to the energy storage device; and a second DC blocking device, operatively connected to the feedback connection means, for preventing DC signals from being applied to the resonant circuit through the feedback connection means.

Description: Dimmable electronic ballast The present application relates generally to electronic ballasts and, in particular, a single stage feedback power factor inverter which prevents a direct current DC bias from being applied to the resonant circuit current in a tπac dimmable electronic ballast Typically, a conventional electronic ballast is implemented using feedback connections from a high frequency resonant circuit to a node between an alternating current (AC) rectifier and an isolating diode through which current to a direct current (DC) energy storage capacitor flows The stored DC energy is converted into a square wave voltage waveform by an inverter which is dπven, for example, by a drive control circuit For example, U S Patent No 5,404,082 to Hernandez et al entitled "High Frequency Inverter with Power-Lme-Controlled Frequency Modulation" discloses a low-cost electronic ballast for use with fluorescent lamps which utilizes a single stage feedback inverter topolog) As is understood by those skilled m the art, the inverter is typically implemented as a half-bπdge inverter using a pair of switches, e g , MosFets During steady state operation, for example, it is desired that these switches operate in what is known in the art as "zero voltage switching," which is a term that refers to operating the switches in an inductive mode In an inductive mode, the current flowing in the resonant inductor (choke) lags the voltage across the inverter (I e, resulting in an inductive load) On the other hand, when the current flowing through resonant inductor leads in phase the voltage across the inverter, the inverter is said to be operating in a capacitive mode When operating in a capacitive mode, the switching losses are significant and severe damage can occur to the switches as is understood by those skilled in the art Referring now to Fig 1 a block diagram illustrates an embodiment of a conventional single stage feedback inverter topology of an electronic ballast utilizing tπac dimming A tπac switch 12 is connected to an alternating current source 10 (e g , standard AC line voltage of 120 volt and a frequency of 60 hz) which provides input power for operating the ballast The tπac switch 12 provides phase angle dimming of the electronic ballast by cutting off a portion of the phase of the AC input line voltage (depending on its setting, the tπac will fire at a frequency equal to twice the input AC voltage frequency) An electromagnetic interference (EMI) filter 14 filters high frequency signals and rf noise (e g , harmonics) generated by the ballast, thereby preventing the conduction of such noise to the AC input source 10. An AC rectifier circuit 16 rectifies the input AC power to provide rectified DC power. The rectified DC power is coupled via a DC coupler 18 to a DC energy storage device 20. The DC energy storage device 20 maintains an DC voltage which is relatively higher than the peak of the rectified voltage output by the rectifier 16. An inverter 22 converts the high voltage DC voltage stored in the DC storage device 20 to a high frequency voltage having a frequency which typically vanes between about 20 and 75Khz. The inverter 22 typically compπses two transistors forming a high frequency half-bπdge inverter having an inverter output node A DC blocking device 24 couples the high frequency output of the inverter 22 to a resonant circuit 26. As is understood by those skilled in the art, the resonant circuit 26, which typically includes at least one resonant inductor, resonant capacitor and feedback capacitor, is arranged to resonate at a frequency somewhat lower than the normal range of the high frequency voltage. The DC blocking device 24 is provided to prevent a DC bias component (e.g., the average of the high frequency square voltage waveform generated by inverter 22) from being applied to the resonant circuit 26 and saturating, e.g., the resonant choke A load 28 (e.g. a fluorescent lamp) is magnetically coupled to the resonant circuit 26 via an output transformer (not shown). The DC blocking device 24 also prevents the DC component from being applied to the load 28 (which reduces the life of the lamps) A feedback loop connects the resonant circuit 26 to a feedback node in the DC coupling device 18 Duπng a portion of every high frequency cycle, current is drawn from the rectifier 16 In addition, duπng another portion of the high frequency cycle, charging current flows to the DC storage device 20 Duπng the entire cycle of the input AC voltage, the DC voltage present over the DC storage device 20 is greater than the peak voltage of the rectified AC voltage from the rectifier 16. Typically, at least one parameter (voltage or current) is sensed in the resonant circuit for providing suitable frequency modulation of the inverter 22 via a dπver controller device 30 This sensed parameter may be used, for example, ensuπng that the switches operate in zero voltage switching mode (inductive mode) so as to minimize switching losses As is understood by those skilled in the art, the inverter is typically implemented with a pair of Mosfets in a half-bπdge inverter configuration. These Mosfet switches each have a parasitic capacitance c ds and parasitic resistance r S between the drain and source When a switch is turned off, after having high voltage applied across its dram and source terminals, the parasitic capacitance is charged up to the voltage across the drain/source junction. When the switch is subsequently activated, the voltage across the parasitic capacitance C s may be discharged through the parasitic resistance r dS of the drain/source junction. When the inverter is operating at the steady state frequency of about 45 - 50 Khz, this current discharge may cause substantial losses unless the parasitic capacitor C ds is discharged through the body diode (from the substrate to the drain) prior to the switch turning on. Accordingly, prior to turning on the switch, current should be applied to the switch in the direction opposite the direction of the flow of current which occurs upon activating the switch. In the electronic ballast shown in Fig. 1, when the triac fires, the resulting input ballast voltage and current causes an imbalance on the steady state voltages on the DC blocking device 24 (which is typically a capacitor). This voltage imbalance prevents the parasitic capacitances of the inverter switches from being discharged through the body diode prior to being activated, and results in the parasitic capacitances being discharged via the parasitic resistance r ds through the drain/source junction when the switch is activated. This is illustrated with reference to Fig. 3. In Fig. 3, waveform A represents the input ballast current that is generated when the triac fires, and waveform B represents the drain current of a Mosfet switch which is generated for a plurality of cycles of the high frequency waveform. The negative current spikes of the B waveform indicate "zero voltage switching" in which the negative current flowing through the body diode of the switch results in a discharge of the parasitic capacitance. As shown in Fig. 3, one problem associated with the conventional triac dimmable ballast circuit discussed above is that, when the triac fires, the negative discharging of the switch drain current (waveform B) is lost for several cycles of the high frequency signal. Consequently, for these cycles, switching losses could be extremely dangerous to the switches at such high voltages since the charge of the parasitic capacitance is discharged through the drain/source junction via the parasitic resistance r dS when the switch is activated. Referring to Fig. 4a, a diagram illustrates a comparison between the inverter switching voltage and resonant inductor current waveforms in response to a step change of voltage provided by a triac in the conventional ballast circuit. As is shown, when a step change voltage is applied to the input, the resonant inductor current is shifted above the zero reference line, indicating a DC bias applied in the resonant current. This reason for this is related to the charging process of the DC blocking device 24 (capacitor). After the step up voltage is applied to the input (i.e, the triac fires), the DC blocking capacitor is charged by the input current through the feedback path, which creates a DC bias in the resonant inductor current, thereby causing the inverter to operate in a capacitive mode and preventing the discharge of the parasitic capacitance through the body diode of the switch. The present invention is directed to a single stage feedback power factor inverter configuration for use in a triac dimmable electronic ballast which prevents a DC bias from being applied to the resonant circuit current via a feedback path connecting the resonant circuit with the feedback node of the single stage power factor inverter. In aspect of the present invention, a dimmable electronic ballast, comprises: an input means for connecting to the output of a triac dimmer for phase angle dimming; a rectifier for full wave rectifying the AC power output from the triac to provide DC power; a DC coupling circuit having a feedback node associated therewith; a DC energy storage device, operatively connected to the full-wave rectifier via the DC coupling circuit, for storing DC power; a half-bridge inverter circuit connected to the DC energy storage device for converting the stored DC power to high frequency power at an inverter frequency; a first DC blocking device; a resonance circuit, operatively connected to the half-bridge inverter via the first DC blocking device, for coupling the high frequency power to a load; feedback connection means connecting the resonant circuit to the feedback node of the DC coupling circuit, for providing high frequency power to the energy storage device; and a second DC blocking device, operatively connected to the feedback connection means, for preventing DC signals from being applied to the resonant circuit through the feedback connection means. These and other aspects, features and advantages of the present invention will become apparent from the following detailed description of preferred embodiments, which is to be read in connection with the accompanying drawings. In the drawings, Fig. 1 is a block diagram of a single stage feedback power factor inverter in a triac dimmable electronic ballast in accordance with the prior art together with a tπac dimmer; Fig. 2a is a block diagram of a single stage feedback power factor inverter in a triac dimmable electronic ballast in accordance with one embodiment of the present invention together with a triac dimmer; Fig. 2b is a circuit diagram of an embodiment of a single stage feedback power factor inverter of Fig. 2a implemented in a triac dimmable electronic ballast in accordance with the present invention together with a triac dimmer; Fig. 3 is a diagram comparing input ballast current with drain current of a switch of an inverter in a triac dimmable single stage feedback inverter in accordance with the prior art; Fig. 4a is a illustrative diagram comparing inverter switching voltage and resonant inductor current waveforms in response to a step change of voltage provided by a triac in the conventional ballast circuit; and Fig. 4b is an illustrative diagram comparing inverter switching voltage and resonant inductor current waveforms that are generated in response to. a step change of voltage provided by a triac in the ballast circuit having an additional DC blocking capacitor in accordance with the present invention. Referring now to Fig. 2a, a single stage feedback power factor inverter implemented in a triac dimmable electronic ballast in accordance with one embodiment of the present invention is shown. In accordance with the present invention, a second DC blocking device 32 is placed in the feedback path between the feedback node of the DC coupler/high frequency rectifier device 18 and the resonant circuit 26. The second DC blocking device 32 acts to separate the input signals generated by the activation of the triac 12 from the current flowing through the resonant circuit 26. The second DC blocking device 32 eliminates the unbalances to the steady state voltages on the first DC blocking device 24 by isolating the resonant circuit between the first and second DC blocking devices 24 and 32, respectively. Referring now to Fig. 2b, a circuit diagram illustrates an embodiment of a single stage feedback inverter in a triac dimmable electronic ballast in accordance with the present invention. The electronic ballast includes an alternating current source 10 which provides input power for operating the ballast. A triac switch 12 provides phase angle dimming as discussed above. The electromagnetic interference (EMI) filter 14 includes chokes LI and L2 and capacitors Cl, C2 and C3. The AC rectifier comprises diodes Dl, D2, D3 and D4. The DC coupler and high frequency rectifier includes diodes D5 and D6, respectively, which are connected via feedback node NL The DC energy storage device is capacitor C5. The inverter is a half-bridge inverter formed by Mosfets Ml and M2 having an inverter output node N2. The first DC blocking device is capacitor C6. The resonant circuit includes a resonant inductor L3, starting capacitor C7 and feedback capacitor C4. The feedback loop connects the resonant circuit to feedback node NL The operation of the above descπbed single stage feedback inverter circuit is well known in the art. A detailed discussion of its operation can be found, for example, in U.S. Patent No. 5,404,082 to Hernandez et al. entitled "High Frequency Inverter With Power-Line-Controlled Frequency Modulation" and U.S Patent No. 5,410,221 to Mattas et al. entitled "Lamp Ballast With Frequency Modulated Lamp Frequency," the disclosures of which are incorporated herein by reference As illustrated, in accordance with the present invention, the second DC blocking capacitor C8 is connected between the feedback node Nl and the resonant choke L3 Advantageously, the resonant choke L3 is isolated (via blocking capacitor C8 and blocking capacitor C6) from DC transient signals which occur upon activation of the tπac 12 duπng steady state operation of the ballast Preferably, a winding T2 is magnetically coupled to the resonant inductor L3 for sensing at least a portion of the current flowing through the resonant inductor L3 This sensed resonant inductor current may be provided to a dπver/controller 40 for, inter aha, ensuπng that the switches operate in zero voltage switching mode (inductive mode) so as to minimize switching losses In addition, the dπver/controller 40 may sense certain parameters of the load circuit 28 to provide power regulation The dπver/controller 40 may be implemented using the methods and hardware disclosed in U S Patent No 5,742,134 to Wacyk et al entitled "Inverter Dπving Scheme", the disclosure of which is incorporated herein by reference Although the illustrative embodiments have been descπbed herein with reference to the accompanying drawings, it is to be understood that the present invention is not limited to those precise embodiments, and that vaπous other changes and modifications may be affected therein by one skilled in the art without departing from the scope or spiπt of the invention All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims

Claims: CLAIMS: 1. A dimmable electronic ballast, comprising: an input means for connecting to the output of a triac dimmer comprising a triac switch (12) for phase angle dimming the input AC power; a rectifier (16, Dl, D2, D3, D4) for full wave rectifying the AC power output from the triac to provide DC power; a DC coupling circuit (18, D5, D6, C4) having a feedback node (Nl) associated therewith; a DC energy storage device (20, C5), operatively connected to the full-wave rectifier via the DC coupling circuit, for storing DC power; an inverter circuit (22, Ml, M2) connected to the DC energy storage device for converting the stored DC power to high frequency power at an inverter frequency; a first DC blocking device (24, C6); a resonance circuit (26, L3, C7), operatively connected to the half-bridge inverter via the first DC blocking device; for coupling the high frequency power to a load (28); feedback connection means connecting the resonant circuit to the feedback node of the DC coupling circuit, for providing high frequency power to the energy storage device; and a second DC blocking device (32, C8), operatively connected to the feedback connection means, for preventing DC signals from being applied to the resonant circuit through the feedback connection means. 2. The dimmable electronic ballast of claim 1, wherein the first DC blocking device is a capacitor (C6). 3. The dimmable electronic ballast of claim 1, wherein the second DC blocking device is a capacitor (C8). 4. The dimmable electronic ballast of claim 1, wherein the DC storage device is a capacitor (C5). 5. The dimmable electronic ballast of claim 1, wherein the resonant circuit includes a resonant inductor (L3) and resonant capacitor (C7) connected to the feedback connection means and a feedback capacitor (C4) connected between the feedback node and ground. 6. The dimmable electronic ballast of claim 1, wherein the resonant inductor (L3) is connected between the first DC blocking device (C6) and the second DC blocking device (C8). 7. The dimmable electronic ballast of claim 1, wherein the inverter is a half-bridge inverter (22, Ml, M2).

Inventors: JANCZAK JERZY, JANCZAK, JERZY
Applicants: KONINKL PHILIPS ELECTRONICS NV, KONINKLIJKE PHILIPS ELECTRONICS N.V.
Application year: 1999
Main classification: H05B41
IPC codes: H02M7, H05B41