Microdevice and structural components of the same

Abstract: A device having a substrate and a pattern structure formed on the substrate in accordance with plural processes including a multiple exposure process having (i) a step for photoprinting a fine stripe pattern on the substrate and (ii) a step for photoprinting a predetermined mask pattern on the substrate, such that the fine stripe pattern and the mask pattern are printed superposedly, wherein, in the pattern structure, a particular structural portion of the device is disposed in a portion where the fine stripe pattern and the mask pattern are printed superposedly.

Description: FIELD OF THE INVENTION AND RELATED ART This invention relates generally to a device or microdevice, and to disposition of structural components of the same. More particularly, the invention is concerned with a device and disposition of structural components of the same which is to be produced through a multiple exposure process wherein different types of patterns are printed superposedly by a first exposure process as can be represented by a standard or ordinary exposure process such as projection exposure process, and a second exposure process of higher resolution than the first exposure process, whereby a pattern (hereinafter, "desired pattern to be produced") having a smallest linewidth corresponding to the second exposure process can be produced. The present invention can be applied suitably to various devices such as, for example, a semiconductor chip (IC or LSI, for example), a display device (liquid crystal panel, for example), a detecting device (magnetic head, for example) and an image pickup device (CCD, for example). Currently, many projection exposure apparatuses for manufacture of devices such as ICs, LSIs or liquid crystal panels, for example, based on photolithography, use a light source of an excimer laser. However, simply using such excimer laser as a light source in a projection exposure apparatus does not assure formation of a fine pattern having a linewidth of 0.15 µm or less. In order to improve the resolution, it is necessary to enlarge the numerical aperture (NA) of a projection optical system or to shorten the wavelength of exposure light. Practically, however, it is not very easy to enlarge the NA or shorten the exposure wavelength. This is because: since the depth of focus of a projection optical system is inversely proportional to the square of the NA while it is proportional to the wavelength λ, enlargement of the NA of the projection optical system causes a decrease of the depth of focus, thus making more difficult to accomplish the focusing and thus slowing down the productivity. Further, most glass materials have an extraordinarily low transmission factor with respect to a deep ultraviolet region. Even for a fused silica (quartz) which is used with a wavelength λ = 248 nm (KrF excimer laser), the transmission factor reduces almost to zero when used with a wavelength λ = 193 nm or less. Currently, no glass material has been developed that can be practically used in a region of exposure wavelength λ = 150 nm or less, corresponding to a fine pattern of 0.15 µm linewidth or less to be produced in accordance with a standard or ordinary exposure process. Japanese Patent Application, Application No. 304232/1997 corresponding to JP-A-11-143 085, (hereinafter, "the earlier Japanese patent application"), filed by the assignee of the subject application, proposes a dual exposure process which is based on a combination of dual-beam interference exposure and standard exposure, wherein a multiple-value exposure amount distribution is applied to a substrate, to be exposed, to assure high resolution exposure. In an embodiment disclosed in the earlier Japanese patent application, the dual-beam interference exposure process is performed by use of a phase shift mask having a line-and-space (L&S) pattern of 0.1 µm linewidth, and a fine-line pattern is printed through coherent illumination. Thereafter, an ordinary exposure process (for example, an exposure process based on partially coherent illumination) is performed while using a mask which is formed with a pattern having portions of different transmission factors and having a shape corresponding to an actual device pattern of smallest linewidth of 0.1 µm. In accordance with the method disclosed in the earlier Japanese patent application, a pattern of smallest linewidth of 0.10 µm may be formed through the ordinary exposure process and by using a projection exposure apparatus having a projection optical system which has an image side NA of 0.6. Another method for the fine pattern printing is a probe exposure method wherein a pattern is drawn and printed on a photosensitive member by using a probe. The probe may be based on AFM using an interatomic force, STM using a tunnel current, an electron beam, a laser beam or proximity light, for example. However, performing the probe exposure over the whole exposure area has a disadvantage of low throughput. In consideration of it, those portions of a desired pattern to be produced that can be produced through an ordinary exposure process may be photoprinted by using a light quantity larger than an exposure threshold of a photosensitive substrate. On the other hand, those portions of insufficient resolution may be photoprinted by superposed printing which is based on an ordinary exposure and a probe exposure, with the respective light quantities each being lower than the exposure threshold of the photosensitive material but both, when combined, being higher than the exposure threshold. As a result, a multiple-value exposure amount distribution similar to that described above is applied (Japanese Patent Application, Application No. 137476/1998 corresponding to JP-A-11-317351). SUMMARY OF THE INVENTION In the multiple exposure process described above (hereinafter, "IDEAL exposure process"), when a Levenson mask is used, a fine line pattern is formed only in a region where Levenson mask data is present. Thus, the disposition of the pattern is restricted by the pitch of Levenson mask (i.e., the linewidth and the spacing). It is an object of the present invention to provide optimum disposition of structural components of a device when the device is to be manufactured on the basis of the "IDEAL exposure process". Specifically, it is an object of the present invention to provide an optimum solution for disposition of structural components of a device, such as a contact, a semiconductor region and a gate of the device, for example, to attain largest improvements in integration density or device performance, during the semiconductor manufacturing processes where a number of exposure processes are repeated. These and other objects, features and advantages of the present invention will become more apparent upon a consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS Figures 1A, 1B, 1C, 1D and 1E are schematic views, respectively, for explaining a "grid IDEAL exposure process" according to an embodiment of the present invention. Figures 2A, 2B, 2C and 2D are schematic views, respectively, for explaining a "linear IDEAL exposure process" according to another embodiment of the present invention. Figure 3 is a schematic view for explaining an example of optimum disposition of structural components of a semiconductor device, to be produced in accordance with the process of Figures 1A - 1E or Figures 2A - 2D. Figure 4 is an enlarged and sectional view taken along a line A - A' in Figure 3. Figure 5 is a schematic view of a semiconductor device according to an embodiment of the present invention, wherein the disposition is not optimized. Figures 6A, 6B and 6C are enlarged and sectional views, respectively, taken along lines B - B', C - C' and D - D' in Figure 5, respectively. Figure 7 is a schematic view of a semiconductor device with optimum disposition, formed on a SOI substrate. Figures 8A, 8B, 8C and 8D are enlarged and sectional views, respectively, taken along a line E - E' in Figure 7. Figure 9 is a schematic view for explaining an example of optimum disposition of structural components of a semiconductor device wherein, in addition to the structure of Figure 1, there are wiring regions upon contact regions. Figure 10 is an enlarged and sectional view taken along a line F - F' in Figure 9. Figure 11 is a schematic view for explaining a special example of contact regions. Figure 12 is a flow chart for explaining the sequence of microdevice manufacture. Figure 13 is a flow chart for explaining the sequence of a wafer process in Figure 12, in detail. DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will now be described with reference to the accompanying drawings. [First Embodiment] Figure 3 illustrates the structure of a device according to an embodiment of the present invention. Denoted in the drawing at 301 are semiconductor active regions, and denoted at 302 are polysilicon gate regions. Denoted at 303 is a device separation region, and denoted at 304 are contact regions. Figures 1A - 1E illustrate the principle of triple exposure method, for making the contact region 304 of the Figure 3 device into a square shape with each side of a length L (e.g., L = 0.1 µm). Initially, a Levenson pattern (Figure 1A) comprising a stripe pattern having a linewidth and a spacing both being equal to L, is printed by using an exposure apparatus, based on the dual-beam interference exposure method, and in accordance with an exposure amount 1. Subsequently, a pattern corresponding to a similar Levenson pattern but being rotated by 90 deg. is printed similarly in accordance with an exposure amount 1 again. As a result, a substrate to be exposed is exposed like the state shown in Figure 1B. Denoted in Figure 1B at 305 are those regions (hereinafter, "Levenson double exposure regions") having been exposed twice through the Levenson pattern. Denoted at 306 are those regions (hereinafter, "Levenson single exposure regions") having been exposed once through the Levenson pattern. Denoted at 307 are those regions (hereinafter, "Levenson unexposed regions") not having been exposed during the Levenson pattern exposure. Figure 1C illustrates exposure amounts at different portions along the section of a line G - G' in Figure 1B. Each Levenson single exposure region 306 has been exposed with an exposure amount 1, while each Levenson double exposure region 305 has been exposed with an exposure amount 2. The exposure amount 2 has been set to a level lower than the exposure threshold E TH of a photoresist applied to the substrate to be exposed. After printing two orthogonal Levenson patterns upon the substrate in the manner described above, a rough mask pattern 101 such as shown in Figure 1D is printed by using an ordinary, e.g., projection exposure apparatus having an exposure wavelength λ = 248 nm (KrF excimer laser) and a projection optical system having an image side NA of 0.6, for example, in accordance with an exposure amount 1. The rough mask pattern 101 consists of a square pattern which has its center registered with the center of desired one of the Levenson double exposure regions 105 and which has four sides of a length 2L, as can be defined by expanding the four sides of the Levenson double exposure region 105 in four directions by 0.5L, respectively. Figure 1E illustrates exposure amounts at different portions along the section of a line G - G', after the rough mask pattern 101 is photoprinted. Only those portions having been exposed superposedly by the Levenson double exposures and the rough mask pattern 101 exposure, have been exposed with an exposure amount 3. Here, the exposure amounts of respective patterns may be so determined that the exposure threshold E TH of the photoresist is at a level between the exposure amount 2 and the exposure amount 3. Thus, a square pattern with each side of a length L can be produced. Hereinafter, this exposure method will be referred to as a "grid IDEAL exposure process". Here, the exposure amounts 1, 2 and 3 are referred to only for convenience in explanation, and they have no specific physical significance. Figures 2A - 2D are schematic views for explaining the principle of a dual exposure method, for forming a pattern, such as the polysilicon gate region 302 of the Figure 3 device, having a smallest linewidth L and a smallest spacing L in one direction and a smallest linewidth and a smallest spacing in a direction orthogonal to the one direction, both being larger than L. Figure 2A illustrates a Levenson pattern having a linewidth and a spacing, both being equal to L. Figure 2B shows a rough mask pattern, and Figure 2D shows a pattern which is going to be formed (hereinafter, "desired pattern to be produced"). The rough mask pattern comprises a first pattern region 201 having a transmission factor 1, and a second pattern region 202 having a transmission factor 2. The smallest linewidth and smallest spacing of these regions are all set to be equal to 2L. The Levenson pattern and the rough mask pattern are photoprinted superposedly on a substrate as shown in Figure 2C, in accordance with the dual-beam interference exposure method and the ordinary exposure method as described hereinbefore. Here, the exposure threshold E TH of the photoresist on which these patterns are printed as well as the patterns and the exposure amounts in the pattern regions are set in an appropriate relation with each other, like the "grid IDEAL exposure process" described hereinbefore. As a result, as shown in Figure 2D, a pattern such as a polysilicon gate region 302 in Figure 3, for example, as having a smallest linewidth and a smallest spacing, both being L, in one direction, can be produced. Hereinafter, the process described above will be referred to as a "linear IDEAL exposure process". Similarly, the transmission factors 1 and 2 are referred to only for convenience in explanation, and they have no specific physical significance. Figure 3 illustrates an example of optimum disposition of structural components of a semiconductor device, to be produced in accordance with the "grid IDEAL exposure process" described above. Denoted in the drawing at 301 are semiconductor active regions, and denoted at 302 are polysilicon gate regions. Denoted at 303 is a device separation region, and denoted at 304 are contact regions. Denoted at 305 are Levenson double exposure regions which can be defined through the "grid IDEAL exposure process, and denoted at 306 are Levenson single exposure regions. Denoted at 307 are Levenson unexposed regions. The polysilicon gate region 302 is formed as a part of the polysilicon region 309. Namely, the portion of the polysilicon region 309 which is to be overlapped by the semiconductor active region 301 provides the polysilicon gate region 302, and the remaining portion provides a polysilicon wiring region 308. The contact region 304 is formed as a fine pattern, by superposedly printing the rough mask pattern at a desired location in the Levenson double exposure region 305. Here, the size of the contact is about 1L when the pattern spacing or width of the Levenson mask (or about a half of the pattern pitch thereof) is taken as a reference unit L. Also, the polysilicon pattern region 309 is formed as a fine gate pattern in accordance with the "linear IDEAL exposure process" described above, by using at least the portion 302 of the semiconductor active region 301. The smallest width of the gate region 302 is about 1L. The wiring region 308 is formed by using the rough mask pattern. The smallest width of the rough pattern in that portion is about 2L. While using semiconductor active regions 301 which are on the opposite sides of this polysilicon gate region 302 as a drain and a source, an MOS transistor can be produced. The electrodes for the gate, the drain and the source can be formed through contact regions 304 defined on the corresponding semiconductor active regions 301 and polysilicon wiring regions 308. Figure 4 is a sectional view taken along a line A - A' in Figure 3, wherein like numerals as those of Figure 3 are assigned to corresponding elements. Denoted at 401 is a source/drain region of a transistor, and denoted at 402 is a semiconductor substrate. In accordance with this embodiment, when the pattern spacing or the pattern width of the Levenson mask (or about a half of the pattern pitch 2L thereof) is taken as a reference unit L, the spacing S of the contact region 304 satisfies the following relation: S ≧ (2n-1)L where n is an integer not less than 2. Generally, when contact regions 304 are to be formed, if they are defined with deviation from underlying polysilicon wiring regions 308 or semiconductor active regions 301 due to an alignment error or a pattern size conversion difference, there may occur electric short circuit with the underlying element which may cause disorder of contact resistance or short circuit between electric sources. For this reason, the underlying polysilicon wiring region 308 and the semiconductor active region 301 have to be made larger than the size of the contact. Figure 5 and Figures 6A - 6C illustrate an example of disposition of structural components of a semiconductor device in an example where the concept of conventional "IDEAL exposure process" is directly applied to the "grid IDEAL exposure process". While the smallest spacing in the disposition of contacts according to the "IDEAL exposure process" is 1L, when this is directly applied to the "grid IDEAL exposure process" and if the contact region 304 and the polysilicone wiring region 308 are formed with deviation from the semiconductor active region 301, a portion of the polysilicon wiring region 308 having been provided for the contact forming will overlap with the active region 301, as illustrated in the plan view of Figure 5 or in the B - B' sectional view of Figure 6A. In that occasion, a portion of the wiring region 308 will operate as a gate electrode of an MOS transistor, whereby a channel will be formed at an unnecessary portion. Depending on the amount of overlapping, the current-to-voltage characteristic of the transistor may disadvantageously vary. In consideration of the above, the spacing between the contact region 304 on the polysilicon region 308 and the contact region 304 on the semiconductor active region 301 should desirably be 3L or more. Also, as illustrated in the plan view of Figure 5 and the C - C' sectional view of Figure 6B, if the spacing between contact regions 304 defined on the semiconductor active region is not greater than 3L, the width of the device separation region 303 will be insufficient such that there may occur leakage of electric current between juxtaposed devices. In accordance with this embodiment of the present invention, for the best performance of a transistor, a smallest reference unit 1L is used as the gate length. In the case of Figure 6B, while the width of the device separation region 303 is made equal to the minimum 1L, the structure has to be designed so that no electric current flows between opposed semiconductor active regions 301 regardless of the potential of the device separation region 303. To this end, the thickness of the device separation region 303 has to be made sufficiently large and, additionally, the impurity density under the device separation region of the semiconductor substrate 402 has to be made sufficiently large. However, practically it is very difficult to enlarge the thickness while holding the width minimum, or to keep the dense region within the smallest width. Therefore, the device separation region should desirably have a size of 2L or more, from the viewpoint of total balance. In that case, the spacing between juxtaposed contact regions 304, formed on the semiconductor active region, should desirably have a length 5L or more. As regards the spacing between juxtaposed contacts to be defined on the polysilicon wiring region 308, since the wiring region 308 is made larger than the contact region 304 for the reason described hereinbefore, if the spacing of contacts is made equal to 1L as shown in the D - D' section of Figure 6C, the spacing between juxtaposed polysilicon wiring regions 308 can not substantially be held such that there occurs electric short circuit. In consideration of it, the spacing between juxtaposed contacts on the polysilicon region 302 should desirably be made equal to 3L or more. As described above, when the spacing S satisfies the relation S ≧ (2n-1)L (n = 2, 3, ....), the characteristic of the device is most stabilized and the integration density can be made highest. Also, in the above case, if the size of the contact is made equal to the smallest size 1L, the size of the polysilicon wiring region below the contact may desirably be made equal to 2L and, additionally, it may desirably be disposed with deviation by about 0.5L from the pitch of the smallest reference unit L. Then, while the rule of the rough pattern can be satisfied, a registration margin of 0.5L for the smallest size can be assured, taking into account the deviation with respect to the contact. In the embodiment described above, the wiring region 308 has been explained while taking polysilicon as an example. However, the invention is not limited to this. For example, a silicide film, a multilayered film of a silicide film and a polysilicone film, or a metal film may be used, with a result of similar advantages. [Second Embodiment] As regards a procedure for forming a transistor on an SOI (Silicon On Insulator) substrate, because of its various advantages such as a small possibility of leakage between devices or smallness of parasitic capacity of the transistor, making a high speed circuit, many applications of the same have been proposed. This embodiment is directed to an example of optimum disposition of a semiconductor device which is to be formed on an SOI substrate in accordance with the "grid IDEAL exposure process" and the "linear IDEAL exposure process". Figure 7 is a plan view of the device, and Figures 8A and 8B are sectional views taken along a line E - E'. In this embodiment, the spacing between juxtaposed semiconductor active regions 301 (i.e., the device separation region 303), which is equal to 3L in the first embodiment described above, is made equal to 2L. Here, denoted at 801 is an insulating layer region which is provided on a semiconductor substrate 402. A transistor will be formed inside the semiconductor active region 301 provided on this insulating layer region 801. A substrate with a structure that a semiconductor active region 301 is provided on an insulating layer region 801, is generally called an SOI substrate. Figures 8C and 8D are sectional views, for comparison, of examples wherein a device separation region 303 is formed on an ordinary substrate (without an insulating layer region 801) under the same condition as the case of Figure 8A or 8B. The feature of this embodiment will now be described in detail, in conjunction with Figures 8A - 8D. Figure 8C shows a case wherein the smallest spacing (3L) of juxtaposed contacts 304 as well as the smallest spacing (2L) of juxtaposed semiconductor active regions 301 are made smaller than those (5L and 3L) of the first embodiment. As described hereinbefore with reference to Figure 6B, if the contact region 304 is defined with deviation with respect to the semiconductor active region 304 such as shown in Figure 8D, in the etching process for the contact formation the etching action will advance even to the insulating layer region 303 for the device separation region. If this occurs, an electric short circuit is produced between the contact region 304 and the underlying semiconductor substrate 402, causing disorder of contact resistance or short circuit between electric sources. The above-described disposition is therefore undesirable. However, where a transistor is provided on an SOI substrate such as shown in Figure 8A, even if the etching action reaches the insulating layer 303 of the device separation region, because of the presence of a thick insulating layer region 801 underlying it, any defect of contact does not occur. Further, since juxtaposed semiconductor active regions 301 are completely separated from each other by means of the insulators 303 and 801, there is no necessity of taking into account the density condition or the like, below the device separation region 303 of the semiconductor substrate 402, as has been described with reference to the first embodiment. Therefore, the width for device separation can be made smaller. For the reasons described above, in the cases of a transistor which is provided on an SOI substrate, the device separation width should desirably be made equal to 2L or more, and the spacing between juxtaposed contacts on the semiconductor active region should desirably be made equal to 3L or more. While this embodiment has been described with reference to an example wherein an insulating layer region 801 is formed over the whole surface of a semiconductor substrate 402, the invention is not limited to this example. Similar advantages are attainable with a substrate having an insulating layer region 801 provided only in a portion below a semiconductor active region 301. [Third Embodiment] This embodiment is directed to an example of optimum disposition in a case where, in addition to the first embodiment described hereinbefore, a wiring region is defined on a contact region 304. Figure 9 is a plan view of the disposition, and Figure 10 is a sectional view taken along a line F - F' in Figure 9. Denoted at 901 are wiring regions formed on contact regions 304. As regards the wiring layer for the wiring region 901, materials such as aluminum, a mixture of aluminum and silicon, or copper, may be used mainly. However, other than these materials, metal materials such as cobalt, titanium, tungsten, tantalum, or molybdenum may be used. Generally, if a wiring region formed on a contact is misaligned with respect to the contact due to an alignment error or a pattern size conversion difference in the semiconductor process, the wire metal may not cover the whole contact which may cause a decrease of effective contact size and thus an increase of contact resistance. Alternatively, a void may be produced in the contact, causing degradation of reliability. For these reasons, the wiring region to be formed on the contact should desirably be made larger than the size of the contact. Here, if the size of the contact 304 is equal to the smallest size 1L, the size of the wiring region 901 on the contact may desirably be made equal to a width 2L and, additionally, the design positions of the wiring region and the contact may desirably be disposed with deviation by about 0.5L from the pitch of the smallest reference unit L. Then, while the rule of the rough pattern can be satisfied, a registration margin of 0.5L for the smallest size can be assured, taking into account the deviation with respect to the contact. Also, the spacing between juxtaposed wiring regions 901 should desirably be made equal to 2L or more, for prevention of short circuit between wires. In the embodiment described above, a fine line pattern may be formed by dual-beam interference exposure of a Levenson pattern. However, in place of it, a fine line pattern may be formed in accordance with the probe drawing process using AFT, STM, electron beam, laser beam or proximity field light. In that occasion, the probe drawing may be done only to that portion of the Levenson pattern where the resist exposure threshold is not reached only by exposure of a rough mask pattern, while using the light quantity corresponding to the Levenson pattern exposure amount in that portion. Thus, the time for drawing can be reduced largely. Namely, in the case of Figure 1B, for example, a desired Levenson double exposure region 105 in Figure 1B may be exposed with an exposure amount 2. Also, in the case of Figure 2C, only the portions 203 of the Levenson pattern which are to be superposed with the pattern region 201 of the rough mask pattern (Figure 2C) having a transmission factor 1 and on which a desired pattern is to be produced, may be drawn with a light quantity corresponding to the transmission factor 1. As regards the fine line pattern, not only a periodic pattern such as a Levenson pattern but also a non-periodic pattern where fine line patterns are not arrayed at a regular pitch, may be used. In the embodiments described above, the positional relation of the contact region 304 among different regions 301, 302 and 308 has been referred to. In the semiconductor process, there may be cases where, as shown in Figure 11, plural contact regions 304 are defined in one and the same region. In the example of Figure 11, there are two contact regions 304 formed in a single wiring region 308 with a spacing 1L, and also there are six contact regions 304 in a single semiconductor active region 301, partially with a spacing 1L. As regards contact regions 304 to be formed on different regions, as in the embodiments described hereinbefore, when the reference unit is L, preferably the contact regions 304 may be disposed with a spacing S which satisfies a relation S ≧ (2n-1)L where n is an integer not less than 2. If, on the other hand, plural contact regions 304 are to be formed on one and the same region, the contact regions 304 may desirably be disposed with a spacing corresponding to the minimum unit 1L. This is because of the advantages that the resistance of the contact portion, comprising plural contact regions 304, is made lower and that, even if one contact region 304 does not open due to any failure in process, another contact region or regions 304 assure electric transmission, which leads to an increase of the yield. Since in this case each of the plural contact regions 304 are expected to have the same function, there is no necessity of separating these contact regions with each other, with a spacing more than (2n-1)L. They may be disposed with a spacing of minimum unit 1L or more. [Fourth Embodiment] Next, an embodiment of a semiconductor device manufacturing method which is based on the exposure method described above, will be explained. Figure 12 is a flow chart of procedure for manufacture of microdevices such as semiconductor chips (e.g. ICs or LSIs), liquid crystal panels, CCDs, thin film magnetic heads or micro-machines, for example. Step 1 is a design process for designing a circuit of a semiconductor device. Step 2 is a process for making a mask on the basis of the circuit pattern design. Step 3 is a process for preparing a wafer by using a material such as silicon. Step 4 is a wafer process (called a pre-process) wherein, by using the so prepared mask and wafer, circuits are practically formed on the wafer through lithography. Step 5 subsequent to this is an assembling step (called a post-process) wherein the wafer having been processed by step 4 is formed into semiconductor chips. This step includes an assembling (dicing and bonding) process and a packaging (chip sealing) process. Step 6 is an inspection step wherein operation check, durability check and so on for the semiconductor devices provided by step 5, are carried out. With these processes, semiconductor devices are completed and they are shipped (step 7). Figure 13 is a flow chart showing details of the wafer process. Step 11 is an oxidation process for oxidizing the surface of a wafer. Step 12 is a CVD process for forming an insulating film on the wafer surface. Step 13 is an electrode forming process for forming electrodes upon the wafer by vapor deposition. Step 14 is an ion implanting process for implanting ions to the wafer. Step 15 is a resist process for applying a resist (photosensitive material) to the wafer. Step 16 is an exposure process for printing, by exposure, the circuit pattern of the mask on the wafer through the exposure apparatus described above. Step 17 is a developing process for developing the exposed wafer. Step 18 is an etching process for removing portions other than the developed resist image. Step 19 is a resist separation process for separating the resist material remaining on the wafer after being subjected to the etching process. By repeating these processes, circuit patterns are superposedly formed on the wafer. With these processes, high density microdevices can be manufactured, with a lower cost. In accordance with the embodiments of the present invention as has been described above, a device having a stable characteristic and a high integration density can be manufactured.

Claims: A device manufacturing method, comprising: a first exposure step of irradiating a substrate with a stripe light pattern (305,306,307) by an exposure amount less than an exposure threshold of a photoresist on the substrate; and a second exposure step of irradiating the substrate with a separate light pattern (101, 201, 202) different from the stripe light pattern, a portion of said separate light pattern resulting in an exposure amount less than the exposure threshold; wherein the first and second exposure steps are carried out without a development process intervening therebetween so that the stripe light pattern and the separate light pattern are superposed one upon another on the substrate; wherein the irradiated substrate has a first region exposed by the first exposure, a second region exposed only by said portion of said separate light pattern of the second exposure, and a third region (203) being defined in a portion where the first and second regions are superposed one upon another and having a combined exposure amount greater than the exposure threshold; and wherein plural contact regions are formed in the third region of the substrate, and the contact regions have a spacing of substantially equal to (2n-1)L wherein n is an integer not less than 2 and L is equal to half the period of the stripe light pattern. A device manufacturing method, comprising: a first exposure step of irradiating a substrate with a stripe light pattern (305, 306, 307), by an exposure amount less than an exposure threshold of a photoresist on the substrate; and a second exposure step of irradiating the substrate with a separate light pattern different from the stripe light pattern, a portion of said separate light pattern resulting in an exposure amount less than the exposure threshold; wherein the first and second exposure steps are carried out without a development process intervening therebetween so that the stripe light pattern and the separate light pattern are superposed one upon another on the substrate; wherein the irradiated substrate has a first region exposed by the first exposure, a second region exposed only by said portion of said separate light pattern of the second exposure, and a third region being defined in a portion where the first and second regions are superposed one upon another and having a combined exposure amount greater than the exposure threshold, wherein there are one or more semiconductor active regions (301) formed on the substrate, and there are plural gate regions (302) formed on the semiconductor active region (301) but outside the third region on the substrate; and wherein the gate regions (302) have a spacing equal to an integral multiple of the period of the stripe light pattern. A method according to claim 1 or claim 2, wherein the stripe light pattern has fine lines of a linewidth and a spacing which are substantially equal to each other.

Inventors: KOCHI TETSUNOBU, KOCHI, TETSUNOBU
Applicants: CANON KK, CANON KABUSHIKI KAISHA
Application year: 1999
Main classification: G03F7
IPC codes: G03F1, G03F7, H01L21, H01L29