High frequency switching device

Abstract: A first FET is connected between first and third nodes, a second FET is connected between second and fourth nodes, a third FET is connected between third and fifth nodes and a fourth FET is connected between fourth and fifth nodes. A fifth FET is connected between first and sixth nodes and a sixth FET is connected between second and sixth nodes. The gates of the first, fourth and sixth FETs are connected to a first control terminal and the gates of the second, third and fifth FETs are connected to a second control terminal. A power-supply terminal is connected to the fifth and sixth nodes. The first and second nodes are connected to a common terminal through first and second capacitors, respectively. The fifth and sixth FETs form a pull-up switching circuit. The pull-up switching circuit pulls up the source of an FET in an OFF state to the power-supply voltage and isolates the source of an FET in an ON state from the power-supply voltage.

Description: BACKGROUND OF THE INVENTION Field of the Invention The present invention relates to a switch circuit device formed of a plurality of field-effect transistors (FETs). Description of the Background Art For example, GaAs-system switch circuit devices capable of high-speed switching operation are used in transmitter/receiver devices for microwave communication systems. Fig.9 is a circuit diagram showing an example of a conventional switch circuit device using MESFETs (Metal-Semiconductor Field-Effect Transistors, referred to simply as FETs hereinafter). The switch circuit device shown in Fig.9 includes an FET 100 connected between a node N1 connected to a terminal A and a node N3 connected to a terminal B, and an FET 200 connected between a node N2 connected to the terminal A and a node N4 connected to a terminal C. It also includes an FET 300 connected between the node N3 and ground potential and an FET 400 connected between the node N4 and ground potential. The FETs 100 and 400 have their respective gates connected to a control terminal D through respective resistances and the FETs 200 and 300 have their respective gates connected to a control terminal E through respective resistances. Control voltages V1 and V2 complementary to each other are applied to the control terminals D and E, respectively. The terminal A is supplied with a high-frequency signal RX0, the terminal B is supplied with a high-frequency signal RX1, and the terminal C is supplied with a high-frequency signal RX2. Fig.10 is a diagram showing an example of drain current (Id) versus source-drain voltage (Vds) characteristics of an FET. For example, when the gate voltage Vgs is 0V, the drain current Id is about 0.15 [A/mm]. When the gate voltage Vgs is deeper than -1.0 V, the drain current Id is approximately zero. Accordingly, for example, the FET turns on when the gate voltage Vgs is 0 V, and it turns off when the gate voltage Vgs is -3.0 V. In the switch circuit device shown in Fig.9, for example, when the control voltage V1 is -3.0 V and the control voltage V2 is 0 V, the FETs 200 and 300 turn on and the FETs 100 and 400 turn off. This allows signal transmission between the terminals A and C. These voltages in operation and the states of the FETs are shown in the parentheses. On the other hand, when the control voltage V1 is 0 V and the control voltage V2 is -3.0 V, the FETs 100 and 400 turn on and the FETs 200 and 300 turn off. This allows signal transmission between the terminals A and B. In a conventional switch circuit device using FETs, the transmission path is switched by utilizing the linear region with the gate voltage Vgs of 0V (ON state) in the drain current (Id) versus source-drain voltage (Vds) characteristics and the state with application of the gate voltage Vgs at or below the pinch-off voltage (OFF state). However, as shown in Fig.11, a gate voltage Vgs exceeding zero can be applied to the FET until a forward current flows to the gate (in Fig.11, Vgs=0.5 V). If this state can be utilized as the ON state, it is possible to pass larger current than in the case of Vgs=0 and to reduce the inclination of the linear region (ON resistance Ron), so as to realize high power-handling capability and low insertion loss. The conventional switch circuit device shown in Fig.9 requires a negative power-supply circuit because it needs application of negative control voltage to turn on and off the FETs 100, 200, 300, and 400. This hinders size reduction of the switch circuit device. When the switch circuit device is operated by using positive control voltage, it is necessary to pull up FETs in the switch circuit device with a positive voltage. Methods for pulling up an FET with positive voltage include a method in which an FET is pulled up by using a power-supply voltage and a method in which an FET is pulled up without using a power-supply voltage. Fig.12 is a circuit diagram showing a switch circuit device in which FETs are pulled up by using power-supply voltage. The switch circuit device shown in Fig.12 includes an FET 1 connected between the nodes N1 and N3, an FET 2 connected between the nodes N2 and N4, an FET 3 connected between the nodes N3 and N5, and an FET 4 connected between the nodes N4 and N5. The FETs 1 and 4 have their respective gates connected to a control terminal D through respective resistances and the FETs 2 and 3 have their respective gates connected to a control terminal E through respective resistances. The FETs 1 to 4 have the characteristics shown in Fig.11. The terminal A and the node N5 are connected to a power-supply terminal F through resistances. A power-supply voltage Vdd of +3.0 V is applied to the power-supply terminal F. For example, when the control voltage V1 is 0 V and the control voltage V2 is +3.0 V, the FETs 2 and 3 turn on and the FETs 1 and 4 turn off. At this time, the nodes N1, N2 and N5 are pulled up to +3.0 V directly from the power-supply terminal F, the node N3 is pulled up to +3.0 V through the FET 3, and the node N4 is pulled up to +3.0 V through the FET 2. These voltages in operation and the states of the FETs are shown in the parentheses. In this case, however, the gate voltage Vgs at the transistors 2 and 3 in the ON state is 0 V, therefore the gate voltage Vgs cannot be applied positively. Accordingly, a large current cannot be passed through the FETs. That is to say, the FETs 1 to 4 cannot exhibit their capability of allowing application of positive gate voltage Vgs. Fig.13 is a circuit diagram showing a switch circuit device in which FETs are pulled up without using power-supply voltage. In the switch circuit device shown in Fig.13, too, the FET 1 is connected between the nodes N1 and N3, the FET 2 is connected between the nodes N2 and N4, the FET 3 is connected between the nodes N3 and N5, and the FET 4 is connected between the nodes N4 and N5. The FETs 1 and 4 have their respective gates connected to the control terminal D through respective resistances and the FETs 2 and 3 have their respective gates connected to the control terminal E through respective resistances. These FETs 1 to 4 have the characteristics shown in Fig.11. For example, when the control voltage V1 is 0 V and the control voltage V2 is +3.0 V, the FETs 2 and 3 turn on and the FETs 1 and 4 turn off. At this time, the forward current transiently flowing to the FETs 2 and 3 due to the +3.0 V control voltage V2 charges external capacitances C0, C1, C2 and a capacitance 13. Hence, the voltages at the nodes N1, N2, N3, N4 and N5 become lower by the built-in voltage of the FETs down to +2.5 V. These voltages in operation and the states of the FETs are shown in the parentheses. In this case, a gate voltage Vgs at +0.5 V is applied to the FETs 2 and 3 in the ON state, and a large drain current can be passed. That is to say, the switch circuit device shown in Fig.13 can effectively utilize the capability of the FETs 1 to 4 of allowing application of a large positive gate voltage Vgs. As a result, the switch circuit device shown in Fig.13 can provide lower insertion loss than the switch circuit device shown in Fig.12. However, the switch circuit device shown in Fig.13 raises the following problem. The gate voltage Vgs applied to the FETs 1 and 4 in the OFF state is -2.5V. If the pinch-off voltage Vp of the FETs 1 to 4 is -1.0 V, the difference between the gate voltage Vgs at the OFF-state FETs 1 and 4 and the pinch-off voltage is 1.5 V. The difference between the gate voltage Vgs at an FET in an OFF state and the pinch-off voltage Vp determines the withstand voltage characteristic. In the switch circuit device shown in Fig.12, the gate voltage Vgs at the FETs 1, 4 in the OFF state is -3.0 V. In this case, the difference between the gate voltage Vgs at the OFF-state FETs 1, 4 and the pinch-off voltage Vp is 2 V. This way, in the switch circuit device shown in Fig.13, FETs in the OFF state present an inferior withstand voltage characteristic to those in the switch circuit device shown in Fig.12. Hence, it is prone to signal leakage and presents an input/output power characteristic with deteriorated linearity. Fig.14 is a circuit diagram showing another example of a conventional switch circuit device. In the switch circuit device shown in Fig.14, five FETs 11 to 15 are connected in series between the terminals A and B and five FETs 21 to 25 are connected in series between the terminals A and C. The FETs 11 to 15 have their respective gates connected to the control terminal D through respective resistances and the FETs 21 to 25 have their respective gates connected to the control terminal E through respective resistances. Mutually complementary control voltages V1 and V2 are applied to the control terminals D and E. In the switch circuit device shown in Fig.14, if the control voltage V1 is +3.0 V and the control voltage V2 is 0 V, the FETs 11 to 15 turn on and the FETs 21 to 25 turn off. This allows signal transmission between the terminals A and B. In this case, the voltage between the terminals A and C is distributed among the five FETs 21 to 25. Then, when signal is transmitted between the terminals A and B, signal leakage is less liable to occur between the terminals A and C. Further, it is possible to reduce the size of each FET to improve the yield. However, actually, in the FETs 21 to 25 in the OFF state, the voltage applied between the gate and source of the FET 21 placed on one end and the voltage applied between the gate and drain of the FET 25 placed on the other end are larger than the value in the case of equal distribution. Then, when large power signal is transmitted between the terminals A and B signal leakage is apt to occur between the terminals A and C. US Patent 5061911 described a switching device for switching RF input signals from a common terminal between two output terminals. The device contained a first transistor between the common terminal and the first output terminal and a second transistor between the common terminal and the second output terminal. The device contained a switching circuit which applied a ground connection to a first node between the common terminal and the first transistor when the first transistor was in an OFF state and isolated the second transistor in the ON state from a ground connection. SUMMARY OF THE INVENTION A preferred object of the present invention is to provide a switch circuit device that allows passage of a large current in an ON state and that prevents signal leakage in an OFF state. Another preferred object of the present invention is to provide a switch circuit device enabling size reduction and price reduction, and presenting an improved input/output power characteristic. According to the present invention there is a provided switch circuit device that complementarily switches a path between a common terminal and a first terminal and a path between said common terminal and a second terminal to an ON state and an OFF state, comprising: one or a plurality of first field-effect transistors connected in one stage or in a plurality of stages between a first node connected to said common terminal and said first terminal, and each having a gate electrode receiving a first control voltage, one electrode on the side of said first node and the other electrode on the side of said first terminal; one or a plurality of second field-effect transistors connected in one stage or in a plurality of stages between a second node connected to said common terminal and said second terminal, and each having a gate electrode receiving a second control voltage complementary to said first control voltage, one electrode on the side of said second note and the other electrode on the side of said second terminal; and a switching circuit for applying to that one of said first and second nodes which is connected to that one of the first and second field-effect transistors which is in an off state due to the control voltage applied thereto a given pull up voltage for maintaining said one of said first and isolating from said pull-up voltage the other of said first and second nodes that is connected to the other of said first and second field-effect transistors which is in an on state; wherein: a first capacitor is interposed between said common terminal and said first node, a second capacitor is interposed between said common terminal and said second node, and the pull-up voltage is such as to have a prescribed potential difference with respect to the control voltage applied to said field effect transistor in said off state. In the switch circuit device according to the present invention a pull-up voltage is applied to one of the first and second nodes that is connected to the field-effect transistor that is in an OFF state. Then the one electrode, on the common terminal side, of each OFF-state field-effect transistor is pulled-up to the pull-up voltage and the gate voltage of each OFF-state field-effect transistor is pulled-up to the pull-up voltage and the gate voltage at each OFF-state field-effect transistor is lowered. This makes the withstand voltage characteristic of each OFF-state field-effect transistor higher, which prevents leakage of signals. This allows reduction in the number of stages of the first and second field-effect transistors, improving yield of the switch circuit devices and enabling size reduction and price reduction. As compared with a conventional switch circuit device having the same number of stages of field-effect transistors, the input/output power characteristic is improved. On the other hand, one of the first and second nodes that is connected to the field-effect transistor in the drain current (Id) versus source-drain voltage (Vds) characteristics in an ON state is isolated from the pull-up voltage. Then the one electrode, on the common terminal side, of each ON-state field-effect transistor is isolated from the pull-up voltage, and the voltage becomes lower than the voltage at the gate electrode by the built-in voltage. This lowers resistance of each ON-state field-effect transistor, thus providing lower insertion loss. Since it is possible to pass large current to each ON-state field-effect transistor, the gate width can be reduced. This improves the yield of the switch circuit devices and enables size reduction and price reduction. The switching circuit may include at least one third field-effect transistor connected between the first node and a first common node receiving the pull-up voltage and having a gate electrode receiving the second control voltage, and at least one fourth field-effect transistor connected between the second node and the first common node and having a gate electrode receiving the first control voltage. In this case, when each first field-effect transistor turns off and each second field-effect transistor turns on, the third field-effect transistor turns on and the fourth field-effect transistor turns off. Then the first common node receiving the pull-up voltage is connected to the first node and is cut off from the second node. On the other hand, when each first field-effect transistor turns on and each second field-effect transistor turns off, the third field-effect transistor turns off and the fourth field-effect transistor turns on. Then the first common node receiving the pull-up voltage is connected to the second node and is cut off from the first node. Thus, one electrode on the common terminal side of each first or second field-effect transistor in the OFF state is pulled up to the pull-up voltage and one electrode on the common terminal side of each field-effect transistor in the ON state is not pulled up to the pull-up voltage. The switching circuit includes a first capacitor interposed between the common terminal and the first node, and a second capacitor interposed between the common terminal and the second node. This prevents current from flowing to the common terminal side due to the pull-up voltage. The switch circuit device may further include one or a plurality of fifth field-effect transistors connected in one stage or in a plurality of stages between the first terminal and a ground potential and each having a gate electrode receiving the second control voltage, one electrode on the side of the ground potential and the other electrode on the side of the first terminal, and one or a plurality of sixth field-effect transistors connected in one stage or in a plurality of stages between the second terminal and the ground potential and each having a gate electrode receiving the first control voltage, one electrode on the side of the ground potential and the other electrode on the side of the second terminal. In this case, when each first field-effect transistor turns off and each second field-effect transistor turns on, each fifth field-effect transistor turns on and each sixth field-effect transistor turns off. Then the other electrode of each first field-effect transistor is connected to the ground potential. When each first field-effect transistor turns on and each second field-effect transistor turns off, each fifth field-effect transistor turns off and each sixth field-effect transistor turns on. Then the other electrode of each second field-effect transistor is connected to the ground potential. Thus, the other electrode of each first or second field-effect transistor in the OFF state is connected to the ground potential, which sufficiently prevents signal leakage and improves isolation. The one or plurality of fifth field-effect transistors may be connected between the first terminal and a second common node, and the one or plurality of sixth field-effect transistors may be connected between the second terminal and the second common node, and the second common node may be connected to the ground potential in an AC manner and may receive the pull-up voltage. The switch circuit device may further include a third capacitor connected between the second common node and the ground potential. In this case, the current originated from the pull-up voltage is prevented from flowing to the ground potential side. The first and second control voltages complementarily change to the ground potential and a positive potential and the pull-up voltage is kept at a positive potential. Then the switch circuit device can operate with a positive power-supply circuit, without the need for a negative power-supply circuit. This allows size reduction of the switch circuit device. The positive potential of the first and second control voltages may be approximately equal to the positive potential of the pull-up voltage. Then it is possible to produce the first and second control voltages and the pull-up voltage with a common power-supply voltage. The one or plurality of first field-effect transistors may include a plurality of first field-effect transistors, and the one or plurality of second field-effect transistors may include a plurality of second field-effect transistors, and the switch circuit device may further include a plurality of first resistances each connected between the one electrode and the other electrode of a corresponding one of the plurality of first field-effect transistors, and a plurality of second resistances each connected between the one electrode and the other electrode of a corresponding one of the plurality of second field-effect transistors. In this case, one electrode and the other electrode of each first or second field-effect transistor in the OFF state are at equal potential. Hence the voltage applied between the common terminal and the first or second terminal is equally distributed among the plurality of field-effect transistors in the OFF state. This improves the withstand voltage characteristic of the field-effect transistors in the OFF state, allowing reduction in the number of stages of the first and second field-effect transistors. This improves the yield of the switch circuit devices and enables size reduction and price reduction. As compared with a conventional switch circuit device having the same number of stages of field-effect transistors, the input/output power characteristic is improved. The one or plurality of fifth field-effect transistors may include a plurality of fifth field-effect transistors, and the one or plurality of sixth field-effect transistors may include a plurality of sixth field-effect transistors, and the switch circuit device may further include a plurality of third resistances each connected between the one electrode and the other electrode of a corresponding one of the plurality of fifth field-effect transistors, and a plurality of fourth resistances each connected between the one electrode and the other electrode of a corresponding one of the plurality of sixth field-effect transistors. In this case, one electrode and the other electrode of each fifth or sixth field-effect transistor in the OFF state are at equal potential. Hence the voltage applied between the first or second terminal and the ground potential is equally distributed among the plurality of field-effect transistors in the OFF state. This improves the withstand voltage characteristic of the field-effect transistors in the OFF state, allowing reduction in the number of stages of the fifth and sixth field-effect transistors. This improves the yield of the switch circuit devices and enables size reduction and price reduction. As compared with a conventional switch circuit device having the same number of stages of field-effect transistors, the input/output power characteristic is improved. The one or plurality of first field-effect transistors and the one or plurality of second field-effect transistors may be metal semiconductor field-effect transistors. The one or plurality of third field-effect transistors and the one or plurality of fourth field-effect transistors may be metal semiconductor field-effect transistors. Further, the one or plurality of fifth field-effect transistors and the one or plurality of sixth field effect transistors may be metal semiconductor field-effect transistors. These and other preferred objects, features, aspect and advantages of the present invention will become more apparent from the following detailed description of the preferred embodiments when take in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF DRAWINGS Fig.1 is a circuit diagram of a switch circuit device in a first embodiment of the present invention. Fig.2 is a diagram showing results of simulation for frequency dependence of insertion loss in the switch circuit device in Fig.1 and the switch circuit device in Fig.12. Fig.3 is a diagram showing results of simulation for frequency dependence of isolation in the switch circuit device in Fig.1 and the switch circuit device in Fig.12. Fig.4. is a diagram showing results of simulation for input/output power characteristic in the switch circuit device in Fig.1 and the switch circuit device in Fig.13 Fig.5 is a circuit diagram showing a switch circuit device in a second embodiment of the present invention. Fig.6 is a circuit diagram showing a switch circuit device in a third embodiment of the present invention. Fig.7 is a circuit diagram showing a switch circuit device. Fig.8 is a diagram showing results of simulation for input/output power characteristic in the switch circuit device in Fig.7 and the conventional switch circuit device in Fig.14. Fig.9 is a circuit diagram showing an example of a conventional switch circuit device. Fig.10 is a diagram showing an example of drain current versus source-drain voltage characteristics of an FET. Fig.11 is a diagram showing another example of drain current versus source-drain voltage characteristics of an FET. Fig.12 is a circuit diagram showing a switch circuit device that pulls up FETs by using power-supply voltage. Fig.13 is a circuit diagram showing a switch circuit device that pulls up FETs without using power-supply voltage. Fig.14 is a circuit diagram showing another example of a conventional switch circuit device. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig.1 is a circuit diagram showing a switch circuit device in a first embodiment of the present invention. The switch circuit device shown in Fig.1 has terminals A, B, C, control terminals D, E, and a power-supply terminal F. The terminals A, B, and C are supplied with high-frequency signals RX0, RX1, and RX2, respectively. The control terminals D and E are supplied with mutually complementary control voltages V1 and V2, respectively. In this embodiment, the control voltages V1 and V2 are +3.0 V or 0 V. The power-supply terminal F is supplied with a power-supply voltage Vdd. In this embodiment, the power-supply voltage Vdd is +3.0 V. External capacitances C0, C1, and C2 are connected to the terminals A, B, and C, respectively. An FET 1 is connected between nodes N1 and N3, an FET 2 is connected between nodes N2 and N4, an FET 3 is connected between nodes N3 and N5, and an FET 4 is connected between nodes N4 and N5. The FETs 1 and 4 have their respective gates connected to the control terminal D through respective resistances and the FETs 2 and 3 have their respective gates connected to the control terminal E through respective resistances. These FETs 1 to 4 have the drain current (Id) versus source-drain voltage (Vds) characteristics shown in Fig.11. The nodes N3 and N4 are connected to the terminals B and C, respectively. The node N5 is grounded through a capacitance C13. The switch circuit device of this embodiment has a pull-up switching circuit 7. The pull-up switching circuit 7 includes FETs 5 and 6 and capacitors C11 and C12. The capacitor C11 is connected between the terminal A and the node N1, and the capacitor C12 is connected between the terminal A and the node N2. The FET 5 has its source and its drain respectively connected to the node N1 and the node N6 through resistances, and the FET 6 has its source and its drain respectively connected to the node N2 and the node N6 through resistances. The FET 5 has its gate connected to the control terminal E through a resistance and the FET 6 has its gate connected to the control terminal D through a resistance. The power-supply terminal F is connected to the node N6, and also to the node N5 through a resistance. For example, when the control voltage V1 is 0 V and the control voltage V2 is +3.0 V, the FETs 2 and 3 turn on and the FETs 1 and 4 turn off. At the same time, the FET 5 turns on and the FET 6 turns off. Then the node N1 is pulled up to +3.0 V from the power-supply terminal F through the node N6 and the FET 5 and the node N3 is pulled up to +3.0 V from the power-supply terminal F through the node N5 and the FET 3. The nodes N2 and N4 are charged with a forward current transiently flowing through the FET 2 due to the control voltage V2. The voltages at the nodes N2 and N4 is +2.5 V, which corresponds to the +3.0 V control voltage V2 lowered by the built-in voltage of the FET 2. These voltages in operation and the states of the FETs are shown in the parentheses. In this case, the gate voltage Vgs at the FETs 2 and 3 in the ON state is +0.5 V, allowing passage of a large drain current. The gate voltage Vgs at the FETs 1 and 4 in the OFF state is -3.0 V. Accordingly, if the pinch-off voltage Vp of the FETs is -1.0 V, the difference between the gate voltage Vgs at the OFF-state FETs 1 and 4 and the pinch-off voltage Vp is 2.0 V, thus providing a high withstand voltage characteristic. As a result, no signal leakage is caused between the terminals A and B even if large power signal is transferred between the terminals A and C. At this time, the node N3 is grounded, which improves the isolation. On the other hand, when the control voltage V1 is +3.0 V and the control voltage V2 is 0 V, the FETs 1 and 4 turn on and the FETs 2 and 3 turn off. At the same time, the FET 5 turns off and the FET 6 turns on. In this case, the gate voltage Vgs at the FETs 1 and 4 in the ON state is +0.5 V and the gate voltage Vgs at the FETs 2 and 3 in the OFF state is -3.0 V. As a result, even if large power is transferred between the terminals A and B, no signal leakage occurs between the terminals A and C. At this time, the node N4 is grounded, which improves the isolation. Fig.2 shows results of simulation for frequency dependence of insertion loss in the switch circuit device shown in Fig.1 and in the conventional switch circuit device shown in Fig.12. In Fig.2, the solid line L1 shows the insertion loss in the switch circuit device shown in Fig.1 and the broken line L2 shows the insertion loss in the switch circuit device shown in Fig.12. As shown in Fig.2, in the switch circuit device shown in Fig.1, the insertion loss is lower in a large frequency region than in the switch circuit device shown in Fig.12. Fig.3 shows results of simulation for frequency dependence of isolation in the switch circuit device shown in Fig.1 and the switch circuit device shown in Fig.12. In Fig.3, the solid line L3 shows the isolation in the switch circuit device in Fig.1 and the broken line L4 shows the isolation in the switch circuit device in Fig.12. As shown in Fig.3, in the switch circuit device shown in Fig.1, the isolation is high in the frequency region of 1 GHz or higher. The switch circuit device in Fig.1 and the switch circuit device shown in Fig.12 presented almost the same input/output power characteristics. Fig.4 shows results of simulation for input/output power characteristic of the switch circuit device shown in Fig.1 and the conventional switch circuit device shown in Fig.13. In Fig.4, the solid line L5 shows the input/output power characteristic of the switch circuit device in Fig.1 and the broken line L6 shows the input/output power characteristic of the switch circuit device in Fig.13. As shown in Fig.4, in the switch circuit device of this embodiment shown in Fig.1, the linearity is maintained even at input powers exceeding 22 dBm. The switch circuit device in Fig.1 and the switch circuit device in Fig.13 presented almost the same insertion loss and isolation. From the results shown above, in a comparison between the switch circuit device of the embodiment shown in Fig.1 and the conventional switch circuit device in Fig.12, the switch circuit device in Fig.1 has superior insertion loss and isolation and the two switch circuit devices have almost the same input/output power characteristics. In a comparison between the switch circuit device in Fig.1 and the conventional switch circuit device shown in Fig.13, the switch circuit device in Fig.1 has a superior input/output power characteristic and the two switch circuit devices have almost the same insertion loss and isolation. Thus, the switch circuit device of this embodiment provides high insertion loss and isolation and an improved input/output power characteristic. Fig.5 is a circuit diagram showing a switch circuit device in a second embodiment of the present invention. In the switch circuit device shown in Fig.5, three FETs 11, 12, 13 are connected in series between the nodes N1 and N3, and three FETs 21, 22, 23 are connected in series between the nodes N2 and N4. Three FETs 31, 32, 33 are connected in series between the nodes N3 and N5 and three FETs 41, 42, 43 are connected in series between the nodes N4 and N5. The gates of the FETs 11, 12, 13, and 41, 42, 43 are connected to the control terminal D through respective resistances, and the gates of the FETs 21, 22, 23, and 31, 32, 33 are connected to the control germinal E through respective resistances. These FETs 11 to 13, 21 to 23, 31 to 33, 41 to 43 have the drain current (Id) versus source-drain voltage (Vds) characteristics shown in Fig.11. Resistances R11, R12, R13 are connected between the sources and drains of the FETs 11, 12, 13, respectively, and resistances R21, R22, R23 are connected between the sources and drains of the FETs 21, 22, 23, respectively. Resistances R31, R32, R33 are connected between the sources and drains of the FETs 31, 32, 33, and resistances R41, R42, R43 are connected between the sources and drains of the FETs 41, 42, 43, respectively. The remaining part of the switch circuit device in Fig.5 is constructed in the same way as the switch circuit device in Fig.1. As well as the switch circuit device of the first embodiment, the switch circuit device of this embodiment provides high insertion loss and isolation and an improved input/output power characteristic. Especially, since the switch circuit device of this embodiment uses the FETs 11 to 13, 21 to 23, 31 to 33, 41 to 43 connected in multiple stages, the voltage applied between the terminals A and B or the terminals A and C is distributed among FETs in an OFF state. Furthermore, since the resistances are connected between the sources and drains of the respective FETs, voltages applied between the gates and sources and the gates and drains of FETs in the OFF state are all equal. This further improves the withstand voltage characteristic of the FETs and also further improves the input/output power characteristic. Fig.6 is a circuit diagram showing a switch circuit device in a third embodiment of the present invention. The switch circuit device in Fig.6 is different from that shown in Fig.5 in that it does not have the FETs 31 to 33, 41 to 43, and the resistances R31 to R33, R41 to R43. The switch circuit device shown in Fig.6 is inferior to the switch circuit device in Fig.5 in the respect of isolation. However, it uses a reduced number of FETs, which allows size reduction of the switch circuit device. Fig. 7 is a circuit diagram showing a switch circuit device. In the switch circuit device shown in Fig.7, five FETs 11 to 15 are connected in series between the terminals A and B and five FETs 21 to 25 are connected in series between the terminals A and C. The gates of the FETs 11 to 15 are connected to the control terminal D through respective resistances and the gates of the FETs 21 to 25 are connected to the control terminal E through respective resistances. Resistances R11 to R15 are connected between the sources and drains of the respective FETs 11 to 15 and resistances R21 to R25 are connected between the sources and drains of the respective FETs 21 to 25. The terminals A, B and C are supplied with high-frequency signals RX0, RX1, and RX2, respectively. The control terminals D and E are supplied with mutually complementary control voltages V1 and V2. In this circuit, the control voltages V1 and V2 are +3.0 V or 0 V. Since the switch circuit device of this circuit includes the FETs connected in multiple stages, the voltage applied between the terminals A and B or the terminals A and C is distributed among OFF-state FETs. Furthermore, since each FET has a resistance connected between its source and drain, the voltages applied between the gates and sources and the gates and drains of OFF-state FETs are all equal. This improves the withstand voltage characteristic of the FETs and also improves the input/output power characteristic. Fig.8 shows results of simulation for the input/output power characteristic in the switch circuit device shown in Fig.7 and the conventional switch circuit device shown in Fig.14. In Fig.8, the solid line L7 shows the input/output power characteristic in the switch circuit device in Fig.7 and the broken line L8 shows the input/output power characteristic in the switch circuit device in Fig.14. As shown in Fig.8, the switch circuit device in Fig.7 provides a superior input/output power characteristic as compared with the switch circuit device in Fig.14.

Claims: A switch circuit device that complementarily switches a path between a common terminal (A) and a first terminal (B) and a path between said common terminal (A) and a second terminal (C) to an ON state and an OFF state, comprising: one or a plurality of first field-effect transistors (1) connected in one stage or in a plurality of stages between a first node (N1) connected to said common terminal (A) and said first terminal (B), and each having a gate electrode receiving a first control voltage (V1), one electrode on the side of said first node and the other electrode on the side of said first terminal; one or a plurality of second field-effect transistors (2) connected in one stage or in a plurality of stages between a second node (N2) connected to said common terminal (A) and said second terminal (C), and each having a gate electrode receiving a second control voltage (V2) complementary to said first control voltage, one electrode on the side of said second note and the other electrode on the side of said second terminal; and a switching circuit (7) for applying to that one of said first and second nodes which is connected to that one of the first and second field-effect transistors which is in an off state due to the control voltage applied thereto a given pull up voltage for maintaining said one of said first and second field effect transistors in said off state, and for isolating from said pull-up voltage the other of said first and second nodes that is connected to the other of said first and second field-effect transistors which is in an on state; characterised in that : a first capacitor (C11) is interposed between said common terminal (A) and said first node (N1), a second capacitor (C12) is interposed between said common terminal (A) and said second node (N2), and the pull-up voltage is such as to have a prescribed potential difference with respect to the control voltage applied to said field effect transistor in said off state. A switch circuit device according to claim 1, wherein said switching circuit comprises, at least one third field-effect transistor (5) connected between said first node (N1) and a first common node (N6) receiving said pull-up voltage and having a gate electrode receiving said second control voltage, and at least one fourth field-effect transistor (6) connected between said second node (N2) and said first common node (N6) and having a gate electrode receiving said first control voltage. A switch circuit device according to claim 1, further comprising one or a plurality of fifth field effect transistors (3) connected in one stage or in a plurality of stages between said first terminal (B) and a ground potential and each having a gate electrode receiving said second control voltage, one electrode on the side of the ground potential and the other electrode on the side of said first terminal (B), and one or a plurality of sixth field-effect transistors (4) connected in one stage or in a plurality of stages between said second terminal (C) and the ground potential and each having a gate electrode receiving said first control voltage, one electrode on the side of the ground potential and the other electrode on the side of said second terminal (C). The switch circuit device according to claim 3, wherein said one or plurality of fifth field-effect transistors (3) are connected between said first terminal and a second common node (N5), and said one or plurality of sixth field-effect transistors (4) are connected between said second terminal and said second common node (N5). The switch circuit device according to claim 4, further comprising a third capacitor (C13) connected between said second common node (N5) and the ground potential. The switch circuit device according to claim 1, wherein said first and second control voltages complementarily change between the ground potential and a positive potential and said pull-up voltage is a positive potential. The switch circuit device according to claim 6, wherein said positive potential of said first and second control voltages is approximately equal to said positive potential of said pull-up voltage. The switch circuit device according to claim 1, wherein said one or plurality of first field-effect transistors comprise a plurality of first field-effect transistors (11, 12, 13), and said one or plurality of second field-effect transistors comprise a plurality of second field-effect transistors (21, 22, 23), and wherein said switch circuit device further comprises a plurality of first resistances (R11, R12, R13) each connected between said one electrode and said other electrode of a corresponding one of said plurality of first field-effect transistors (11, 12, 13), and a plurality of second resistances (R21, R22, R23) each connected between said one electrode and said other electrode of a corresponding one of said plurality of second field-effect transistors (21, 22, 23). The switch circuit device according to claim 4, wherein said one or plurality of fifth field-effect transistors comprise a plurality of fifth field-effect transistors, and said one or plurality of sixth field-effect transistors comprise a plurality of sixth field-effect transistors, and wherein said switch circuit device further comprises a plurality of third resistances and each connected between said one electrode and said other electrode of a corresponding one of said plurality of fifth field-effect transistors, and a plurality of fourth resistances each connected between said one electrode and said other electrode of a corresponding one of said plurality of sixth field-effect transistors. The switch circuit device according to claim 1, wherein said one or plurality of first field-effect transistors (1) and said one or plurality of second field-effect transistors (2) are metal semiconductor field-effect transistors. The switch circuit device according to claim 2, wherein said one or plurality of first field-effect transistors (1), said one or plurality of second field-effect transistors (2), said one or plurality of third field-effect transistors (5), and said one of plurality of fourth field-effect transistors (6) are metal semiconductor field-effect transistors. The switch circuit device according to claim 3, wherein said one or plurality of first field-effect transistors (1), said one or plurality of second field-effect transistors (2), said one or plurality of fifth field-effect transistors (3), and said one or plurality of sixth field-effect transistors (4) are metal semiconductor field-effect transistors.

Inventors: HONDA KEIICHI, UDA HISANORI, HONDA, KEIICHI, UDA, HISANORI
Applicants: SANYO ELECTRIC CO, SANYO ELECTRIC CO., LTD.
Application year: 1998
Main classification: H03K17
IPC codes: H03K17