SYSTEM FOR DIGITAL MEASUREMENT OF BREAKDOWN VOLTAGE OF HIGH-VOLTAGE SAMPLES

Abstract: A breakdown voltage measurement system is provided which employs a digital peak detection circuit (22) for peak voltage measurement. The breakdown voltage measurement system employs a voltage memory device for storing successive peak values obtained from the digital peak detection circuit (22). The breakdown voltage measurement system is programmable to commence searching of stored peak values following breakdown of a sample electrical device being tested (12) to determine a voltage measurement immediately before the breakdown occurred.

Description: Patent Application for SYSTEM FOR DIGITAL MEASUREMENT OF BREAKDOWN VOLTAGE OF HIGH-VOLTAGE SAMPLES Cross Reference to Related Applications Related subject matter is disclosed and claimed in co-pending U.S. Patent Application of Dr. Timothy James Fawcett et al, filed on June 10, 1998, and entitled "System For Measuring Partial Discharge Using Digital Peak Detection" (attorney's file 36153); and in co-pending U.S. Patent Application of Dr. Timothy James Fawcett et al, filed on June 10, 1998, and entitled "System For Concurrent Digital Measurement Of Peak Voltage And RMS Voltage In High Voltage System" (attorney's file 36154); both of said applications being expressly incorporated herein by reference. Field of Invention The invention relates to a system for measuring breakdown voltage. Background of the Invention In a breakdown voltage measurement system, the height of pulses in a signal is considered. Amplification is generally performed before the pulses are measured. For example, a band-limited amplifier is typically used to increase the magnitude of the pulses. Pulse height is then measured using an analog peak detection system. With reference to Fig. 1, an analog peak detector 2 uses a comparator 4 to charge a capacitor 6 through a diode 8. As long as the voltage on the capacitor 6 is less than the voltage of the pulse, the capacitor 6 is charged by the comparator 4. Once the voltage on the capacitor 6 exceeds that of the pulse, charging is stopped. The output voltage of the analog peak detector 2 at this point is equal to the highest voltage that has occurred on the input 3. When a data acquisition system is used to detect and measure individual pulses, the detector 2 must be reset by discharging the capacitor 6 after a pulse has been measured in order to be ready for the next pulse. It is difficult to configure an analog peak detector of this type to be accurate. The analog peak detector relies on a non-linear feedback loop, which is dependent very heavily on the characteristics of the peak detection system. The delay around the peak detection system, particularly through the comparator 4 and an output buffer, causes the voltage of the output of the analog peak detector to lag fractionally with respect to the input, resulting in an overshoot on the output. The magnitude of this overshoot is typically non-linear with voltage, thereby limiting the accuracy of the system. It is also necessary with an analog peak detector to compromise on the capacitor 6 used for peak detection. The voltage on the capacitor 6 tends to "droop" once the comparator 4 has stopped charging the capacitor because of leakage currents in the system. This introduces an uncertainty in the measurement, since the voltage decreases by some amount before the magnitude is measured. This effect can be limited by using a larger capacitance. A larger capacitance, however, requires more current for charging, resulting in a lower rate of change of voltage and limiting the maximum frequency that can be used for the amplifier. Thus, loop delays in the analog peak detection system are increased. A further complication is introduced when a reset is required on the analog peak detector. Charge injection from a reset switch can result in offsets on the output of the analog peak detector 2, which further limits the accuracy of the partial discharge measurement system. Accordingly, a need exists for a voltage measurement system which allows for more accurate peak detection. In addition, a need exists for a breakdown voltage measurement system which overcomes inaccuracies due to the generate of inaccurate and invalid voltage readings following a breakdown in a sample being tested. After a sample being tested breaks down, a voltage reading is indeterminate and invalid for a finite delay period extending from the time of the breakdown until the removal of the high voltage from the sample. Summary of the Invention In accordance with an aspect of the present invention, a breakdown voltage measurement system is provided which comprises a computer and a digital peak detection circuit configured to perform digital peak measurement on signals. In accordance with another aspect of the present invention, the digital peak detection circuit generates interrupt inputs to the computer. The computer is programmed in accordance with an interrupt handler routine to read peak voltage on each cycle of a high voltage waveform. The computer stores a plurality of successive voltage readings in a buffer and a current set point for the output voltage. When the sample being tested breaks down, the computer searched backwards through the buffer to locate a stored voltage reading representing the last voltage reading that occurred before the sample broke down. Brief Description of the Drawings These and other features and advantages of the present invention will be more readily comprehended from the following detailed description when read in connection with the appended drawings, which form a part of this original disclosure, and wherein: Fig. 1 is a schematic diagram of an analog peak detector; Fig. 2 is a block diagram of a conventional partial discharge measurement system; Fig. 3 illustrates waveforms generated by the partial discharge measurement system depicted in Fig. 2; Fig. 4 illustrates the output of an amplifier in a peak detection system and the parameters for determining a minimum sample rate in accordance with an embodiment of the present invention; Fig. 5 illustrates peak capture by a peak detection system operating in a general purpose peak capture mode in accordance with an embodiment of the present invention; Fig. 6 illustrates peak capture by a peak detection system operating in a single pulse capture mode in accordance with an embodiment of the present invention; Fig. 7 illustrates peak capture by a peak detection system operating in a multiple pulse capture mode in accordance with an embodiment of the present invention; Fig. 8 is a block diagram of a peak detector for a positive polarity signal constructed in accordance with an embodiment of the present invention; Fig. 9 is a block diagram of a peak detector for positive and negative polarity signals and constructed in accordance with an embodiment of the present invention; Fig. 10 is a diagram illustrating a method of positive and negative peak detection in accordance in accordance with an embodiment of the present invention; Fig. 11 is a schematic diagram of a peak detector constructed in accordance with an embodiment of the present invention; Fig. 12 is a state diagram for determining peak voltage in accordance with an embodiment of the present invention and the circuit depicted in Fig. 9; Fig. 13 is a system for determining breakdown voltage on a high voltage sample in accordance with an embodiment of the present invention; Fig. 14 is a flow chart depicting the sequence of operations for determining breakdown voltage in accordance with an embodiment of the present invention; Fig. 15 is a flow chart depicting the sequence of operations in an interrupt handler in accordance with an embodiment of the present invention; and Fig. 16 is a system for concurrently measuring peak voltage and peak-to-RMS voltage constructed in accordance with an embodiment of the present invention. Detailed Description of the Preferred Embodiments A block diagram of a digital partial discharge measurement (PDM) system 10 which implements digital peak detection and is constructed in accordance with the present invention is provided in Fig. 2. Signal waveforms A, B, C, D and E at the outputs of various components in the digital partial discharge detection PDM system 10 are illustrated in Fig. 3. Applications for the PDM system 10 include, but are not limited to, testing and monitoring power cable, distribution and power transformers, medium and high voltage switch gear, power circuit breakers, gas insulated switch gear, bushings, shunt reactors, potential and current transformers, power factor correction capacitors, line insulator products, lightening arrestors, among other high voltage components and insulating materials of all types. A sample 12 (e.g., insulation system sample) which is to undergo partial discharge detection using the PDM system 10 is connected to a coupling impedance 14. As stated previously, the system is not steady-state and pulses are frequently superimposed on the high voltage waveform conducted across the sample 12 from a high voltage source 11. With reference to Fig. 3, the waveform provided to the coupling impedance 14 is illustrated as waveform A. The magnitude of the pulse 30 superimposed on the high voltage waveform A has been exaggerated for illustrative purposes. The output of the coupling impedance 14 is depicted as waveform B in Fig. 3. Following processing by amplifier 16, the pulse can appear as the waveform C in Fig. 3. With continued reference to Fig. 2, digital peak detection is performed by a peak detection circuit 22 comprising a digitizer 18, and peak detection and processing logic 20, which are described in further detail below. The output of the peak detection logic 20 is passed to a buffer memory 24 and subsequently to a computer 28. The computer 28 is preferably connected to a display device 29 and performs other processing and display functions. As stated previously, an improved system is provided in accordance with an embodiment of the present invention for measuring the peak of a voltage signal wherein information from the amplifier 16 is converted into a digital information stream and processed digitally. Because of the non-periodic nature of the discharge activity, it is not sufficient to merely select a sampling frequency above the Nyquist frequency of the amplifier (i.e., greater than twice the maximum cut-off frequency of the amplifier). With reference to Fig. 4, it is advantageous to consider the shape of the top of a discharge pulse, when passed through the coupling impedance 14 and the amplifier 16, and to determine the time from the highest point of the pulse to the point where it has fallen by less than 1/2 Least Significant Bit (LSB) of the digitizer to be used. The minimum sample rate is preferably the largest of t sι or t S2 . The maximum acceptable error is indicated at 32. As the upper frequency limit of the amplifier 16 is increased, there is a corresponding increase in the sampling rate required. There is also an increase in the sampling rate required if the peak detection process implemented in the PDM system 10 moves to a higher sampling resolution. Accordingly, a suitable sampling rate is selected based on the amplifier characteristics and the required system resolution in accordance with the present invention. Once the pulse stream has been digitized, the peak detection process can be carried out using a digital processing system which does not exhibit the deficiencies of an analog peak detector. This eliminates the major inaccuracy associated with an analog discharge detector. A digital peak detection system is more complex than an analog peak detector, which uses a relatively simple circuit. A digital peak detection system employs a significant amount of logic. Further, the logic is required to run at a relatively high rate because of the high sampling speeds used. A digital solution has recently become economically viable due to developments in Field Programmable Gate Array (FPGA) technology and digital imaging. FPGA systems now exist which combine multiple, thousand-gate capacities, along with operating speeds suitable for the required sampling rates. FPGA technology allows the development of complex logic systems which would have previously required custom integrated circuits (IC) design. FPGA technology is supported by developments in the digital imaging field, which have brought high-speed, low cost memories and high-speed, high-resolution analog-to-digital converters to the marketplace. By combining these two technologies, a digital PDM system 10 constructed in accordance with the present invention can exceed analog detectors and hybrid detectors having both analog and digital components in performance while being price competitive with existing instruments. The digital PDM system 10 provides more flexibility than its analog or hybrid counterparts because it is possible to reconfigure the operation of the pulse detection system to suit the way the data is to be processed and the constraints on it. The PDM system 10 preferably provides three basic modes of operation used in different applications. The basic modes are: (1) general purpose measurement and pulse display; (2) pulse capture and analysis; and (3) time dependent pulse capture. When operating in general purpose measurement and display mode, the PDM system 10 most closely mimics the operation of a traditional instrument. This mode is optimized to provide the fastest possible update rate on a system display to allow the PDM system 10 to mimic the characteristics of an analog cathode-ray oscilloscope. With reference to Fig. 5, individual pulses (e.g., pulse 34) are captured in fixed windows (e.g., window 36), taking into account the positive and negative peak magnitudes. The pulses are each stored in a capture memory based on their position in the cycle, and the number of cycles that have elapsed since the last time the capture memory was read. Having the phase implicit in the position of a pulse in the capture memory simplifies the process of writing the individual pulses onto the system display 29 by minimizing the calculation required. Where pulses occur so close together that they occupy a single phase position 36, the PDM system 10 records the highest pulse and indicates the highest pulse on the system display 29. This avoids the PDM system 10 having to write a pulse to the display 29, only to draw over the current display with a larger pulse. This mode guarantees that the highest discharge magnitude pulse is measured, but does not guarantee to resolve all pulses under all situations. In other words, multiple pulses occurring in one window 36 yields one result, while a single pulse crossing two windows yields two results. This mode does, however, provide a fast update rate (e.g., typically 25 times per second) combined with an accurate discharge magnitude measurement. The display produced looks like that on an analog display, in that it is bipolar and can display the overshoot on a pulse (i.e., a pulse occurring concurrently with the tail of another pulse). This makes the PDM system 10 comfortable for a user used to traditional instruments. The general operation mode is not suitable when it is required to look at the statistics of discharge activity. For example, when discharge fingerprinting is to be performed, all of the pulses in a defined interval must be captured. Where there is an advantage to be gained in the general purpose mode by capturing the overshoot of the pulses to provide a more realistic display, it should be avoided in the pulse capture and analysis mode. The clock signal 38, the clock enable signal 40 and the reset signal 42 are described below in connection with Figs. 10-12. With regard to the pulse capture mode and Fig. 6, the pulse polarity is taken from the first part 48 of a pulse 34. The process is interrupted once the pulse crosses through the zero point and until a specific time interval for lock-out has elapsed, as described in connection with Fig. 9. Pulse capture preferably begins at point 52 in Fig. 6. Pulse deteαion is interrupted at the zero-crossing (i.e., point 54) and the result is written to a capture memory. Pulse detection remains interrupted or locked-out until the end of the tail 50 (i.e., point 56) to avoid capturing overshoot. Ordinarily, the tail 50 on the pulse 34 can be long (e.g., on the order of 20 microseconds) and this length imposes an unacceptable limit on pulse resolution when the discharge aαivity is close together, as shown in Fig. 7. Accordingly, if the PDM system 10 deteαs a second pulse 60 falling into the tail of a first pulse 58, that is of the same polarity, the PDM system 10 is re-triggered. Thus, the second pulse 60 is captured, as well as the first pulse 58. The criterion for this re-triggering is that the pulse 60 crosses through the zero point before re-triggering can occur. In this case, the pulse information is stored as magnitude-plus-phase and cycle. This is more suitable for statistical processing, but imposes an overhead on display updating which limits its effeαiveness. With continued reference to Fig. 7, pulse capture for the first pulse 58 begins at point 62 and stops at the zero-crossing (point 64) for that pulse 58. The second pulse 60 occurring in the tail of the first pulse 58 causes re-triggering (point 66). Pulse capture for the second pulse 60 ceases at the zero-crossing of the second pulse (i.e., point 68). Lock-out occurs until point 70. Capture of a third pulse 71 commences at point 72. A fourth pulse 73 is treated as a single pulse with the third pulse 71 because no zero-crossing occurs therebetween. Capture of the pulses 71 and 73 is treated as a single event and the result is not written until the zero-crossing at point 74. The third mode of operation is the time-dependent pulse capture mode. This is the simplest mode of operation. Once the PDM system 10 is triggered when operating in this mode, the PDM system 10 fills up a pulse capture memory with successive samples taken from the ADC. In this mode, there is no attempt made to capture the peaks of the pulses. Accordingly, no measurement of discharge magnitude is made. The primary use of this mode is for fault location in cables. The position of pulses within a cable can be found by measuring the time interval between a pulse and its reflection. By comparison with the time for a pulse to travel the full length of the cable and return to an originating point, the position of the fault from the far end of the cable can be located. This mode also provides diagnostic facilities because it allows the pulse shape to be studied to optimize the band width of the system. Also, because of the time-based capture, this mode allows the measurement of interference frequencies such that suitable filtering can be implemented. The computer 28 in the digital discharge detection PDM system 10 is preferably a personal computer running on Windows 95™-based software, for example. The computer 28 is figured to allow flexible test recording and data exporting to different software programs such as Word™ and Excel™. The computer 28 is programmed to provide a flexible analysis tool for digital partial discharge deteαion. Pulse capture is achieved against phase or time coordinates. Different modes of operation are provided for full control over gating of pulses in both the vertical and horizontal axes. As stated previously, FPGA technology is preferably used for peak detection and operations in conjunction with the central processing unit board of the computer 28. A block diagram of the FPGA peak deteαor is provided in Fig. 8. As described above in conneαion with Fig. 2, pulses from the amplifier 16 are provided to the FPGA peak deteαor 22 before they are digitized using an analog-to-digital converter (ADC). The ADC is preferably a 10-bit ADC to provide 9-bit resolution a sign bit. The output of the ADC 78 is provided to a two-stage pipeline comprising the ADC buffer 80 and a peak buffer 82. The values in both stages 80 and 82 of a pipeline are provided to a magnitude comparator 84. A state machine controller 86 provides gate control to determine the time window within which peak detection is performed, as described in connection with Figs. 11 and 12. The state machine also controls the clocking of the pipeline and resetting of values in the pipeline. The accuracy of the digital peak deteαion process of the present invention is enhanced by the deteαion of both positive and negative slope on voltage signals, along with controlling the shape of the pulse capture window in accordance with a seleαed mode of operation (e.g., the general purpose capture mode illustrated in Fig. 5 or the pulse capture analysis mode illustrated in Figs. 6 and 7). An overall struαure for a peak deteαion system 88 which is construαed in accordance with a preferred embodiment of the present invention is illustrated in Fig. 9. The peak deteαion system 88 comprises two peak deteαor circuits 90 and 92 for determining the peaks of both positive and negative polarity voltage signals -Ve and +Ve, respeαively. Each peak deteαor circuit 90 and 92 is preferably configured as shown in Figs. 8 and 10-12. The outputs of the peak deteαor circuits 90 and 92 are compared using another magnitude comparator 94, which controls the operation of two switching devices 96 and 98. The positive or negative polarity signal having the largest absolute peak value is provided to an output 100 by a corresponding one of the switching devices 96 and 98. The value at the output 100 is preferably accessed using the computer 28 for analysis, or display purposes or both. The deteαion of positive and negative slope (e.g., -Ve and +Ve) during the pulse capture analysis mode is illustrated in Fig. 10. Following start-up of the peak deteαion system 88 (state 102), peak deteαion for both positive and negative polarity signals +Ve and -Ve commences (states 104 and 106), respeαively. As discussed above in conneαion with Figs. 6 and 7, peak deteαion continues until a zero-crossing occurs in the signals. The lock-out interval is then initiated and commences (states 108 and 110). The result of the detettion states 104 and 106 are stored in a memory device as long as the slope of the +Ve signal is greater than or equal to a seleαed threshold (e.g., a threshold seleαed for noise) and the slope of the -Ve signal is lesser than or equal to a seleαed threshold. After the lock-out interval expires, the peak deteαion states 104 and 106 can be entered again. An illustrative implementation of the peak deteαion circuit 92 will now be described in conneαion with a schematic diagram in Fig. 11 and a state diagram in Fig. 12. The sign bit from a signal output from the ADC 78 (Fig. 8) is provided to a NOR gate 114, along with a CGATE signal. The output of the gate 114 is conneαed to a first ADC register which is hereinafter referred to as the ADCO register. The CGATE input is an external inhibiting input for disabling the ADCO register as long as the CGATE input is asserted. Thus, seαions of an input pulse train can be locked-out from being measured when another part of the PDM system 10 determines the input data to be invalid. For example, the PDM system 10 may have determined that noise and phase-related noise is adversely affecting the integrity of the input signal and therefore the integrity of the output derived therefrom. The ADCO register can also be disabled when a signal having a negative polarity appears at an input of the register ADCO. The implementation of the peak detettion circuit 94 is substantially the same as the schematic diagram depiαed in Fig. 11, except that the ADC_IN9 input to the gate 114 is inverted and the registers ADCO, ADC1 and PEAK0 are preset with a value, as opposed to being cleared as explained below. As stated previously, the sample ADC_IN[9:0] at the output of the 10-bit ADC 78 is provided to a first register ADCO. In addition to the register ADCO, the ADC buffer 80 (Fig. 8) comprises another register ADC1 which receives the output ADC_PRE[8:0] of the first register ADCO. The second register ADC1 is connected to a register PEAK0 which constitutes the peak buffer 82 depicted in Fig. 8. The output of the first register ADCO is provided to first and second comparators COMP0 and COMP1. The comparators COMP0 and COMP1 are preferably 9-bit unsigned comparators. The output of second register ADC1 is provided to comparator COMPO, while the output of register PEAK0 is provided to the other comparator COMPl. The comparators COMPO and COMP1 compare the contents of register ADCO with register ADC1 and the contents of register ADCO with register PEAK0, respectively. Two latches ADCLT0 and ADCLTl are provided at the outputs of the comparators. A register GATE_PIPE is provided for generating a control signal GATE. The GATE signal is an internally generated signal (i.e., within the FPGA peak detettion circuit 92 or 94) that indicates the start and finish of the data acquisition period. For instance, if the system is in the general purpose measurement and pulse display mode, this signal is high during the sample period corresponding to the current memory location. As soon as the phase moves outside that window, the GATE signal goes low to initiate a readout and then high to enable the capture for the next window. The state machine 86 is programmed to implement the state diagram depiαed in Fig. 12. With continued reference to Fig. 11, when the control signal GATE is high, and the sample in the register ADCO is less than the sample in the register ADCl as determined by the comparator COMPO, the clock enable for register PEAKO is disabled on the following cycle. The register PEAKO, therefore, holds the peak value. The PEAK register is re-enabled when the sample in the register ADCO is greater than the value held in the register PEAKO as determined by the comparator COMP1. The peak value ADC_IN[9:0] is captured until the control signal GATE becomes false. The value in the PEAKO register is then stored in, for example, external circuitry. The output PEAK_CAP of the state machine indicates when the peak value is being updated. The pipeline technique is advantageous because it increases the speed at which the circuit depicted in Fig. 9 can operate. The circuit can operate at data rates on the order of 80 megahertz when implemented in current FPGA devices. A state diagram corresponding to the components depiαed in Fig. 11 is provided in Fig. 12. The states depicted in Fig. 12 illustrate consideration of the slope of a sample signal to generate a more accurate peak measurement result. The peak deteαion clock enable signal PEAK_CKEN is running in the Wait state 118. The Wait state 118 is preferably only used after a reset operation. Peak deteαion commences when the start signal is received (i.e., GATE is set to "1"). The state machine controller 86 first operates in accordance with state 120 until a negative slope is detected. The state machine controller 86 remains in state 120 as long as the slope of the input signal is positive and no falling edge has been detected (i.e., GATE is "1" and ADCPRE_LT_ADC is "0"). Upon the occurrence of a falling edge in the sample signal, peak capture is disabled (i.e., GATE is set to "0"), and data is read to register PEAKO (state 122). When ADCPREJLT ADC is "1", that is, the value of register ADCO is greater than register ADCl, the state machine controller 86 continues to operate in state 124 while the slope is positive and acquire peak data. When GATE is "0" in state 124, the peak deteαion interval is terminated and the data is read into the register PEAKO. When negative slope is deteαed (i.e., GATE is "1" and ADCPRE_LT_ADC is "0"), the state machine controller 86 returns to the state 120 until a falling edge is deteαed. The measurement of breakdown voltage of a sample 12 such as an insulated wire or a power cable has typically been carried out using analog systems. Analog systems are problematic when a sample breaks down because the transient generated as a result of the sample breaking down can disrupt a stored value such as a breakdown voltage. Analog systems are particularly problematic when a high series impedance is used for the coupling impedance 14. When using a high series impedance, output voltage can increase at the point of breakdown. In addition, when the voltage is at a significant rate, the lag imposed by prior measuring systems can impose significant inaccuracies in the result. In accordance with another embodiment of the present invention, a digital breakdown voltage detection circuit 130 is provided which uses high speed sampling of a high voltage signal combined with hardware and software for digital processing to produce an accurate measurement of breakdown voltage. With reference to Fig. 13, the hardware comprises a digital peak detector system which is similar to the peak detection system described in connection with Fig. 8. An incoming signal 132 from a high voltage sensor is amplified via amplifier 134 and then digitized at a high rate (e.g., more than 100 times the line frequency) to ensure that a peak is accurately captured using a high speed ADC 136. The output of the ADC 136 is provided to a data register 138 and to a magnitude comparator 140. If the magnitude comparator detetts the output of the ADC 136 as being greater than that of the data register 138, control logic 142 latches the ADC 136 output data into the data register 138. The output of the data register 138, therefore, indicates the highest voltage read on the ADC since the data register was last cleared. The control logic is designed to clear the register when the register is read. With continued reference to Fig. 13, the high voltage signal is also processed by a squaring circuit 144 which indicates transitions or zero-crossings of the waveform. The output of the squaring circuit 144 is provided to an interrupt input on the computer 28. The computer 28 can be programmed with an interrupt handler (Fig. 14) to read the peak detector and obtain peak voltage on each cycle of the high voltage waveform in the manner described above. During breakdown testing of a sample, a finite delay exists which corresponds to the time elapsing between system detection of the sample breaking down and the removal of the high voltage from the sample. Due to the nature of control systems used in these applications, the finite delay can be on the order of several cycles on incoming power mains affected by the sample being tested. During the finite delay period, after the sample is broken down, a voltage reading is indeterminate and invalid. In accordance with the present invention, the computer 28 is programmed to store successive readings to a buffer associated therewith which is configured to hold several seconds of prior readings. The buffer stores a current set point for the output voltage. When the system detects that the sample has broken down, the software prevents the computer 28 from updating the buffer until the next time the voltage source 11 is turned on. The software controls the computer 28 to examine the end of the buffer and search backwards through the stored entries until the computer 28 locates a reading which is closest to the output voltage of a sample. The reading located by the computer 28 represents the last voltage that was applied to the sample, on a cycle-to-cycle basis, before the sample broke down. Fig. 14 illustrates the processing of the interrupt generated by the breakdown detection circuit 130 (Fig. 13) by the computer 28 each time the breakdown voltage detection circuit has measured the peak of the waveform. The computer 28 monitors the high voltage (HV) sensor 132 to see when it is on (block 150). If the HV sensor 132 is not on, the computer 28 exits the routine illustrated in Fig. 14. If the HV sensor 132 is on, the current setpoint is stored in BD_SETPOINT (block 152). The BUFFER_POSmON is advanced by one position (block 154). If the end of the buffer is reached, the parameter BUFFER_POSITION is set to the beginning of the buffer. The computer 28 reads the peak magnitude from the peak detection system in Fig. 13 (block 156) and stores peak magnitude in the buffer location indicated by BUFFER_POSmON (blocks 158 and 160). The computer 28 then exits from the interrupt handler illustrated in Fig. 14. Once the system has detected that a breakdown of the sample has occurred, the computer 28 runs a breakdown voltage detection process in accordance with the present invention and illustrated in Fig. 15. The buffer stores the peak voltage of the last 'n' cycles in an array numbered 0 to (n-1). The position of the last reading is indicated by BUFFER_POSITION. The position of the earliest reading in the bufifer is in location (BUFFER_POSITION+ 1). The setpoint that was on the system at the point of breakdown is stored in BD_SETPOINT. The process of determining the breakdown voltage involves searching back through the stored data to find the reading closest to the setpoint by looking at the differences. Initially, DIFFERENCE is set at 99999 (block 162), which is preferably higher than any possible reading. The loop counter is set to "0" (block 164). The difference between the current buffer reading and the setpoint, i.e., THIS_DIFFERENCE, is then calculated (block 166). If TKS_DIFFERENCE is less than DIFFERENCE (block 168), the buffer position is saved in READING_NUM (block 170) and DIFFERENCE is made equal to THIS_DIFFERENCE (block 172). The computer 28 then steps back one location in the buffer (block 174) and determines if the location is less than "0" (block 176). If the location is less than "0", BUFFER_POSITION is set to (n-1) so the search continues from the top of the buffer (block 178). The LOOP_COUNT is incremented (block 180). The computer 28 determines if all of the locations in the buffer have been read (block 182). If locations remain which have not been read, the computer 28 continues execution from block 166. When LOOP_COUNT = n, READING_NUM corresponds to the position in the buffer of the closest reading to BD_SETPOFNT. The breakdown voltage is given by BUFFER[READING_NUM] (block 184). In accordance with another embodiment of the present invention, a system is provided for concurrent digital measurement of peak voltage and root mean square (RMS) voltage in high voltage systems. High voltage testing specifications suggest using either RMS voltage, which is equivalent to a direct current (DC) heating effeα, or peak-scaled-to-RMS voltage (i.e., peak/( / ~ 2)) for the measurement of high voltage. The two measurements are identical if the high voltage signal being measured is a perfect sine wave. In a practical high voltage system, however, the high voltage signal is not a perfect sine wave and the two measurements disagree with each other. Whether one of the two measurements is used over the other measurement depends on the tests being performed. The measurement of both of these parameters using purely analog processes introduces inaccuracy into a high voltage system. For peak measurement, the peak capture circuit is designed to provide sufficient accuracy. For RMS measurement, on the other hand, design issues such as the long settling interval required for a converter to settle to a final value and a slow response to changes in the input are addressed. Use of an analog system for voltage feedback in a closed loop control system is therefore undesirable. In accordance with the present invention, both peak voltage and RMS voltage are measured concurrently using a digital processing system 189. The incoming voltage is digitized at a high rate relative to the line frequency. A combination of hardware and software for digital processing is used to measure the peak-scaled-to- RMS voltage and the true RMS voltage of a high voltage signal. With reference to Fig. 16, a signal from a high voltage sensor 190 is buffered using an amplifier 192 and provided to the input of an ADC 194. The ADC 194 samples at a frequency much higher than the high voltage line frequency (e.g., more than 100 times faster than the line frequency) to ensure that the peak of the waveform is captured with sufficient accuracy. The output of the ADC 194 is provided to a data register 196 and to a magnitude comparator 198. The output of the data register 196 is also provided to the magnitude comparator 198. The magnitude comparator 198 indicates to control logic 200 which of the two values in the data register 196 and the magnitude comparator 198, respectively, has the largest magnitude. Peak detection is preferably implemented in the same manner as described above in accordance with an embodiment of the present invention. If the output of the ADC 194 is larger than the value stored in the data register 196, the digital processing system 189 is programmed to write the output of the ADC 194 into the data register 196. The data register 196 indicates the peak value. When the data register 196 is read, control logic 200 is provided to ensure that the data register 196 is cleared and ready for the next use. By reading the register 196 at a rate equal to, or slower than, the line frequency, the peak magnitude output of the system 189 indicates the peak value of the high voltage signal since it was last read. To read the true RMS value, software is provided in conjunαion with hardware to calculate the RMS-to-peak factor. The hardware comprises a clock source running at some multiple of the line frequency. The clock source can be obtained from the squaring circuit 202 driven by the high voltage signal which then drives a phase lock loop system 204 for multiplying the line frequency by a known amount n. The clock signal is then used to drive a memory 206 which stores n samples of the incoming waveform. In accordance with the software, the computer 28 periodically reads the contents of the memory 206, which provides n voltages. The n voltages are combined to give a peak-to-RMS scaling factor for the waveform using the calculation: wherein, V p is the largest voltage in the cycle as read from the peak magnitude output, V k is the voltage recorded in a memory location k, and n is the number of memory locations which corresponds to a line frequency multiplication faαor. For any particular main cycle, both the peak voltage and the true RMS voltage can be calculated using the digital processing system 189 and the computer 28 in the manner disclosed herein. In normal uses, it is not necessary to calculate the peak-to-RMS scaling faαor /every cycle since the waveform does not change on a per cycle basis. The factor/can, instead, be recalculated every second or every other second with no significant degradation in accuracy. While various embodiments have been chosen to illustrate the invention, it will be understood by those skilled in the art that various changes and modifications can be made therein without departing from the scope of the invention as defined in the appended claims.

Claims: What is Claimed is: 1. A breakdown voltage measurement system for measuring the voltage of a sample eleαrical device following breakdown comprising: an amplifier conneαed to said sample eleαrical device for amplifying the signal presented at the output of said sample eleαrical device via said alternating current source; a digitizer conneαed to said amplifier for digitizing said signal, said signal comprising pulses; a digital peak deteαor connected to said digitizer and comprising a capture memory device, said digital peak detector being programmed to generate pulse capture windows, to determine changes in the polarity of said signal, and to control when data relating to at least one of said pulses occurring in at least one of said pulse capture windows is stored in said capture memory device in accordance with said pulse capture windows and the polarity of said signal; a voltage memory device for storing peak values read from said capture memory device at predetermined intervals; and a processing device programmed to store a plurality of successive ones of said peak values and to select one of said peak values in said voltage memory device to represent said voltage of said sample following breakdown of said sample electrical device.

Inventors: FAWCETT TIMOTHY J, FORE NEIL S, FAWCETT, TIMOTHY, J., FORE, NEIL, S.
Applicants: HUBBELL INC, HUBBELL INCORPORATED
Application year: 1998
Main classification: G01R19
IPC codes: G01R19, G01R31