FM multiplex broadcasting receiver

Abstract: A receiver is provided capable of receiving both RDS (Radio Data System) and DARC (DAta Radio Channel) system FM multiplex broadcasting. An RDS signal demodulating circuit is provided with a PLL circuit which comprising a first frequency divider for dividing an output of a crystal oscillator, a phase comparator for inputting an output of the first frequency divider, a low-pass filter connected with the phase comparator, a VOC connected with the low-pass filter, and a second frequency divider for dividing an output of the VOC and outputting the divided output signal to the phase comparator. An output of the VCO is transmitted as a reference clock RDSCL for demodulation of an RDS signal.

Description: BACKGROUND OF THE INVENTION FIELD OF THE INVENTION The present invention relates to a receiver which is capable of receiving both RDS (Radio Data System) or DARC (DAta Radio Channel) FM multiplex broadcasting signals. DESCRIPTION OF THE RELATED ART In FM multiplex broadcasting, the RDS system is common in Europe, while the DARC system prevails in Japan. A tipical RDS signal demodulating circuit 1, such as shown in Fig. 2, is composed of a bandpass filter BPF 2 for passing only signal components in a band centering around 57 kHz of an RDS modulated signal received, a BPSK demodulator 3 for performing BPSK demodulation of an output signal of the bandpass filter BPF 2, an RDS synchronous regeneration circuit 4 for performing synchronous regeneration based on a demodulated signal, an RDS error correction circuit 5 for detecting errors of RDS data demodulated, correcting these errors, and outputting the corrected RDS data, and a crystal oscillator 7 which generates a reference clock RDSCL due to the connection with a crystal resonator 6. As the bit rate of an RDS signal is 1.1875 Kbps, a frequency of 4.332 MHz, or 3648 times the bit rate, is commonly used for the crystal resonator 6. On the other hand, a typical DARC signal demodulating circuit 10, such as shown in Fig. 3, is composed of a bandpass filter BPF 12 for passing only a band centering around 76 kHz of a DARC modulated signal received, an MSK demodulator 13 for performing MSK demodulation of an output signal of the bandpass filter BRF 12, a DARC synchronous regeneration circuit 14 for performing synchronous regeneration based on the demodulated signal, a DARC error correction circuit 14 for detecting errors of DARC data demodulated, correcting them, and outputting the DARC data corrected, and a crystal oscillator 17 for generating reference clocks DARCCLs by the connection of a crystal resonator 16. Here, since the bit rate of a DARC signal is 16 Kbps, a frequency of 37.2 MHz, which is 450 times this bit rate, is generally used for the crystal resonator 16. Thus, in order for a receiver to receive FM multiplex broadcasting of both the RDS and the DARC system, it is now necessary to install in the receiver both the RDS signal demodulating circuit 1 and the DARC signal demodulating circuit 10 which are shown in Figs. 2 and 3, and two crystal resonators 6 and 16 for generating reference clocks. Also, FM multiplex broadcasting using both the RDS and DARC systems in a single radio station is about to commence in Europe. Receivers having a constitution similar to the above will be required to listen to broadcasts from such a station. As described above, in order for a receiver to receive FM multiplex broadcasting of both the RDS and the DARC systems, separate crystal resonators applicable to the respective systems are required along with separate demodulating circuits applicable to each system. A relatively large number of components of are therefore required for these circuits. Further, because the reference clock frequencies of the RDS and DARC systems differ (4.332 MHz vs. 7.2 MHz), it is difficult to simply use a single, common crystal resonator. Further, if the demodulating circuit is converted into an LSI, the crystal resonators must still be externally installed. The number of external components therefore undesirably increases. EP 0735787 describes a selective call receiver for FM multiplexer broadcast employing the DARC system. The disclosed system suppresses consumed power by receiving a synchronisation signal in each received frame and only operating when the received signal matches with the identity of the receiver system. SUMMARY OF INVENTION It is an object of the present invention to address these and other problems with the prior art. According to the present invention there is provided an FM multiplex broadcasting receiver comprising, a DARC signal demodulating circuit, said DARC signal demodulating circuit comprises a crystal oscillator which generates a reference clock for demodulating DARC signals; characterized by, the broadcast receiver further comprising, a RDS signal demodulating circuit, said RDS signal demodulating circuit comprises a clock generating circuit for generating a reference clock based on a signal of said crystal oscillator for demodulating RDS signals, wherein said clock generating circuit is a PLL circuit. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a block diagram showing the configuration of a receiver according to a preferred embodiment of the present invention. Figure 2 is a block diagram showing the constitution of an RDS signal demodulating circuit of the related art. Figure 3 is a block diagram showing the constitution of a DARC signal demodulating circuit of the related art. PREFERRED EMBODIMENT OF THE PRESENT INVENTION Fig. 1 is a block diagram showing an embodiment of the present invention. More specifically, Fig. 1 shows the principal part of a receiver capable of receiving FM multiplex broadcasting of both the RDS and DARC systems. The receiver shown in Fig. 1 comprises an RDS signal demodulating circuit 20 in LSI form and a DARC signal demodulating circuit 30 which also in the form of an LSI. The constitution of the DARC signal demodulating circuit 30 is the same as the constitution shown in Fig. 3. More specifically, the DARC signal demodulating circuit 30 comprises a 76 kHz bandpass filter 12, a MSK demodulator 13, a DARC synchronous regeneration circuit 14, a DARC error correction circuit 15, and a crystal oscillator 17. A crystal resonator of 7.2 MHz 16 for generating a reference clock DARCCL is connected as an external component. The RDS signal demodulating circuit 20 meanwhile comprises a 57 kHz bandpass filter 2, a BPSK demodulator 3, an RDS synchronous regeneration circuit 4, and an RDS error correction circuit 5, all corresponding to the RDS signal demodulating circuit shown in Fig. 2. However, unlike the circuit shown in Fig. 2, the RDS signal demodulating circuit 20 further comprises a PLL circuit 21. Still further, the external 4.332 MHz crystal resonator is not connected, and instead a reference clock DARCCL of 7.2 MHz is input from the crystal resonator for DARC 16. The 7.2 MHz reference clock DARCCL is input to a first frequency divider 22 of the PLL circuit 21, and a frequency dividing signal of the first frequency divider 22 is supplied to an input terminal on one side of a phase comparator 23. A low-pass filter 24 is connected on the rear side of the phase comparator 23, and an output of the low-pass filter 24 is input to a VOC 25. A second frequency divider 26 is connected with the VOC 25, and an output of the second frequency divider 26 is supplied to an input terminal of the other side of the phase comparator 23. Here, the number of frequency division of the first frequency divider 22 is set to 7200 and that of the second frequency divider 23 is set to 4332. Therefore, a 7.2 MHz reference clock DARCCL is divided by the first frequency divider 22 to become a frequency division signal of 7.2 MHz ÷ 7200 = 1 kHz. In the PLL circuit 21, control is performed so that a dividing signal frequency of the second frequency divider coincides with a dividing signal frequency of 1 kHz. Since the number of frequency division of the second frequency divider 26 is 4332 as described above, if the dividing signal frequency of the second frequency divider 26 becomes 1 kHz, the output signal frequency of the VCO 25 before frequency division is made becomes 1 kHz × 4332 = 4.322 MHz. More specifically, the PLL circuit 21 generates a reference clock RDSCL of 4.322 MHz for demodulation of an RDS signal from a reference clock DARCCL for demodulation of a DARC signal. The reference clock RDSCL of 4.322 MHz is then supplied to each component inside the RDS signal demodulating circuit from the VCO 25. It therefore is unnecessary to include a 4.322 MHz crystal resonator 6 as an external component. The two condensers and the crystal resonator 7 which are connected with the crystal resonator of 4.322 MHz may also be eliminated, although they are required in the circuit shown in Fig. 2. Although in the embodiment described above, the RDS signal demodulating circuit and the DARC signal demodulating circuit are composed of separate LSIs, the present invention may of course be formed such these circuits are composed of a single LSI. According to the present invention, a reference clock for demodulation of a RDS signal is produced from a reference clock for demodulation of a DARC signal. Thus, it is not necessary to include a crystal resonator for the RDS and condensors connected to the crystal resonator. The number of external components can therefore be decreased if a circuit is converted into an LSI.

Claims: A FM multiplex broadcasting receiver comprising; a DARC signal demodulating circuit (30), said DARC signal demodulating circuit (30) comprises a crystal oscillator (17) which generates a reference clock for demodulating DARC signals; characterised by the broadcasting receiver further comprising, a RDS signal demodulating circuit (20), said RDS signal demodulating circuit (20) comprises a clock generating circuit for generating a reference clock based on a signal of said crystal oscillator (17) for demodulating RDS signals, wherein said clock generating circuit is a PLL circuit (21). The FM multiplex broadcasting receiver according to claim 1, wherein said PLL circuit (21) comprises: a first frequency divider (22) for dividing an output of said crystal oscillator (17); a phase comparator (23) connected with said first frequency divider (22); a VCO (25) connected with said phase comparator (23); and a second frequency divider (26) connected with said VCO (25) for dividing an output of said VCO (25) and forwarding the output to said phase comparator (23), wherein: an output of said VCO (25) is a reference clock for demodulating said RDS signal. The FM multiplex broadcasting receiver according to claim 2, wherein the ratio of the frequency division value of said first frequency divider (22) to the value of said second frequency divider (26) is set to the ratio of the frequency of the reference clock for demodulation of said DARC signal to the frequency of the reference clock for demodulation of said RDS signal. The FM multiplex broadcasting receiver according to claim 3, wherein the value of frequency division of said first frequency divider (22) is 7200 and the value of frequency division of said second frequency divider (26) is 4332. The FM multiplex broadcasting receiver according to claim 1, wherein said DARC signal demodulating circuit (30) and said RDS signal demodulating circuit (20) are composed of LSIs. The FM multiplex broadcasting receiver according to claim 1, wherein said DARC signal demodulating circuit (30) and said RDS signal demodulating circuit (20) are composed of a single LSI.

Inventors: KANEKO HIROSHI, KANEKO, HIROSHI
Applicants: SANYO ELECTRIC CO, SANYO ELECTRIC CO., LTD.
Application year: 1998
Main classification: H03D1
IPC codes: H04B1, H03J7, H04L7, H03L7, H04H1, H04H40