METHOD FOR ADJUSTING POWER OF TRANSMITTER, AND CONTROL ARRANGEMENT

Abstract: The invention relates to a method for transmitter power control and a control arrangement employed for transmitter power control. The control arrangement comprises a control element (1) controlled by a control signal, a sampling means (3) for taking samples of a signal from the control element (1). The control arrangement further comprises a detector (4), an adder (5) and a loop filter (6). The adder (5) and loop filter (6) form a controller for receiving a signal which is transmitted by the detector (4) and forms part of a feedback signal for controlling the control element (1). Between the input and output of the controller, the control arrangement comprises a parallel loop which, when being activated, keeps the feedback loop closed when the sample signal is outside the dynamic range of the detector (4). Keeping the feedback loop closed enables transmitter power control without discontinuity points.

Description: METHOD FOR ADJUSTING POWER OF TRANSMITTER, AND CONTROL ARRANGEMENT BACKGROUND OF THE INVENTION The invention relates to a method for controlling transmitter power, the method employing a control element controlled by a control signal, sampling means for taking samples of a signal from the control element, and a detector in connection with the sampling means, an adder and a loop filter, the adder and loop filter forming a controller for receiving a signal which is transmitted by the detector and forms part of a feedback signal for controlling the control element. The invention is more closely related to switching the power of transmitters employed in GSM and DCS base stations, in particular. Network operators require a 30 to 42 dB wide adjustment range for transmitters that are switched on, i.e. in the ON position. In this situation the maximum power of a DCS base station transmitter can be 46 dBm and that of a GSM base station transmitter 58 dBm. The GSM recommendations specify the power level below which the transmitter is switched off, i.e. in the OFF position. In the OFF position the power level is below -36 dBm. The switching time should be below 15 μs with frequency hopping and below 30 μs with no frequency hopping. In ad- dition, it must be possible to switch the power on and off without causing harmful transients on adjacent RF channels. With the transmitter in the ON position, a range of 30 dB, within which continuous power control is possible, should be left below the employed power. The above means that the dynamic range of power switching has to be continuous. In practice, the dynamic range should be e.g. between 63 and 75 dB. A method of controlling the power of a high-frequency power amplifier is previously known. In the method the high-frequency power amplifier is controlled from the ON state to the OFF state by turning on an RF switch between a voltage-controlled attenuator and the high-frequency power amplifier. The high-frequency power amplifier is controlled from the OFF state to the ON state by turning off the RF switch. The dynamic range of the power control arrangement is increased by switching a signal off by RF switches, whereby a shift occurs to the OFF state. A parallel loop is switched to the control arrangement at the same time as the signal is switched off. The parallel loop will slightly compensate for the transient problems caused by the rapid fading of the signal to be detected. The prior art solution has become quite complex. Furthermore, the solution requires very precise timing of RF switch control signals. Still further, the feedback signal of the control arrangement is not completely continuous, but has shown dead zones. It is an object of the present invention to eliminate the above drawbacks. This is achieved by the solution of the invention, in which the transient, timing and power control problems associated with power switching are minimized. This is achieved by a method of the type described in the introduction, characterized by using a parallel loop between the input and output of the controller, said loop, when becoming activated, keeping a feedback loop closed when the sample signal is outside the dynamic range of the detector, and, with the feedback loop kept closed, the transmitter power can be con- trolled without discontinuities. The invention further relates to a power control arrangement employed for transmitter power control, the control arrangement comprising a control element controlled by a control signal, sampling means for taking samples of an output signal from the control element, and a detector in connection with the sampling means, an adder and a loop filter, the adder and loop filter forming a controller for receiving a signal which is transmitted by the detector and forms part of a feedback signal for controlling the control element. The power control arrangement of the invention is characterized by comprising a parallel loop between the input and output of the controller, said loop, when becoming activated, keeping a feedback loop closed when the sample signal is outside the dynamic range of the detector, and, with the feedback loop kept closed, the transmitter power can be controlled without discontinuities. The solution of the invention is based on the idea that the control element receives a continuous control signal which follows a set value, even if the signal arriving at the detector is outside the operating range of the detector. The method of the invention provides several advantages. The method enables an increase in the dynamic range of the control arrangement, whereby the RF output signal can be adjusted and switched continuously. The method allows a continuous feedback signal to be formed. Said signal enables the transmission power to be switched on and off without the switching causing disturbing transients. The solution also enables precise power control compared with the power control of known solutions. The control arrangement comprises a control element which re- ceives a control signal, which is a function of a set value signal, even when the signal arriving at the detector is outside the normal operating range of the detector. Here, operating range refers to the dynamic range of the detector. The solution of the invention allows the use of timing signals having high tolerances. In the following the invention will be described in greater detail with reference to examples according to the attached drawings, in which Figure 1 shows a first preferred embodiment of the power control arrangement of the invention, Figure 2 shows a second preferred embodiment of the power con- trol arrangement of the invention, Figure 3 shows a first preferred embodiment of the generation of an input signal for means employed in the power control arrangement, Figure 4 shows a second preferred embodiment of the generation of an input signal for means employed in the power control arrangement, Figure 5 shows the output voltage of the means employed in the power control arrangement as a function of the input voltage. Figure 1 shows the power control arrangement of the invention, comprising a control element 1 and an amplifier 2, connected to the control element 1. The arrangement further comprises a sampling means 3 connected to the amplifier 2. The sampling means 3 is implemented e.g. by a directional coupler. The control element 1 is implemented e.g. by a voltage-controlled amplifier (VGA). A signal from the amplifier 2 forms an output signal (Rfout) for the power control arrangement. The presented control arrangement is employed e.g. for transmitter power control. The control arrangement further comprises a feedback loop (A) and a parallel loop (B). Furthermore, the arrangement comprises a detector 4 connected to the sampling means 3. The control arrangement further comprises an adder 5 and a loop filter 6. The adder 5 and the loop filter 6 form a controller which receives signals transmitted by the detector 4. The signal transmitted by the detector 4 forms part of a feedback signal for controlling the control element 1. The parallel loop comprises an adder element 10 and a means 7. The control arrangement also comprises a corrector element 9 which is preferably connected to the adder element 10. However, the use of the means 9 and 10 is not necessary in the invention. The control arrangement further comprises a means 8 for forming a reference signal (Vthr) for the means 7. In practice the detector 4 is implemented by a diode, for example. The adder 5 is implemented by e.g. an operational amplifier, whereby the same operational amplifier can also be used as the loop filter. A set value signal (Vset) is coupled to the adder 5 and affects the power of the RF output signal. The set value signal is formed e.g. from a signal which is received from a digital waveform generator, converted into analog form, and filtered. The means 7 feeds to the feedback loop a signal (Vfb) which affects the magnitude of a control signal (Vc) of the control element 1. The means 7 forms part of the parallel loop of the control arrangement. In a solution according to the Figure, the means 7 is controlled by a signal Vin. The means 7 can be implemented by e.g. a diode circuit. In the solution of the Figure, the RF input signal is fed to the control element 1. The control element can operate e.g. as a controllable RF amplifier or an RF attenuator. From the control element 1 the signal is fed via the amplifier 2 to the sampling means 3. In the solution of the Figure, the amplifier 2 operates as a power amplifier. The output signal of the amplifier 2 forms the output signal of the control arrangement. If needed, the control element 1 amplifies the signal to a degree that no separate power amplifier 2 is needed. Furthermore, the output signal of the control element 1 can preferably be subjected to frequency conversion before it is fed to the output of the control ar- rangement. The sampling means 3 takes a sample of the output signal of the control arrangement. The sample signal (Vsam) taken by the sampling means 3 is proportional to the strength of the output signal of the control arrangement. The sample signal is fed to the detector 4, which detects the sample signal. In the solution of the Figure, the output signal (Vdet) of the detector 4 is assumed to be positive. It is also assumed that when the control signal of the control element 1 increases, the gain of the control element 1 also increases. The adder 5 adds up the received signals and feeds the summed signals to the loop filter 6. The loop filter 6 filters harmful properties from the signal, such as voltage peaks. The loop filter 6 typically has a strong DC gain. The loop filter 6 can be implemented by e.g. an integrator. In case the feed- back loop is not saturated, the high gain of the loop filter 6 makes the magnitude of the output signal of the detector 4 equal to that of the set value signal acting as the reference signal. Part of the output signal of the loop filter 6 is coupled via the adder element 10 to the means 7. Part of the output signal of the loop filter 6 is directly coupled to the control element 1. The means 7 feeds back its output signal to the adder 5 under control of the reference signal caused by the means 8. The magnitude of the output signal of the detector 4 is proportional to the RF output signal. The smallest signal which is obtained from the output of the detector 4 and which still can be distinguished from noise and DC offset voltage, is denoted by Vtd. The signal arriving at the detector 4 and producing the signal Vtd at the output of the detector 4 is denoted by Vtrf. In practice, Vtrf is the threshold voltage of the detector 4. Vtd and Vtrf are constants whose values depend on the system employed. If the power of the RF input signal is fixed, a certain control signal value causes an RF output signal to the detector 4. Let us first assume that the value of the signal from the corrector element 9 is zero. Let us also assume that the magnitude of the reference signal is set to equal that of the control signal Vc corresponding to the threshold voltage of the detector 4. When the level of the control signal falls below the threshold voltage of the detector, the output signal of the detector 4 remains substantially constant. In this situation the means 7 is activated by its input signal. When the signal fed from the sampling means 3 to the detector 4 is below the threshold voltage of the detector 4, the output signal of the detector 4 remains unchanged. Consequently, in the above situation, the output signal of the detector 4 no longer follows the changes in RF power. Below the lower limit of the dynamic range of the detector 4, the means 7 is responsive to its input signal, whereby the missing output signal of the detector 4 is replaced by the output signal of the means 7. Accordingly, the means 7 feeds to the feed- back loop a signal by which the feedback loop is kept closed. The signal fed to the feedback loop is caused by the signal from the controller. The reference signal fed to the parallel loop is used to activate the parallel loop when the control signal becomes smaller than the reference signal fed to the parallel loop. The activation of the parallel loop keeps the feed- back loop closed when the sample signal is outside the dynamic range of the detector 4. Keeping the feedback loop closed enables power control without discontinuities when the sample signal is preferably below the threshold voltage of the detector 4. When the signal from the controller falls below the value of the reference signal, a signal whose magnitude substantially equals the difference between the control voltage of the control element 1 and the reference signal, is fed to the feedback loop. The reference signal substantially corresponds to the control signal of the control element 1 , the control signal providing the transmitter output power corresponding to the threshold voltage of the detector 4. The parallel loop is activated when the control signal of the control element 1 becomes smaller than the reference signal. The reference signal can be a constant signal (DC signal), but alternatively the reference signal follows the control signal of the control element 1 fed to the parallel loop when the sample signal of the transmitter is above the threshold voltage of the detector 4. In addition the reference signal is kept at its current value when the sample sig- nal of the transmitter falls below the threshold voltage of the detector 4. The loop filter 6 feeds to the parallel loop a signal which, when falling below the value of the reference signal caused by the means 8, causes a stepless signal whose voltage remains substantially zero or constant to the loop filter 6. The caused stepless signal follows the variations of the signal from the controller. In the solution of the Figure, signals (T, F) fed to the corrector element 9 are used to compensate for the effect of heat and RF frequencies on the operation of the control arrangement. The temperature can change e.g. when no RF signal is transmitted for a long time. The frequency, in turn, al- ways changes when no RF signal is transmitted. Frequency and temperature compensation prevents power control at the wrong reference signal value. Because no signal is transmitted at the instant when frequency or temperature changes, it is impossible to measure in real time the effects of the above factors on control signal value, which corresponds to the threshold voltage of the detector 4. This is why the above effects are measured and stored beforehand and cannot be corrected adaptively. The effects of temperature and frequency on the control signal can be compensated for by feeding a compensation signal to the control signal, to the reference signal or to the signal from the controller to the parallel loop. Figure 2 shows a power control arrangement also comprising a means 16. The means 16 is placed in the means 7. The Figure shows that the means 8 is implemented by means of a switch 13 and a capacitor 14. In the solution of the Figure, the means 8 operates as a Track & Hold circuit. When the RF output signal is within the dynamic range of the detector 4, the switch 13 is closed, whereby the capacitor 14 is charged. The voltage of the capacitor 14 follows the voltage Vin. Similarly, the means 16 receives two equally high input voltages and the means 16 causes at its output a zero output signal. In the above situation the means 16 operates as a subtractor. When the RF output signal falls below the threshold voltage of the detector 4, the switch 13 is opened. The voltage to which the capacitor 14 has been charged allows the control signal corresponding to the threshold voltage of the detector 4 to be identified. In other words, the capacitor acts as a memory in which the voltage value is loaded. The means 16 causes an output signal, obtained from the difference between the control signal of the control element 1 and a previously active control signal of the control element 1. Here, a previously active control signal refers to the control signal value which was active when the RF output signal passed the threshold voltage of the detector 4. Part of the output signal caused by the means 16 is coupled to the feedback loop. The RF output signal closely follows the set value signal. It is possi- ble to conclude on the basis of the set value signal whether the RF output signal is below or above the threshold voltage of the detector 4. If the set value signal falls below the threshold voltage (Vtd) of the detector 4, the switch 13 opens and the signal acting at the inverting input of the means 16 remains constant. The parallel loop is then activated. As a result of this, the loop filter 6 changes into a DC amplifier having low amplification. Because of the low amplification, the loop filter 6 is not saturated. The output signal of the loop filter 6 continuously follows the changes in the set value signal. The output of the loop filter 6 follows the changes even when there is no longer any feedback through the detector 4. Keeping the feedback loop closed enables transmitter power control without discontinuity points when the sample signal is below the threshold voltage of the detector 4. As the set value signal increases and finally exceeds the threshold voltage of the detector 4, the output signal of the loop filter 6 becomes equal to the voltage to which the capacitor 14 has been charged. When the threshold voltage of the detector 4 is exceeded while the switch is closed, there will be no discontinuities in power control. The arrangement comprises a means 20 which causes the set value signal. The set value signal can be formed by e.g. D/A conversion. In the solution of Figure 2, the means 20 also causes a control signal (Vsw) for controlling the switch 13. The control signal (Vsw) activates the parallel loop when the sample signal is below the threshold voltage of the detector 4. The control signal (Vsw) activates the parallel loop when the detected signal (Vdet) or the set value signal (Vset) fed to the adder element (5) is below the output voltage (Vtd) corresponding to the threshold voltage of the detector (4). In other words, the parallel loop is activated when the signal Vset is below the voltage Vtd. In that case the sample signal and the output signal of the detector are also in practice below the threshold voltage of the detector. The switch control signal can also be formed from the signals Vdet and Vsam. The switch control signal can be formed by e.g. digital logic. The solution further comprises a means 17, a means 18, and a control element 19 coupled to the RF signal path. The solution may comprise several control elements. The control element 19 is controlled by a signal received from the output side of the parallel loop. The control element 19 brings about a reduction in the transmitter RF signal when the RF signal falls below the dynamic range of the detector 4. In the solution of the Figure, the RF input signal is fed to the control element 19, and the signal is then fed via the control element 1 to the amplifier 2. Part of the output signal of the means 7 is fed to the means 17. An offset voltage is also fed to the means 17. The means 17 adds up the signal of the offset voltage from the means 7. The means 17 transfers the signal to an operational level corresponding to the control voltage of the control element 19. The signal caused by the means 17 is fed via the means 18 to the control element 19. If needed, the means 18 amplifies the received signal. If needed, the means 18 also operates non-linearly. Non-linearity enables compensation of e.g. non-linearities in the control characteristic of the control element 19. The means 18 also subjects the received signal to voltage current conversion when the control element 19 requires current control. In practice the control element 19 is implemented in the same way as the control element 1. The control element 19 enables a wider attenuation or amplification range for the RF signal. At its maximum amplification the con- trol element 19 operates on high RF output signals. Here "high output signals" refers to signals which are higher than the threshold voltage of the detector 4. Although the dynamic range of the control arrangement is implemented by two control elements 1 , 19, only one control element affects the operation of the control arrangement when the loop is closed. This allows the effect of the control of the control element 1 to be optimized without any need to know the pre- cise operation of the control element 19. The effect of the control element 19 on control is not critical for two reasons: a) the control element 19 is active when the RF output signal is low, whereby no large transients are formed, b) the control element 19 is not part of the closed loop. Figure 3 shows a first preferred solution for forming the input signal of the means 7. In addition to the above presented blocks, the arrangement comprises a signal converter 15, which is coupled between the loop filter 6 and the control element 1. The output side of the loop filter 6 is coupled to the input of the signal converter 15, and the output side of the signal converter 15 is coupled to the control input 12 of the control element 1 and to the means 7. In this solution the signal converter 15 converts the control signal into a suitable form for the means 7 and the control element 1. The functions of the signal converter 15 substantially correspond to the functions of the means 18. Figure 4 shows a second preferred solution for forming the input signal of the means 7. In addition to the above presented blocks, the arrangement comprises a signal converter 15a and a signal converter 15b. In the arrangement, the output side of the loop filter 6 is coupled to the input of the signal converter 15a. Further, the output of the signal converter 15a is coupled to the input side of the signal converter 15b and of the means 7. In the presented solution the output signal of the signal converter 15b is used to control the control element 1. The means 7 comprised by the parallel loop is coupled so that the means 7 receives its input signal from between the output side of the signal converter 15a and the input side of the signal converter 15b. The converters 15 and 15a may compensate for the non-linearities of the control char- acteristic of the control element 1. The control converter 15b is used as a voltage/current converter when the control element 1 requires current control. Figure 5 shows by way of example a curve which clarifies the operation of the solution of the invention. The signal from the loop filter 6 to the means 7 is the x-axis of the curve. The signal from the means 7 to the adder element 5 is the y-axis of the curve. Figure 5 clearly shows that the means 7 feeds a continuous and monotonously increasing signal to the adder element 5. Said signal remains constant when the voltage Vin exceeds the voltage Vthr. As the signal from the loop filter 6 increases, the signal from the means 7 to the adder element 5 increases so that the signal shows no abrupt steps. Even though the invention has been explained in the above with reference to examples in accordance with the accompanying drawings, it is obvious that the invention is not restricted to them but can be modified in various ways within the scope of the inventive idea disclosed in the attached claims.

Claims: CLAIMS 1. A method for controlling transmitter power, the method employing a control element (1) controlled by a control signal (Vc), sampling means (3) for taking samples of a signal from the control element, and a detector (4) in connection with the sampling means, an adder (5) and a loop filter (6), the adder and loop filter forming a controller for receiving a signal which is transmitted by the detector (4) and forms part of a feedback signal for controlling the control element (1), characterized by using a parallel loop between the input and output of the controller, said loop, when becoming activated, keeping a feedback loop closed when the sample signal is outside the dynamic range of the detector, and, with the feedback loop kept closed, the transmitter power can be controlled without discontinuities. 2. A method as claimed in claim 1, characterized in that keeping the feedback loop closed enables transmitter power control without discontinuities when the sample signal is below the threshold voltage of the detector (4). 3. A method as claimed in claim 1, characterized in that when the sample signal falls below the dynamic range of the detector (4), the value of the control signal that causes a detector input signal of the magnitude of the threshold voltage of the detector (4) is loaded in a memory. 4. A method as claimed in claim 1, characterized in that a reference signal (Vthr) is fed to the parallel loop, and the parallel loop is activated when the control signal to the control element (1) becomes smaller than the reference signal. 5. A method as claimed in claim 1, characterized in that a control signal (Vsw) is fed to the parallel loop and activates the parallel loop when the sample signal is below the threshold voltage of the detector (4). 6. A method as claimed in claim 1, characterized in that a control signal (Vsw) is fed to the parallel loop and activates the parallel loop when a detected signal (Vdet) or a set value signal (Vset) fed to the adder (5) is below an output voltage (Vtd) corresponding to the threshold voltage of the detector (4). 7. A method as claimed in claim 4, characterized in that the reference signal follows the control signal of the control element (1), fed to the parallel loop, when the transmitter sample signal is above the threshold volt- age of the detector (4), and the reference signal is kept at its current value when the transmitter sample signal falls below the threshold voltage of the detector (4). 8. A method as claimed in claim 4, characterized by keep- ing the feedback loop closed by feeding to the feedback loop a signal, which is formed from a signal from the controller, and which, when falling below the value of the reference signal, causes to the feedback loop a signal which is substantially equal to the difference between the control signal of the control element (1) and the reference signal. 9. A method as claimed in claim 4, characterized in that the reference signal substantially corresponds to the control signal of the control element (1), the control signal causing to the transmitter an output power corresponding to the threshold voltage of the detector (4). 10. A method as claimed in claim 4, characterized by feed- ing to the parallel loop a signal, which is formed from a signal from the controller, and which, when falling below the value of the reference signal, causes to the loop filter (6) a stepless signal whose voltage remains substantially zero. 11. A method as claimed in claim 4, characterized by feeding to the parallel loop a signal, which is formed from a signal (Vin) from the controller, and which, when falling below the value of the reference signal, causes to the loop filter a stepless signal whose voltage remains substantially constant. 12. A method as claimed in claim 10 or 11, characterized in that the stepless signal follows the variations in the signal from the controller. 13. A method as claimed in claim 4, characterized in that effects of frequency and temperature on the control signal of the control element (1) are compensated for by feeding a compensating signal to said control signal, to said reference signal or to said signal from the controller to the parallel loop. 14. A method as claimed in claim 1, characterized in that the method further employs at least one control element (19) coupled to the RF signal path and controlled by a signal obtained from the output side of the parallel loop, the control element (19) being used to bring about a reduction in the transmitter RF signal when the RF signal falls below the dynamic range of the detector (4). 15. A control arrangement employed for transmitter power control, the control arrangement comprising a control element (1) controlled by a control signal, sampling means (3) for taking samples of a signal from the control element (1), and a detector (4) in connection with the sampling means, an adder (5) and a loop filter (6), the adder (5) and loop filter (6) forming a controller for receiving a signal which is transmitted by the detector (4) and forms part of a feedback signal for controlling the control element (1), characterized by comprising a parallel loop between the input and output of the controller, said loop, when becoming activated, keeping a feedback loop closed when the sample signal is outside the dynamic range of the detector (4), and, with the feedback loop kept closed, the transmitter power can be controlled without discontinuities. 16. A control arrangement as claimed in claim 15, characterized in that keeping the feedback loop closed enables transmitter power control without discontinuities when the sample signal is below the threshold voltage of the detector (4). 17. A control arrangement as claimed in claim 15, characterized in that the control arrangement comprises means (8) for causing a reference signal to the parallel loop, and the parallel loop is activated when the control signal of the control element (1) becomes smaller than said reference signal. 18. A control arrangement as claimed in claim 15, characterized in that the control arrangement comprises means (20) for causing a control signal (Vsw) that activates the parallel loop when the sample signal of the parallel loop is below the threshold voltage of the detector (4). 19. A control arrangement as claimed in claim 17, characterized in that the reference signal caused by the means (8) follows the control signal when the transmitter sample signal is above the threshold voltage of the detector (4), and the reference signal remains at its value when the transmitter sample signal falls below the threshold voltage of the detector (4). 20. A control arrangement as claimed in claim 17, characterized in that the reference signal caused by the means (8) substantially corresponds to the control signal of the control element (1 ), the control signal causing a transmitter output power corresponding to the threshold voltage of the detector (4). 21. A control arrangement as claimed in claim 15, characterized in that the control arrangement comprises a means (7) for causing a signal when the signal from the controller falls below the reference signal, the formed signal causing to the loop filter (6) a stepless signal whose voltage remains substantially zero. 22. A control arrangement as claimed in claim 18, charac- terized in that the loop filter (6) feeds to the parallel loop a signal which, when falling below the value of the reference signal, causes to the loop filter (6) a stepless signal whose voltage remains substantially constant. 23. A control arrangement as claimed in claim 15, characterized in that the control arrangement comprises a means (8), operating as a memory, to which is loaded the control signal value of the control element (1), the value causing a detector (4) output signal equal to the detector (4) threshold voltage when the sample signal falls below the dynamic range of the detector (4). 24. A control arrangement as claimed in claim 15, charac- terized in that the control arrangement comprises a means (7) for causing from the signal from the controller a stepless signal which the means (7) feeds back to the feedback loop. 25. A control arrangement as claimed in claim 24, characterized in that the control arrangement comprises means (8) for causing in the parallel loop a reference signal, and when the signal from the controller falls below the value of the reference signal, the means (7) causes in the feedback loop a signal which is substantially equal to the difference between the control voltage of the control element (1) and said reference signal. 26. A control arrangement as claimed in claim 17 or 25, c h a r a c - terized in that the means (8) causes a substantially constant reference voltage. 27. A control arrangement as claimed in claim 17 or 25, c h a r a c - terized in that the means (8) follows the control voltage by means of e.g. a Track & Hold circuit. 28. A control arrangement as claimed in claim 21 or 22, c h a r a c - terized in that the stepless signal caused by the means (7) follows the variations in the signal from the controller. 29. A control arrangement as claimed in claim 15, characterized in that the control arrangement further comprises at least one con- trol element (19) coupled to the RF signal path and controlled by a signal obtained from the parallel loop, the control element (19) bringing about a reduc- tion in the transmitter RF signal when the RF signal falls below the dynamic range of the detector (4). 30. A control arrangement as claimed in claim 17, characterized in that the control arrangement comprises means (9) for compensating for frequency and temperature effects on the control signal by feeding a compensating signal to the control signal, to the reference signal or to the signal fed from the controller to the parallel loop.

Inventors: DEKKER ANDRE, DEKKER, ANDRE
Applicants: DEKKER ANDRE, NOKIA TELECOMMUNICATIONS OY, DEKKER, ANDRE
Application year: 1998
Main classification: H04B7
IPC codes: H03G3, H04B1, H04B7