METHOD AND APPARATUS FOR SPECTRAL ANALYSIS IN A DISK RECORDING SYSTEM

Abstract: A method of performing spectral analysis of signals recorded by a magnetic recording or storage system is provided using a modified channel chip of the system. The modified channel chip enables measurement of harmonic components of the recorded signal. The method is performed by reading the recorded periodic analog signal and converting the signal into a discrete time periodic signal. The discrete time periodic signal is digitally sampled at predetermined intervals, and the digital samples are selectively accumulated in a register (341) or registers of the channel chip. Incoming digital samples are accumulated by alternately being added and substracted (345) to contents of single register (341). The accumulated results represent summations used to determine harmonic coefficients of the recorded signal. The harmonic sensor includes an arithmetic unit and a register (341) or register for accumulating the digital samples.

Description: METHOD AND APPARATUS FOR SPECTRAL ANALYSIS IN A DISK RECORDING SYSTEM Background ofthe Invention Disk recording systems include a number of parameters which can affect system reliability and performance. By measuring spectral content of signal components ofthe disk recording system, many of these parameters can be optimized to improve reliability and performance ofthe system. In particular, measurements of specific harmonics ofthe signal components at a particular frequency can be used to determine, for example, overwrite, nonlinear transition shift, changes in head fly height, optimal MR bias current, and optimal microjog. More particularly, calculation of amplitude and phase of a specific harmonic of the signal can be used to monitor system quality or integrity for improved system performance and reliability. A periodic analog signal written on a data storage disk ofthe recording system can be converted into a discrete time periodic signal which can be represented as a finite sum of weighted sine and cosine functions. In particular, if the signal has a period of N, the signal at instant n-T can be written as: N-l x n = _ [ ak * cos (2M) + b k * sin (21!™)], (Eq. 1) k=0 N N and the magnitude ofthe discrete Fourier transform ofthe k th harmonic ofthe periodic signal can be measured as the square root ofthe sum ofthe square ofthe coefficients, ajς and bk, of that harmonic. The values ofthe coefficients can be computed as: N-l N-l % = 2 _ x n cos (2M) and b k = I _ x n sin (2M). (Eqs. 2) N n =0 N N n=0 N The amplitude pk and phase υk ofthe k th harmonic are defined as Pk = Aak 2 + bk 2 and υk = arctan( D k ) . (Eqs. 3) ak Eqs. 2 and 3 can be used to compute the amplitude and phase ofthe periodic signal written on the disk. Typically, very many repetitions of a periodic sequence or pattern are recorded or written on the disk. By repeatedly computing Eqs. 2 for the repetitions ofthe pattern, the average amplitude pk and phase υk ofthe k th harmonic ofthe signal can be determined. For example, if M repetitions of a periodic sequence having a length N are recorded, then M-N-l M-N-l Avg (ak) = -2- _ x n cos (21M) and Avg (b k ) = -2- _ x n sin (2M). (Eqs. 4) M N n=0 N M N n=0 N Since sine and cosine functions are periodic with period 2 1 , for any integer m, sin(2' k ■ n) = sin(2' !< • (n + N)) = s in(2* 1. • (n + EUS)) N N k N k and (Eqs. 5) cos(2' 1. • n) = cos(2' !. • (n + M)) = cos (2> k . ( n + mN)). N N k N k Therefore, no more than N values of each trigonometric function are required, and each trigonometric function is multiplied by a sum of M samples, x n , spaced at time intervals ofN. Presently, the spectral content of signal components in magnetic recording systems cannot be measured accurately in a simple and inexpensive manner. Traditionally, a mean square error (MSE) value of a channel, or read-write, chip ofthe disk recording system is computed to optimize the various operating parameters of the system in an indirect manner. However, not all measurements necessary to determine optimized parameters can be obtained by the use of MSE values. Alternatively, the necessary measurements can be directly obtained by use of a general purpose spectrum analyzer, or similar instrument. These known methods of spectral analysis require additional and/or complex hardware that is very costly. Thus, there exists a need for a simple, efficient and accurate way of performing spectral analysis in a disk recording system. Summary ofthe Invention The method and improved channel chip for performing spectral analysis of the present invention satisfy this need. In accordance with aspects ofthe present invention, a method of performing spectral analysis in a disk recording system is carried out using a modified detector or channel chip. An analog signal having a periodic waveform is read and converted to a discrete time periodic signal. The discrete signal is sampled at predetermined intervals to obtain discrete samples. The discrete samples are accumulated in the channel chip to provide a predetermined number of accumulated results, which are then scaled to provide coefficients of a selected harmonic component ofthe periodic signal. The coefficients are then used to determine an amplitude and phase for the selected harmonic component. Once the amplitude and/or phase are determined, they can be used to optimize various parameters ofthe disk recording system. In one embodiment ofthe method, the kth harmonic can be obtained after one read pass ofthe analog signal having a period N. As each discrete sample is obtained, the sample is added to contents of 1 of N/k registers, where the register is chosen based on a modulo-N/k counter. After a particular sample is added to the register, the modulo-N/k counter is incremented and subsequent discrete samples are added to the contents of a register, as indicated by the modulo-N/k counter. When all the discrete samples ofthe discrete time periodic signal have been accumulated, the contents ofthe N/k-registers are transferred to a microprocessor ofthe disk recording system. For this embodiment, N/k is an integer. If N/k is not an integer, a similar embodiment using N registers and a modulo- N counter could be implemented. In an altemative embodiment ofthe method, the accumulated results are obtained over several read passes ofthe signal, using a single register. A discrete sample is received as a starting sample, and based on the starting sample, predetermined discrete samples are selectively accumulated in the register, where the predetermined samples are selected based on a sequential relationship with the starting sample. When an end ofthe discrete time periodic signal is reached, contents ofthe register is transferred to the microprocessor. On the next rotation or pass over the data, a different discrete sample is received as the starting sample, and the steps of selectively accumulating predetermined discrete samples based on this starting sample, and transferring the contents ofthe register to the microprocessor when the end ofthe discrete time periodic signal is reached is repeated until all ofthe discrete samples making up the discrete time periodic signal have been accumulated and transferred to the microprocessor. Preferably, the step of accumulating the predetermined discrete samples in the register is carried out by alternatively adding and subtracting a discrete sample to and from the contents ofthe register. The method ofthe present invention can be implemented with a new improved channel or detector chip modified to include a harmonic sensor or accumulator for performing the spectral analysis described above. The new channel chip having features ofthe present invention includes a sampling digital detector which converts the signal into a sequence of digital bits and a harmonic sensor which selectively accumulates the digital samples. The sampling digital detector typically includes a variable gain amplifier connected to an output of a preamplifier ofthe recording system, a linear analog filter connected to an output ofthe variable gain amplifier, an analog-to-digital (A/D) converter connected to the linear analog filter, a linear digital filter connected to the A/D converter and finally a digital detector connected to the linear digital filter. In one embodiment ofthe present invention, a harmonic sensor for measuring a kth harmonic of a periodic waveform having a period N, includes a modulo- (N/k) counter, and (N/k) registers for accumulating selected bits ofthe sequence of digital bits therein. The harmonic sensor additionally includes a 1 :(N/k) demultiplexer or demux, a (N/k):l multiplexor or mux, and arithmetic circuitry for selectively summing a sample ofthe sequence of bits with contents of a register determined by the modulo-(N/k) counter. In another embodiment ofthe invention, the harmonic sensor includes a single register, selection circuitry for selecting every (N/2k)th sample from the sequence of digital samples, and arithmetic circuitry for alternately adding and substracting the sample selected by the selection circuitry to and from contents ofthe register. The present invention can be used in various applications to optimize or improve operational parameters ofthe disk storage system. For example, nonlinear transition shift can be derived using the accumulated results from the harmonic sensor. Other examples of practical applications are calculation of an overwrite parameter of a head/media combination, estimation ofthe fly height ofthe disk drive, and determination ofthe microjog of a magnetoresistive (MR) head ofthe disk drive. The present invention provides improved accuracy in measuring spectral content of signal components over the prior art methods. Additionally, the present invention facilitates the improvement with simple and inexpensive hardware modifications. Brief Description ofthe Drawings Other features and advantages ofthe invention will be understood and appreciated by those of ordinary skill in the art upon consideration ofthe following detailed description, appended claims and accompanying drawings of preferred embodiments, where: Fig. 1 is a simplified diagram showing a magnetic recording system employing the present invention; Fig. 2 is a simplified block diagram showing a channel chip having features of the present invention; Fig. 3 is a block diagram showing a typical digital detector and simplified harmonic sensor ofthe channel chip of Fig. 2; Fig. 4 is a block diagram showing a version of a harmonic sensor ofthe present invention; Fig. 5 is a block diagram showing another version ofthe harmonic sensor ofthe present invention. Detailed Description Referring to Fig. 1, a method and channel chip having features ofthe present invention can be employed in a conventional magnetic disk recording or storage system 10 connected to a computer system 12. The magnetic recording system 10 typically includes an HDA 14 which typically includes a spindle motor 16 for rotating at least one magnetic storage disk 18, and an actuator assembly 20 having an actuator motor 22 for positioning a transducer assembly 24 to read and write data from and to, respectively, the data storage disk 18. The magnetic recording system 10 also includes a microprocessor 25 typically concerned with servo control ofthe recording system 10, a control unit or controller 26, including a control processor 27, primarily controlling data flow communications with the computer system 12 via a system bus 28 and also controlling components ofthe recording system 10, a preamplifier 29 amplifying signals read by the transducer assembly 24, and the channel chip 30 processing data being transferred between the HDA 14 ofthe magnetic storage system 10 and the computer system 12. A simplified version ofthe channel chip 30 is shown in Fig. 2. As shown, the channel chip 30 receives an amplified signal from the preamplifier 29. The channel chip 30 includes a sampling digital detector 32 coupled to the preamplifier 29 for digitally sampling the signal read from the disk 18. The sampling digital detector 32 employed in the channel chip 30 ofthe present invention can be constructed to operate as any form of digital detector such as, for example, a Viterbi detector, a DFE (decision feedback equalizer), a PR4 (partial response mode 4), EPR4 (extended partial response mode 4), or other known digital detectors. A harmonic sensor 34 is coupled to receive digital samples from the sampling digital detector 32. The harmonic sensor 34 processes the digital samples to provide measurements used to calculate the spectral content ofthe read signal. Details ofthe harmonic sensor 34 will be described below with respect to Figs. 4 and 5. The channel chip 30 provides the harmonic sensor 34 measurements to the microprocessor 25 via the control unit 26. The microprocessor 25 can be a conventional intergrated circuit processor chip which has the capability of performing floating point arithmetic, or simply the ability to do integer mathematics. An embodiment ofthe sampling digital detector 32 of Fig. 2 is shown in greater detail in Fig. 3. In this embodiment, the sampling digital detector 32 comprises a conventional variable gain amplifier 320 coupled to receive the amplified signal from the transducer assembly 24. The variable gain amplifier 320 is set to a fixed value, and is not changed during operation ofthe method ofthe present invention. A conventional analog filter 322 is coupled to receive a signal output from the variable gain amplifier 320, and to filter the received signal. The filtered analog signal is converted to a discrete waveform of multibit digital samples by an analog-to-digital (A/D) converter 324 which is connected to the analog filter 322. The A/D converter 324 is also connected to have its converted digital output filtered by a linear digital filter 326. Typically, the linear digital filter 326 is a conventional finite impulse response digital filter. Additionally, the sampling digital detector 32 includes a bit detector 328 which processes the filtered digital waveform to a bit sequence. As discussed above, virtually any type of sampled or sampling digital detector can be used, such as a Viterbi detector, DFE, PR4 or the like. Referring to Fig. 4, a preferred embodiment ofthe harmonic sensor or accumulator 34 will now be described. The embodiment ofthe harmonic sensor 34 shown in Fig. 4 includes a modulo counter 340, a demultiplexer or demux 342, a multiplexor or mux 344, and a plurality of registers 346. Preferably, the modulo counter 340 is a modulo-(N/k) counter. Preferably also, the demux 342 is a 1 :(N/k) demux having a single multibit input and (N/k) multibit outputs, and the mux 344 is a (N/k): 1 mux having (N/k) multibit inputs and a single multibit output. Both the demux 342 and the mux 344 include a control signal input which receives the count from the modulo counter 340. Preferably, the harmonic sensor 34 includes (N/k) registers 346. The (N/k) outputs from the demux 342 are respectively connected to inputs ofthe (N/k) registers 346, and outputs ofthe (N/k) registers 346 are connected to the (N/k) inputs ofthe mux 344. Additionally, the harmonic sensor 34 includes an adder circuit 348 preferably having two multibit inputs and a single multibit output. One input ofthe adder circuit 348 is connected to receive the output from the mux 344, while the other input is connected to receive a discrete sample from the sampling digital detector 32. The output ofthe adder circuit 348 is connected to the input ofthe demux 342. While the embodiment ofthe harmonic accumulator 34 described above and shown in Fig. 4 includes (N/k) registers 346 and a modulo-(N/k) counter 340, one skilled in the art would readily recognize that the harmonic accumulator 34 could be simplified for signals having a period N being an even integer. For these cases, the accumulator 34 would include (N/2k) registers 346 and a modulo-(N/2k) counter 340. An alternative version ofthe harmonic sensor 34 is shown in Fig. 5. In this version, the harmonic sensor 34 includes a single register 341, a selection circuit 343, and an arithmetic unit 345. Preferably, the selection circuitry 343 includes an input connected to receive digital samples from the sampling digital detector 32, and an output connected to an input ofthe arithmetic unit 345. The selection circuitry 343 ofthe harmonic sensor 34 preferably is configured by the control unit 26 to select a particular digital sample from the sampling digital detector 32 as a starting point from which the selection circuitry 343 starts selecting samples from the sampling digital detector 32. The arithmetic unit 345 has a first input coupled to receive the output from the selection circuitry 343, as described above, and a second input coupled to receive contents of the register 341. Preferably, the arithmetic unit 345 is configured as an adder subtracter which alternatively adds and substracts the output from the selection circuitry 343 to and from, respectively, the contents ofthe register 341. The arithmetic unit 345 has an output coupled to store its computed sum/difference into the register 341. Operation ofthe channel chip 30 performing the method ofthe present invention will now be described. From the discussion in the Background section above, it is seen that using Eqs. 5, the computations in Eqs. 4 can be simplified by summing every (N/k) th sample ofthe signal x n , then scaling the sum by an appropriate phase ofthe sine or cosine function. Eqs. 4 can thus be rewritten as, M-N-l M-N-l (M-N)Avg(ak) = cos(θ-2ϋ_) • _ χ n + cos(l -2ϋ.) - _ χ n + . . . 2 N n=0,(N/k),(2N/k).. . . N n=I,(l+N/k),. . . M-N-l . . . + cos((N-l}22k) • _ Xn k N n=((N/k)-l),((2N/k)-l),. . . and (Eqs. 6) M-N-l M-N-l (M±l)Avg(bk) = sin(θ- 2 U.) • _ x n + sin(l-2J.) • _ χ n + . . . 2 N n=0,(N/k),(2N/k),. . . N n=l,(l+N/k),. . . M-N- l . . . + sin((N-l)-2!k) . _ X|l . k N n=((N/k)-l),((2N/k)-l),. . . Eqs. 6 show that the average coefficients for the k th harmonic of a periodic signal can be computed by accumulating (N/k) summations and scaling each ofthe summations by a sine or cosine term. The harmonic sensor 34 is implemented in the channel chip 30 ofthe present invention to perform the (N/k) summations necessary for the computations of Eqs. 6, and the subsequent scaling by sine and cosine terms are performed by the microprocessor 38. Preferably, (N/k) is chosen to be a small integer so that the number of summations is kept to a small number. Furthermore, if (N/k) is chosen to be an even integer, the number of summations can be further reduced by recognizing the fact that cos(x+π) = -cos(x) and sin(x+π) = -sin(x). Taking advantage of these equivalencies, the summations can be reduced such that every (N/2k) th sample ofthe periodic signal is summed, and a total of (N/2k) summations are accumulated. Thus, if (N/k) is chosen to be an even integer, Eqs. 6 can be rewritten as M-N-l M-N-l (Mϋ)Avg(ak) = cos(θ-2M.) . _ ( Xn . Xn . N/2k) + cos ( 1 -2*) • _ (x n -x n . N/2k ) + . . . 2 N n=0,(N/k),(2N/k),. . . N n=l,(l+N/k),. . . M-N-l . . . + C θ s((N-l)-2!k) • _ (χ n -χ n . N/2k ) k N n=((N/k)-l),((2N/k)-l),. . . and (Eqs. 7) M-N-l M-N-l (M-N)Avg(bk) = sin(θ*21k) . _ (χ n -χ n . N/2k ) + sin(l -2*) - _ (x n -x n . N/2k ) + . . . 2 N n=0,(N/k),(2N/k),. . . N n=l,(l+N/k),. . . M-N-l sin((N-l)-2Mc) . _ (χ n -χ n . N/2k ) k N n=((N/k)-I),((2N/k)-l),. . . In operation, the channel chip 30 having features ofthe present invention receives an analog periodic signal from the transducer assembly 24. The analog signal is amplified by a preamplifier 29 then passed to a sampling digital detector 32 ofthe channel chip 30. The amplified signal is passed to a variable gain amplifier 320 ofthe sampling digital detector 32. Tthe variable gain amplifier 320 is set to a fixed value rather than being variable. The analog signal is then filtered by an analog filter 322 before being converted to a digital signal by an analog-to-digital (A/D) converter 324. The converted digital signal is output as time discrete multibit samples to be filtered by a linear digital filter 326, then converted to a bit sequence by a digital detector 328. In one version ofthe method, the digital samples are transferred to the harmonic sensor 34 for summation from the A/D converter 324 via a path marked by point A shown in Fig. 3. In an alternative version, the digital samples are transferred for summation by the harmonic sensor 34 from the linear digital filter 326 via a path marked by point B since most measurements involve the ratio of two signals. In one embodiment ofthe method, (N/k) summations are performed by the harmonic sensor or accumulator 34 shown in Fig. 4 in the following manner. The harmonic accumulator 34 is initialized by setting the contents ofthe registers 346 to zero. The digital samples taken from either point A or point B of Fig. 3 are passed to the adder circuit 348 and each consecutive sample is added to contents of one ofthe (N/k) registers 346, then the sum is stored back into one ofthe registers 346. The contents of a particular register 346 which is to be added to the received sample is selected by a (N/k): 1 mux 344 based on an ouput count from the modulo-(N/k) counter 340 which is initially set to one. Similarly, the particular register 346 into which the sum ofthe adder circuit 348 is to be stored is selected by the output ofthe modulo-(N/k) counter 340. For a first sample, the adder circuit 348 receives the first sample and the contents of register one, and performs the addition. The sum is output to the 1 :(N/k) demux 342 which then transfers the sum to register one. As a next sample is received, the modulo-(N/k) counter 340 is incremented to two and the next sample is added to the second register and stored back in the second register in the manner described for the first sample. This process continues until the (N/k) th sample has been added to the (N/k) th register 346. When an ((N/k)+l)*h sample is received, the modulo-(N/k) counter 340 is reset to the value one, and the ((N/k)+l ) th sample is added to the contents ofthe first register 346. The above described steps are repeated until all samples ofthe digital signal or waveform have accumulated in the registers 346. The (N/k) summations are then transferred to the microprocessor 38 ofthe channel chip 30 for performing the appropriate scalings by the (N/k) phases of sine and cosine, to compute the harmonic coefficients as set forth in Eqs. 6. In another embodiment of the method, (N/2k) summations are performed by the harmonic sensor or accumulator 34 shown in Fig. 5 in the following manner. In this embodiment, an analog signal recorded on the data storage disk 18 is received and processed by the preamplifier 29 and sampling digital detector 32 ofthe channel chip 30 as described above. Similar to the embodiment described above, consecutive digital samples ofthe digitized waveform can be received by the harmonic sensor 34 shown in Fig. 5 via points A or B of Fig. 3. The consecutive digital samples are received by selection circuitry 343 ofthe harmonic sensor 34. The selection circuitry 343 is configured to select every (N/2k) th sample ofthe digitized waveform based on a starting point control signal received from the control unit 26 ofthe magnetic recording system 10. As the (N/2k) th samples are selected by the selection circuitry 343 the samples are alternately added and substracted to and from, respectively, contents of a register 341 by an arithmetic unit 345, and the result ofthe arithmetic unit 345 is stored back into the register 341. This process of alternately adding and substracting every (N/2k) th sample is repeated until a last sample ofthe digitized waveform is received by the selection circuitry 343. The result accumulated in the register 341 when an end ofthe waveform is reached is then transferred to the microprocessor 38, and a second pass ofthe recorded analog signal is performed. During the second pass ofthe recorded signal, the starting point is typically incremented by one, and the above steps are carried out with this new starting point from which the selection circuitry 343 starts selecting every (N/2k) th sample. The (N^k) 1 * 1 samples are accumulated in the register 341 as described above, and additional passes ofthe recorded signal are performed, each with new starting points, until all (N/2k) distinct phases ofthe signal are accumulated and transferred to the microprocessor 38. The (N/2k) summations transferred to the microprocessor 38 are then scaled and the harmonic coefficients according to Eqs. 7 are computed. The embodiments ofthe harmonic sensor 34 shown in Figs. 4 and 5 are two implementations which have diverse consequences. According to the architecture and method of Fig. 4, the summations required to compute the harmonic coefficients can be obtained during a single read pass ofthe data storage disk. The ability to obtain the necessary summations in a single pass ofthe data yields accurate measurements in a time efficient manner. However, the embodiment of Fig. 4 requires more components and increases the size ofthe channel chip 30, relative to the embodiment of Fig. 5, and thus is more expensive to manufacture. In comparison, the architecture and method of Fig. 5 is very inexpensive to implement since very few components are needed. However, since (N/2k) separate passes are required to obtain the (N/2k) summations needed to compute the harmonic coefficients, this embodiment is slower and could produce less accurate measurements due to distortions occurring with each pass to read the data. Practical Applications The following discussion shows some examples of how the channel chip and method having features ofthe present invention can be used to monitor recording system parameters and optimize performance ofthe magnetic recording system in which the channel chip is implemented. The above described harmonic sensor 34 and spectral analysis method can be used to determine nonlinear transition shift (NLTS) of the recording system. To do so, a bit pattern whose k th harmonic indicates nonlinearity is selected and recorded on the data storage disk 18. By selecting a bit pattern of length N=20, whose 5 th harmonic indicates nonlinearity, the computations for calculating the Fourier coefficients can be simplified. One such bit pattern that can be used is: 10000011111000000000. Here, the sine and cosine functions are equal to 1, 0, or -1 for each ofthe possible summations in Eqs. 6. Using Eqs. 7, the coefficients ofthe fifth harmonic ofthe N=20 bit pattern are computed as Avg(ak) α Σ (x n - x n . 2 ) and Avg(bk) α Σ (x n - x n-2 ). (Eqs. 8) n=0,4,8, n=0,4,8, The proportionality symbol, α, is used instead of scaling by N=20 times the number of recorded cycles (M). In terms ofthe register 346 values, as = Regl-Reg3 and bs = Reg2- Reg4. The amplitude, p, can then be computed from Eqs. 3. A reference square wave bit pattern having length N=20 is also recorded and the harmonic coefficients are computed according to Eqs. 8. The computed coefficients are then used to determine a reference amplitude, p r , according to Eqs. 3. The percent NLTS can then be determined using the two calculated amplitudes by: % NLTS = (2/')(p/p r ). The reference amplitude, p r , is typically computed from measured data for a simple reference square wave sequence, such as 100...100..., where transitions are so far apart that nonlinear demagnetizing fields are negligible. The above procedure can be implemented and performed by the harmonic sensors 34 of either Figs. 4 or 5. If the harmonic sensor 34 of Fig. 4 is used, the recorded signals are each read in a single pass and the four separate summations for each 20-bit pattern are computed in one pass each. If the harmonic sensor 34 of Fig. 5 is used, each 20-bit pattern must be read twice to compute the necessary summations, where the odd samples are computed in the first pass and the even samples are read in the second pass. Another application for which the method and channel chip 30 ofthe present invention can be used is to determine an overwrite parameter of a head/media combination. Typically this measurement is made by writing a low frequency square wave pattern at frequency f>, and then writing a high frequency square wave pattern with frequency f n , directly over the low frequency pattern. The change in signal amplitude at the low frequency f- that occurs after writing the high frequency f n is known as the overwrite (OW) ofthe head/media combination. The OW measurement process can be easily implemented by the harmonic sensor 34 and channel chip 30 ofthe present invention. One must first choose the low and high frequencies at which to perform the OW measurements. Typical choices for the ratio of high to low frequency are, for example, a 2: 1 ratio, a 4: 1 ratio, or a ratio equal to the ratio of the highest to lowest frequency used in the modulation code of the particular system being measured. To perform the OW measurements using the channel chip 30 ofthe present invention, a track is first DC erased, a square wave pattern having the chosen low frequency is written, the square wave pattern is then read and the harmonic sensor 34 performs the summations according to Eqs. 6 or 7. The accumulated results are passed to microprocessor 38 for computation ofthe Fourier coefficients, and the amplitude pi can be computed according to Eq. 3. Next, a square wave pattern having the chosen high frequency is written directly over the low frequency pattern, and the above procedure is repeated to calculate the residual p n ofthe low frequency signal. The OW is then determined as OW = p|/ph- A further application for which the method and channel chip 30 of the present invention can be used is to monitor fly height changes. Conventional methods of determining fly height, such as that taught in U.S. Patent No. 4,777,544 issued to Brown et al., measure fly height based on sensing signal harmonics using a tuneable synthesizer to frequency modulate the signal down to a fixed frequency bandpass filter. Such methods require complex hardware to measure the signal harmonics and determine fly height. The present invention as described above simplifies the process of measuring the signal harmonics, which can then be used in the known manners for calculating fly height, to monitor fly height changes. The present invention offers many advantages over the prior art. The present invention provides a simplified, quick and inexpensive way to measure spectral content of signals recorded in a magnetic disk storage system. The present invention can be implemented in an existing storage system by adding a simple harmonic sensor comprising an arithmetic unit and a register or registers, to a channel chip ofthe storage system. The harmonic sensor facilitates summations of digital samples ofthe recorded signal, which are required for determining signal harmonics according to mathematical models ofthe signal. Because the summations accumulated by the harmonic sensor 34 of the present invention are based on digital sampling ofthe recorded signal, the spectral measurements provided by the present invention are more accurate and reliable than the prior art methods. Furthermore, the present invention facilitates and simplifies measurements of harmonic components which can be used to monitor and optimize various recording system parameters. Additionally, the ability to monitor the recording system parameters using the new harmonic sensor in the channel or detector chip is an important advancement. Changes in the system parameters are often indications of system degradation, the ability to monitor the system parameters enables detection of problems before the system fails. Thus, these monitoring capabilities enable improved system quality and integrity. While the present invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and detail can be made therein without departing from the spirit and scope ofthe invention as defined by the appended claims. For example, the described versions ofthe harmonic sensor, or accumulator, are examples of architectures defining two extremes in a tradeoff between speed of execution and size and cost of circuitry. The two versions are exemplary, and alternative intermediate implementations are available to those skilled in the art. Additionally, the present invention can be used in many other known applications requiring measurements of signal harmonics. Furthermore, the aspects ofthe present invention can be implemented within any digital communication system, and is not limited to a magnetic disk recording system. The disclosures and the description herein are purely illustrative and are not intended to be in any sense limiting.

Claims: What is claimed is: 1. A method of spectral analysis using a channel chip of a disk storage system for optimizing and monitoring operating parameters ofthe disk storage system, the disk storage system including at least one rotatable storage disk having a recording surface on which a periodic analog signal having a plurality of harmonic components is written, the method comprising steps of: (a) reading the periodic analog signal written on the rotatable storage disk; (b) converting the periodic analog signal into a discrete time periodic signal; (c) sampling the discrete time periodic signal at predetermined intervals to obtain a plurality of discrete samples; (d) accumulating the discrete samples in a register ofthe channel chip ofthe disk storage system to obtain a predetermined number of accumulated results; (e) scaling the accumulated results to obtain coefficients of a given harmonic component of the periodic signal; and (f) using the coefficients ofthe given harmonic component to determine an amplitude and a phase for the given harmonic component; wherein the amplitude and phase for the given harmonic component can be used to optimize the operating parameters for improved reliability and performance ofthe disk storage system. 2. The method of claim 1 wherein the channel chip comprises n registers and the step of accumulating the discrete samples further comprises: (i) adding a discrete sample to a contents of a particular register of the channel chip indicated by a modulo-n counter; (ii) incrementing the modulo-n counter by one; (iii) repeating steps (i) and (ii) until all ofthe plurality of discrete samples ofthe discrete time periodic signal have been accumulated; and (iv) transferring the contents of all registers to a microprocessor ofthe channel chip. 3. The method of claim 1 wherein the step of accumulating the discrete samples further comprises: (i) receiving one ofthe discrete samples as a starting sample; (ii) selectively accumulating predetermined discrete samples in the register ofthe channel chip, the predetermined ones ofthe discrete samples selected based on a relationship with the starting sample; (iii) transferring contents ofthe register to a microprocessor of the channel chip; (iv) receiving a different one ofthe discrete samples as the starting sample; and (v) repeating steps (ii)-(iv) until all of the plurality of discrete samples ofthe discrete time periodic signal have been accumulated and transferred to the microprocessor of channel chip. 4. The method of claim 3 wherein the step of selectively accumulating predetermined discrete samples in the register comprises alternately adding and subtracting the selected discrete samples to the contents ofthe register. 5. A channel chip for spectral analysis of a periodic waveform in a disk recording system, the disk recording system including a disk assembly, a microprocessor, a controller having a control processor, and preamplifier circuitry, the periodic waveform being recorded on a data storage disk ofthe disk assembly as an analog signal, the channel chip comprising: (a) a sampling digital detector connected to the preamplifier circuitry for receiving an amplified analog signal and converting the amplified signal into a discrete sequence of digital samples; and (b) a harmonic sensor connected to the sampling digital detector for selectively accumulating predetermined digital samples to measure spectral content ofthe analog signal; wherein the accumulated digital samples ofthe harmonic sensor are transferred to the microprocessor for determining characteristics ofthe analog signal in response to the measured spectral content ofthe analog signal, to optimize operating parameters ofthe disk recording system and to monitor health ofthe recording system, wherein the optimized operating parameters enable improved reliability and performance of the disk recording system. 6. The channel chip of claim 5, wherein the periodic waveform has a period N and the harmonic sensor is capable of measuring a kth harmonic ofthe periodic waveform, and wherein the harmonic sensor comprises an accumulator for selectively accumulating the samples ofthe ofthe sequence of digital samples. 7. The channel chip of claim 6, wherein the accumulator comprises: (i) a bank of N/k registers for selectively accumulating the sequence of digital samples; and (ii) a modulo-(N/k) counter for indicating which ofthe N/k registers an individual sample ofthe sequence of digital samples is to be accumulated in, wherein the modulo-(N/k) counter is initially set to one when the analog signal is received from the transducer, a first sample ofthe sequence of digital samples is accumulated in the first register, and the modulo-(N/k) counter is incremented and consecutive samples ofthe sequence of digital samples are accumulated in the register indicated by the modulo-(N/k) counter, and wherein as the consecutive samples are accumulated, the samples are added to contents of the register indicated by the modulo-(N/k) counter. 8. The channel chip of claim 7, wherein the accumulator further comprises: (iii) a demultiplexor having a single input connected to receive a sum of samples and (N/k) outputs respectively connected to the (N/k) registers, the demultiplexor being responsive to the modulo-(N/k) counter for selecting which ofthe (N/k) registers the received sum of samples is to be accumulated in; (iv) a multiplexor having (N/k) inputs respectively connected to receive the contents ofthe (N/k) registers and a single output, the multiplexor being responsive to the modulo-(N/k) counter for selecting the contents of one ofthe (N/k) registers to which a sample ofthe sequence of digital samples is to be added; and (v) an adder circuit having a first input connected to receive the sequence of digital samples, a second input connected to receive the output from the multiplexor and an output connected to the demultiplexor, the adder circuitry receiving the sequence of digital samples one sample at a time, and summing a received sample of the sequence of digital samples and the contents of one of the (N/k) registers output from the multiplexor, wherein (N/k) accumulations are obtained after a single read pass ofthe analog signal. 9. The channel chip of claim 6, wherein the accumulator comprises: (i) selection circuitry, configured responsive to a control signal from the controller, for selectively receiving predetermined samples ofthe sequence of digital samples from the sampling digital detector; (ii) a register in which the samples from the sequence of digital samples are accumulated; and (iii) an adder substracter circuit having a first input connect to the sampling digital detector, a second input connected to the register and an output connected to the register, the adder substracter circuit for alternatively adding and substracting the received sample to and from contents of the register, wherein the control signal indicates to the selection circuitry a starting point ofthe sequence of digital samples at which to select a starting sample from the sampling digital detector, the starting sample is added to the contents ofthe register and stored back into the register, every (N/2k)th sample is then received as subsequent samples and alternatively substracted and added to the contents of the register until an end of the waveform is reached, and when the end of the waveform is reached the contents of the register is passed to the microprocessor, and wherein subsequent read passes ofthe analog signal are performed such that the starting point is incremented and every (N/2k)th sample is selected for each subsequent read pass, and the subsequent read passes are performed until all (N/2k) phases are accumulated and passed to the microprocessor. 10. The channel chip of claim 6 wherein the sampling digital detector comprises: (i) a variable gain amplifier set to a constant gain; (ii) an analog filter connected to an output of the variable gain amplifier for filtering the analog signal received from the variable gain amplifier; (iii) an analog to digital (A/D) converter connected to the analog filter for sampling the filtered signal and converting the signal into the sequence of digital samples. 11. The channel chip of claim 10 wherein the sampling digital detector further comprises a digital filter for filtering the sequence of digital samples.

Inventors: BAKER BILL R, FITZPATRICK JAMES, BAKER, BILL, R., FITZPATRICK, JAMES
Applicants: QUANTUM CORP, QUANTUM CORPORATION
Application year: 1997
Main classification: G11B5
IPC codes: G01R29, G11B5, G11B20, G11B27