Optical disk, optical disk device, and method of reproducing information on optical disk

Abstract: The present invention is aimed at providing an optical disk, an optical disk device, and an optical disk reproduction method, for allowing for stable and efficient reading of address information. The optical disk includes a plurality of tracks each divided into a plurality of recording sectors. Each of the recording sectors includes a header region (52). The header region (52) includes address information (ID 1...4) for identifying the position of the corresponding recording sector and address synchronous information (AM) for identifying the recording position of the address information for bit synchronization. The address information (ID) has been modulated using a run length limit code of a maximum inversion interval of T max bits (T max is a natural number), and the address synchronous information (AM) includes two patterns of which inversion interval is (T max + 3) bits or more, so that the reproduced signal of the address synchronous information (AM) is distinguished from the reproduced signal of other information.

Description: TECHNICAL FIELD The present invention relates to an optical disk, an optical disk device, and an optical disk reproduction method, for recording/reproducing digital signals. BACKGROUND ART In recent years, optical disk devices have attracted attention as means for recording/reproducing a large capacity of data, and are under active technical developments for achieving higher recording density. Presently prevailing rewritable optical disks include spiral-shaped groove tracks composed of concave and convex portions (each having a width of about 50%) formed on a surface of a disk substrate at a pitch of 1 to 1.6 µm. On the surface of the substrate, a thin film including a recording material (e.g., Ge, Sb, and Te in the case of a phase-change type optical disk) as a component is formed by a method such as sputtering. The disk substrate is fabricated in the following manner. First, a stamper is produced from a prototype where concave grooves and pits for sector addresses and the like are formed by cutting by light beam irradiation. Using such a stamper, the disk substrates made of polycarbonate and the like are mass-produced. The rewritable optical disks require sector-unit management for data recording and reproduction. Accordingly, at the fabrication of the disks, concave and convex portions (pits) are often formed on a recording surface, simultaneously with the formation of guide grooves for tracking control, so as to record address information of each sector. Each track of the optical disk with the above structure is irradiated with a light beam having a predetermined recording power, so as to form recording marks on the recording thin film. The portions irradiated with the light beam (the recording marks) have different optical characteristics (reflection characteristics) from the other portions of the recording thin film. Thus, the recorded information can be reproduced by irradiating the track with a predetermined reproduction power and detecting light reflected from the recording film. In the following description, the pits of physical concave and convex portions and the recording marks obtained by a change in the optical characteristics of the recording thin film are generically referred to as "marks", unless otherwise specified. The pits are read-only marks once formed, while the recording marks are rewritable. At the reproduction of recorded information, the two types of marks are read as changes in the amplitude of reproduction signals. The concave and convex portions as used herein refers to the shapes as are viewed from a reproduction beginning of the optical disk device. In other words, the "pits" refer to the convex portions as are viewed from the reproduction head, and the "grooves" also refer to the convex portions. Techniques for achieving an optical disk with a high recording density include increasing the recording density in the track direction and increasing the recording density in the linear velocity direction. Increasing the recording density in the track direction includes reducing the distance between tracks (the track pitch). One technique for reducing the track pitch is land/groove recording where signals are recorded both on convex tracks (groove portions) and concave tracks (land portions). The land/groove recording realizes double recording density, compared with the case of recording signals on either the groove porions or the land portions, if the other conditions are the same. One technique for increasing the recording density in the linear velocity direction is referred to as mark length recording where both ends of a mark are made to correspond to "1" of modulation data. Figure 1 illustrates an example of the mark length recording in comparison with inter-mark recording. Referring to Figure 1 , a sequence Y represents digital data modulated using a run length limit code. The run length limit code as used herein refers to a code sequence where the number of continuous "0"s interposed between every adjacent "1"s (hereinbelow, called the zero run) is limited to a predetermined number. The interval (length) from one "1" to the next "1" in the sequence Y is called an inversion interval. The limits, i.e., the minimum and maximum values of the inversion interval of the sequence Y are determined by the limitation of the zero run. Such values are called the minimum inversion interval and the maximum inversion interval. When the sequence Y is recorded using the inter-mark recording (PPM; pit position modulation), the "1" of the sequence Y corresponds to a recording mark 101, and the zero run corresponds to a space 102 . When the sequence Y is recorded using the mark length recording (PWM; pulse width modulation), the recording state, i.e., whether the recording mark 101 or the space 102 , is switched by the appearance of "1" in the sequence Y . When the mark length recording is employed, the inversion interval corresponds to the length of the recording mark 101 or the space 102 . When a run length limit code of which the minimum inversion interval is 2 or more is used, the mark length recording may have an increased number of bits per unit length, compared with the inter-mark recording. For example, consider the case where the minimum value of the physical size of a mark which can be formed on a disk (called a mark unit) is the same in both the mark length recording and the inter-mark recording. As is observed from Figure 1 , while the inter-mark recording utilizes three mark units to record data of the minimum code length (three bits, "100", in the sequence Y ), the mark length recording utilizes only one mark unit. For example, while the recording density in the inter-mark recording is approximately 0.8 to 1.0 µm/bit, the recording density in the mark length recording is approximately 0.4 µm/bit. In general, the tracks on the optical disk are divided into recording sectors which represent minimum access units. Address information is prerecorded on each recording sector as described above. By reading the address information, the access to the recording sectors for data recording/reproduction is possible. Figure 2A illustrates a signal format of each recording sector of a rewritable optical disk which is in accordance with ISO (see ISO/IEC 10090). A recording sector 103 begins with a header 104 where addressing information for reading address information is prerecorded by forming concave and convex portions on the recording surface. A recording field 105 stores user data where digital data is modulated using a (2,7) modulation code for the inter-mark recording. Figure 3 shows a conversion table of (2,7) modulation codes. As is observed from Figure 3 , by the (2,7) modulation, i-bit digital data (i = 2, 3, 4) is converted into a 2×i-bit code sequence. The (2,7) modulation codes are run length limit codes where the zero run is limited between 2 and 7. Figure 2B shows the construction of the header 104. A sector mark SM is provided so that the optical disk device can identify the beginning of the recording sector without clock reproduction by a phase locked loop (PLL). As shown in Figure 2C , the sector mark SM includes a pattern using comparatively long marks. Since the sector mark SM has this predetermined pattern, and the amplitude of the reproduction signals thereof is large, the sector mark SM is distinguishable from other data recorded using the inter-mark recording. The position of the header 104 is detected by detecting the sector mark SM , thereby to reproduce the address information. VFO regions VF01 and VF02 shown in Figure 2B are provided so that the optical disk device can obtain bit synchronization of reproduction signals using a clock reproduction by the PLL. A 2-zero run sequential pattern is recorded using the inter-mark recording. Address marks AM are provided so that the optical disk device can identify the byte synchronization of subsequent address fields ID1 , ID2, and ID3 . Each of the address marks AM includes a pattern as shown in Figure 2D recorded using the inter-mark recording technique. The pattern of the address mark AM includes a pattern of T max + 1 = 9 bits where T max is a maximum inversion interval of the (2,7) modulation code (T max = 8). This pattern does not appear in data recorded by the (2,7) modulation code. Each of the address fields ID1 , ID2 , and ID3 includes: address information composed of track numbers, sector numbers, and the like; and cyclic redundancy check (CRC) codes for error detection during data reproduction, which are subjected to the (2,7) modulation and recorded using the inter-mark recording. A postamble PA is provided to indicate the end of the (2,7) modulated data in the address field ID3 . Figure 4 shows an example of signal amplitudes obtained when information recorded on the header 104 is reproduced by the optical disk device. As is observed from Figure 4 , the amplitudes of the reproduced signals are proportional to the lengths of the corresponding marks. The amplitude of the reproduced signal of the sector mark SM which has a long length is larger than that of the reproduced signal of other data. This allows for the identification of the sector mark SM by detecting the envelope of the reproduced signal waveform, and thus the detection of the beginning of each recording sector. In the above example, all of the (2,7) modulated data is recorded using the inter-mark recording. However, in an optical disk having the header 104 , when data is recorded using the mark length recording for improving the recording density, the marks recorded in the address fields ID1 to ID3 of the header 104 and the marks recorded in the recording field 105 have a certain length determined by the zero run limitation of the modulation code. Accordingly, the amplitude of the reproduced signal of data recorded using the mark length recording becomes large, compared with that recorded using the inter-mark recording where each mark corresponds to the 1-bit long "1". In the mark length recording, therefore, the difference in the signal amplitude (or the difference in the pattern) between the sector mark SM and the other portions becomes small compared with the case of the inter-mark recording. This makes it difficult to detect the beginning of the recording sector 103 by the envelope. Moreover, when the above-described address mark AM is used, an erroneous detection of the address mark AM due to an erroneous bit shift of "1" may occur. For example, a code sequence obtained by the (2,7) modulation of digital data {...10110011...} is converted into {...0100100000001000...} from a conversion table such as that shown in Figure 3 . At this time, the pattern of the address mark AM is {0100100000000100} as shown in Figure 2D. If "1" of the above (2,7) modulated pattern shifts by one bit, the resultant pattern is identical to the address pattern AM, which will cause erroneous detection. The document EP-A-0 461 912 describes an optical disk comprising a plurality of tracks each divided into a plurality of recording sectors, wherein each of the plurality of recording sectors includes a header region, the header region includes a plurality of address regions, and each of the address regions includes an address information region ID and a postamble region which is provided following an address information region. In view of the foregoing, the objects of the present invention are to provide an optical disk where address information can be read reliably even when high recording density is achieved by employing mark length recording and the like. DISCLOSURE OF INVENTION Thus, the present invention concerns an optical disk as defined in the appended claims. BRIEF DESCRIPTION OF DRAWINGS Figure 1 is a view for explaining the mark length recording and the inter-mark recording. Figure 2A is a view illustrating a signal format of a recording sector of a conventional optical disk. Figure 2B is a view illustrating a header of the conventional optical disk. Figure 2C is a view illustrating a recording pattern of a sector mark of the conventional optical disk. Figure 2D is a view illustrating a recording pattern of an address mark of the conventional optical disk. Figure 3 illustrates a modulation table of (2,7) modulation codes. Figure 4 is a view illustrating an example of reproduced signal waveforms at the header of the conventional optical disk. Figures 5A to 5C are views for explaining a construction of an optical disk of one example not forming part of the present invention. Figure 6 is a view illustrating an exemplary recording pattern of a VFO region of the optical disk of the example not forming part of the present invention. Figures 7A to 7C are views illustrating exemplary recording patterns of an address mark of the optical disk of the example not forming part of the present invention. Figures 8A to 8D are views illustrating exemplary recording patterns of the address mark of the optical disk of the example not forming part of the present invention. Figure 9 is a view illustrating an exemplary recording pattern of the address mark of the optical disk of the example according to the present invention. Figure 10 is a block diagram of an optical disk device of one example not forming part of the present invention. Figure 11 is a block diagram of an exemplary inner construction of a reproduction system shown in Figure 10 . Figure 12A is a block diagram of an exemplary inner construction of a VFO detection circuit of the example not forming part of the present invention. Figure 12B is a view illustrating the construction of a VFO detection table in the example not forming part of the present invention. Figure 13 is a timing chart of exemplary waveforms of various signals used in the optical disk device of the example not forming part of the present invention. Figure 14 is a timing chart of exemplary waveforms of various signals used in the optical disk device of the example not forming part of the present invention. Figure 15 is a flowchart of an exemplary process after the turning-on of a system control of the optical disk device of the example not forming part of the present invention. Figure 16 is a flowchart of an exemplary process of the system control of the optical disk device of the example not forming part of the present invention. Figure 17A is a view illustrating a signal format of a recording sector of an optical disk of an example according to the present invention. Figure 17B is a view illustrating a signal format of a header region of the optical disk of the example according to the present invention. Figure 18A is a block diagram of a modulation circuit for a state modulation code in the example according to the present invention. Figure 18B is a view illustrating an exemplary content of a conversion table shown in Figure 18A. Figure 18C is a block diagram of the construction of a demodulation circuit for the state modulation code in the example according to the present invention. Figures 19A and 19B are views illustrating exemplary recording patterns for a postamble in the example according to the present invention. BEST MODE FOR CARRYING OUT THE INVENTION Hereinbelow, the present invention will be described by way of example with reference to the relevant drawings. (Example 1) Figure 5A schematically illustrates an optical disk 1a of the first example not forming part the present invention. As shown in Figure 5A , the optical disk 1a has tracks 1b formed in a spiral shape. Each track 1b is divided into recording sectors 1c in accordance with a predetermined physical format. As shown in Figure 5A, the recording sectors 1c are sequentially arranged in the circumferential direction to form the track 1b. Figure 5B illustrates a format of each recording sector 1c of the optical disk 1a of the first example according to the present invention. Referring to Figure 5B , the recording sector 1c starts with a header region 2 where addressing information for reading address information is prerecorded. A gap region 3 , a data recording region 4 , and a buffer region 5 respectively follow the header region 2 in this order. The gap region 3 has no data recorded thereon, but is used for power control of a semiconductor laser used for data recording/reproduction and the like. The data recording region 4 is used to record user data. Redundant data such as an error correction code is added to the user data, to form digital data. The digital data is modulated using a run length limit code where the zero run is limited to the range of 2 to 10. The modulated data is recorded on the data recording region 4 using the mark length recording. Such a run length limit code is called the (2,10) modulation code. The buffer region 5 is provided to absorb a rotational fluctuation of the optical disk and the like. In the header region 2 , information may be recorded as pits in a concave and convex shape on the recording surface, or as marks optically recorded in substantially the same manner as that used in the recording on the data recording region. As shown in Figure 5C , the header region 2 is divided into four address regions 6a , 6b , 6c , and 6d . Each of the address regions includes a VFO region, an address mark AM , and an address information region ID . For example, the address region 6a includes a VFO region VF01 , an address mark AM , and an address information region ID1 , while the address region 6b includes a VFO region VF02 , an address mark AM , and an address information region ID2 . In the conventional header 104 shown in Figure 2B , the sector mark SM precedes the pattern composed of the VFO region, the address mark AM , and the address field ID which is repeated three times. In this example, no sector mark is recorded on each header region 2 , but the address region, similar to the above pattern, which is composed of the VFO region, the address mark AM , and the address information region ID , is repeated four times. The VFO regions VF01 , VF02 , VF03, and VF04 are used so that an optical disk device can obtain clock reproduction from reproduced signals. As shown in Figure 6 , each VFO region has such a sequential pattern that includes 4-bit long marks and 4-bit long spaces appearing alternately. Each of the VFO regions may have the same length or different lengths. For example, if the VFO region VF01 is made longer than the other VFO regions VF02, VF03 , and VF04, stable clock reproduction is obtained at the beginning of the header region 2. Each address mark AM is provided so that the optical disk device can identify the position of the subsequent address information region ID to obtain bit synchronization therewith. Figure 7A shows an example of the address mark AM of this example. As shown in Figure 7A , marks are recorded on the optical disk using the mark length recording in accordance with the signal sequence (bit pattern) of the address mark AM . The resultant signal to be read has an amplitude in accordance with the pattern of marks and spaces (portions other than the marks). In this example, the address mark AM has a pattern which includes one 14-bit long mark and one 14-bit long space. The address information regions ID1, ID2, ID3 , and ID4 are representatively denoted as an address information region ID . With respect to the address information region ID , digital data composed of data including address information such as the track number and the sector number and a predetermined error detection code added thereto are recorded using the mark length recording, after the digital data are modulated using a (2,10) modulation code. Since the maximum inversion interval of the (2,10) modulation code is 11, no marks or spaces having a length of 12 bits or more are included in the pattern in any of the address information regions ID and the data recording regions. Even if the 11-bit long mark in the address information region ID or the data recording region is erroneously reproduced as a 12-bit long mark due to an edge shift of the mark or the like, and furthermore the 14-bit long mark in the address mark AM is erroneously reproduced as a 13-bit long mark, the one-bit long difference still exists therebetween. Accordingly, unless the mark/space in either one of the regions is subjected to an edge shift by 2 or more bits, a failure to detect the 14-bit long mark in the address mark AM or an erroneous detection of a pattern in the address information region ID or the data recording region as a 14-bit long mark will not occur. In this way, the address mark AM can be detected without fail by recording two patterns (one mark and one space) having a length of T max + 3 bits or more where T max is the maximum inversion interval. As described above, the address mark AM includes two 14-bit long mark/spaces. This pattern reduces the probability of erroneous detection compared with a pattern including only one 14-bit long mark or space. Moreover, the pattern including only one 14-bit long mark or space can be used as a data synchronization detection pattern for the data recording region 4 . This makes it possible, not only to maintain the reliability of the data synchronization detection, but also to facilitate prevention of the data synchronization detection pattern from being erroneously detected as the address mark AM. Figures 7B and 7C illustrate other examples of the address mark AM . A pattern including two 14-bit long marks as shown in Figure 7B and a pattern including two 14-bit long spaces as shown in Figure 7C may be used as the address mark AM . Using the patterns as shown in Figures 7B and 7C , however, the entire recording pattern may be made one-sided in the balance of marks and spaces. If the entire recording pattern becomes one-sided, the low-frequency component of the pattern increases. The increase of the low-frequency components of the pattern varies the amount of the reproduced signal components in the servo frequency band, which affects the servo system. Accordingly, the amount of the low-frequency component of the pattern should preferably be as small as possible. Thus, the pattern as shown in Figure 7A is preferable where the appearance of the marks and the spaces is balanced. Figures 8A to 8D illustrate yet other examples of the address mark AM . The address mark AM shown in Figure 8A has a pattern composed of {6-bit long mark, 14-bit long space, 4-bit long mark, 4-bit long space, 14-bit long mark, 6-bit long space}. The address mark AM shown in Figure 8B has a pattern composed of {4-bit long mark, 14-bit long space, 6-bit long mark, 6-bit long space, 14-bit long mark, 4-bit long space}. The address mark AM shown in Figure 8C has a pattern composed of {5-bit long mark, 14-bit long space, 5-bit long mark, 5-bit long space, 14-bit long mark, 5-bit long space}. The address mark AM shown in Figure 8D has a pattern composed of {4-bit long mark, 14-bit long space, 4-bit long mark, 4-bit long space, 14-bit long mark, 4-bit long space}. In all of the above patterns, the total number of bits of the marks and the total number of bits of the spaces are equal to each other. Thus, these patterns include two 14-bit long mark/spaces and also include a reduced amount of low-frequency components. In the patterns shown in Figures 8A to 8D, the number of mark/space inversions is large compared with the patterns shown in Figures 7A to 7C. As the number of mark/space inversions increases, edge information increases and thus the error due to a bit shift occurs less easily. In other words, the patterns shown in Figures 8A to 8D have a smaller probability of causing erroneous synchronization detection due to a bit shift than the patterns shown in Figures 7A to 7C. In some cases, the processing of a modulation circuit, a demodulation circuit, and the like becomes simpler if the address mark AM has a length of an integer number of data bytes. Figure 9 illustrates a pattern of the address mark AM obtained by using a modulation code which modulates one data byte into 16 bits. The address mark AM is 48-bit long, i.e., 3-data byte long. The pattern is composed of {4-bit long space, 4-bit long mark, 14-bit long space, 4-bit long mark, 4-bit long space, 14-bit long mark, 4-bit long space}. The pattern of the address mark AM shown in Figure 9 includes a larger number of mark/space inversions than the pattern shown in Figure 7A . As the number of mark/space inversions increases, edge information increases and thus the error due to a bit shift occurs less easily as described above. In other words, the pattern shown in Figure 9 has a smaller probability of causing erroneous synchronization detection due to a bit shift than the pattern shown in Figure 7A. Figure 10 is a block diagram of an optical disk device 100 for recording/reproducing data on/from the optical disk 1a having the signal format described above. Referring to Figure 10, the optical disk device 100 includes a spindle motor 7 , a head 8 , a preamplifier 9 , a modulation circuit 11, a laser driving circuit 14, a reproduction system 16 , a system control 18 , and a servo system 50. The spindle motor 7 rotates the optical disk 1a at a predetermined number of revolutions. The head 8 incorporates a semiconductor laser, an optical system, an optical detector, and the like therein though these components are not shown. Laser light emitted by the semiconductor laser is converged by the optical system so that a light spot having a predetermined power for recording or reproduction is formed on a recording surface of the optical disk 1a to realize data recording/reproduction. Reflected light from the recording surface is converged by the optical system and converted into a current by the optical detector. The signal current output from the head 8 is further converted into a voltage and amplified by the preamplifier 9, so as to be output as a reproduced signal 10. The servo system 50 performs the rotational control of the spindle motor 7 , the phase control for moving the head 8 in the radial direction of the optical disk 1a , the focusing control for focusing the light spot on the recording surface of the optical disk 1a, and the tracking control for tracking the light spot along the center of the track. The modulation circuit 11 performs the (2,10) modulation for input data 12 , and outputs modulated data 13 to the laser driving circuit 14. During the reproduction, the laser driving circuit 14 outputs a laser driving signal 15 for driving the semiconductor laser incorporated in the head 8 to emit light with the power for reproduction. During the recording, the laser driving circuit 14 outputs the laser driving signal 15 for driving the semiconductor laser to emit light with the power for recording so that the mark length recording is performed on the data recording region 4 in accordance with the supplied modulated data 13 . The reproduction system 16 reproduces various data recorded on the header region 2 and the data recording region 4 from the reproduced signal 10 supplied from the preamplifier 9 , and outputs the data as reproduced data 17 . The system control 18 controls the operations of the modulation circuit 11, the laser driving circuit 14, the reproduction system 16 , and the servo system 50 based on the reproduced data 17 reproduced by the reproduction system 16 and a user's configuration 19 . Figure 11 is a block diagram illustrating an example of the internal construction of the reproduction system 16 . Hereinbelow, the method for reproducing address information 40 recorded on the header region 2 from the reproduced signal 10 will be described. As shown in Figure 11, the reproduction system 16 includes a clock reproduction circuit 20 , a binary circuit 21 , a VFO detection circuit 25 , a reproduction permit circuit 32 , an address demodulation circuit 30 , and a data demodulation circuit 39. The reproduced signal 10 received from the preamplifier 9 is input into the clock reproduction circuit 20 and the binary circuit 21 . The clock reproduction circuit 20 includes a PLL for generating a reproduction clock 22 synchronized with the reproduced signal 10 in frequency and phase. The binary circuit 21 equalizes the waveform of the reproduced signal 10 as required, to convert the signal into a binary pattern composed of "1" and "0". The binary circuit 21 outputs the converted pattern itself to the VFO detection circuit 25 as asynchronous binary data 23 , and simultaneously synchronizes the converted binary pattern with the reproduction clock 22 supplied from the clock reproduction circuit 20 to output as synchronous binary data 24. The synchronous binary data 24 is supplied to the address demodulation circuit 30 and the data demodulation circuit 39. The VFO detection circuit 25 detects the sequential patterns recorded on the VFO regions VF01 , VF02, VF03, and VF04 based on the asynchronous binary data 23, and outputs a VFO detection pulse 26 if predetermined sequential patterns are detected. Figure 12A illustrates an example of the internal construction of the VFO detection circuit 25. As shown in Figure 12A , the VFO detection circuit 25 includes a parallel conversion circuit 28, an oscillator 41, and a VFO detection table 42. The parallel conversion circuit 28 receives the asynchronous binary data 23 and a fixed clock 27 generated by the oscillator 41 . The parallel conversion circuit 28 latches the asynchronous binary data 23 at the timing of the fixed clock 27 and converts the asynchronous binary data 23 into parallel data 29 corresponding to continuous 32 clocks. The converted parallel data 29 is input into the VFO detection table 42 . The VFO detection table 42 is, for example, composed of a table as shown in Figure 12B which provides one-bit output from 32-bit input. The VFO detection table 42 outputs the VFO detection pulse 26 of "1" if the parallel data 29 sequentially input at the timing of the fixed clock 27 is a pattern composed of four-time repetition of an 8-bit pattern, {11110000} or {00001111}, or a pattern similar to this pattern. Otherwise, the VFO detection pulse 26 is "O". The first two lines of patterns in the VFO detection table shown in Figure 12B are detection patterns which are obtained when the frequency of the fixed clock 27 is substantially equal to the frequency of the reproduction clock and completely match with the 4-bit long mark/space repetition pattern, i.e., the recording pattern of the VFO region. The other patterns in the third and subsequent lines are more or less different from the recording pattern of the VFO region. These patterns are provided so that patterns can be detected even in the case where the amplitude of the reproduced signal 10 varies or in the case where the frequency of the fixed clock 27 and the frequency of the reproduction clock become more or less different from each other due to a rotational fluctuation of the optical disk 1a. By using the VFO detection circuit 25 with the above internal construction, the signals recorded on the VFO region can be detected with the fixed clock 27 corresponding to the frequency of a clock reproduced when the optical disk 1a is rotating at a predetermined number of revolutions. In this example, the parallel data 29 corresponding to 32 clocks are used for the detection of four periods of the 4-bit long mark/space pattern. The number of bits of the parallel data 29 is not limited to this number. An optimal number of bits may be selected so that an erroneous detection and an omission of detection are minimized. The frequency of the fixed clock 27 is not limited to the above-mentioned value. For example, if the frequency of the fixed clock is made to correspond to a quarter of the frequency of the reproduction clock, the pattern, {10101010} or {01010101} can be detected as the VFO pattern. The VFO detection circuit 25 is not limited to the circuit having the internal construction shown in Figure 12A . For example, since the sequential pattern includes a specific frequency component, such a specific frequency component may be detected directly from the reproduced signal 10 to detect the sequential pattern. The address demodulation circuit 30 detects the address mark AM using the synchronous binary data 24 and the reproduction clock 22, performs the (2,10) demodulation for the modulated data recorded on the subsequent address information regions ID1 , ID2, ID3, and ID4, and detects an error in the demodulated data. In this example, as described above, each header region 2 is composed of four repeated address regions each including the VFO region, the address mark AM , and the address information region ID. Accordingly, when address information is successfully reproduced without an error from two or more address information regions among the four address information regions ID1, ID2, ID3 , and ID4, the reproduced values are output to the system control 18 as the address information 40 . The address demodulation circuit 30 also outputs a sector synchronization pulse 31 simultaneously with the output of the address information 40 . The four repeated recordings on the address regions will now be described. The error rate for one address is about 10 -2 . Assuming that the address information is obtained (the address is readable) when at least two address regions among the four address regions are successfully reproduced, the probability of failing to obtain the address information is as follows. 4 C 3 × (10 -2 ) 3 × (1 - 10 -2 ) + (10 -2 ) 4 ≒ 4 × 10 -6 wherein " 4 C 3 " is the number of combinations of three from four. Since one optical disk includes about 10 6 recording sectors, the number of recording sectors in which an address is not readable in one optical disk is 10 6 × (4 × 10 -6 ) = 4, which is within an allowable range. Thus, in this example, the number of recording sectors in which addresses are not readable is substantially reduced to less than 10. This facilitates the identification of each recording with an extremely high probability. As a result, each recording sector can be identified by reliably retrieving the address information from the address regions of the header of each recording sector, without the necessity of providing a sector mark SM for identifying the header at the start of the header. For comparison, the conventional header 104 (Figure 2B ) including three address regions will be described. Assuming that the address is readable (the address information is obtained) when at least two address regions among the three address regions are successfully reproduced, the probability of failing to obtain the address information is as follows. 3 C 2 × (10 -2 ) 2 × (1 - 10 -2 ) + (10 -2 ) 3 ≒ 3 × 10 -4 wherein " 3 C 2 " is the number of combinations of two from three. Since one optical disk includes about 10 6 recording sectors, the number of recording sectors in which an address is not readable in one optical disk is 10 6 × (3 × 10 -4 ) = 300, which is too large to be allowable. Returning to Figure 11, the reproduction permit circuit 32 generates a clock reproduction permit signal 34 based on the VFO detection pulse 26 supplied from the VFO detection circuit 25 and a reproduction gate signal 33 supplied from the system control 18 , and outputs the signal to the clock reproduction circuit 20 . The clock reproduction circuit 20 generates the reproduction clock 22 by synchronizing the incorporated PLL with the phase of the reproduced signal 10 and outputs the reproduction clock to the binary circuit 21 only when the input clock reproduction permit signal 34 is "1". The reproduction permit circuit 32 also generates an address reproduction permit signal 36 based on the VFO detection pulse 26 and an address gate signal 35 from the system control 18, and outputs the signal to the address demodulation circuit 30 . The address demodulation circuit 30 detects the address mark AM by identifying the pattern of the address mark AM in the above-described manner only when the input address reproduction permit signal 36 is "1". The reproduction permit circuit 32 further generates a data reproduction permit signal 38 based on the VFO detection pulse 26 and a data gate signal 37 from the system control 18, and outputs the signal to the data demodulation circuit 39 . The data demodulation circuit 39 demodulates recorded data read from the data recording region 4 among the synchronous binary data 24 and outputs the reproduced data 17 only when the input data reproduction permit signal 38 is "1". The system control 18 outputs the reproduction gate signal 33 , the address gate signal 35 , and the data gate signal 37 at a timing in accordance with the information format shown in Figures 5B and 5C (i.e., the reproduced signal format) using the sector synchronization pulse 31 supplied from the address demodulation circuit 30 of the reproduction system 16 as the reference. These signals are supplied to the reproduction permit circuit 32 of the reproduction system 16 as described above (Figure 11 ). Figure 13 illustrates exemplary waveforms of the sector synchronization pulse 31 , the reproduction gate signal 33 , the address gate signal 35, and the data gate signal 37 to show the relationship between these signals. Referring to Figure 13 , the reproduced signal format conforms to the information recording format shown in Figure 5B . The header region 2, the gap region 3, and the data recording region 4 of a recording sector 1A are called a header region 2a , a gap region 3a , and a data recording region 4a . Likewise, the header region 2 , the gap region 3, and the data recording region 4 of a recording sector 1B following the recording sector 1A are called a header region 2b, a gap region 3b, and a data recording region 4b. In the recording sector 1A , when the address information is correctly reproduced from the header region 2a , the sector synchronization pulse 31 becomes "1" (high level) somewhere in the range from the end of the header region 2a through the gap region 3a . The reproduction gate signal 33 becomes "1" over the range at least covering the data recording region 4a of the recording section 1A and the header region 2b of the next recording sector 1B . The address gate signal 35 becomes "1" over the range at least covering the header region 2b of the next recording sector 1B . The data gate signal 37 becomes "1" over the range substantially covering the data recording region 4a of the recording sector 1A. The system control 18 may be constructed so as to first examine the contents of the address information 40 together with the sector synchronization pulse 31 and determine whether or not the recording sectors 1A and 1B have address information to be recorded or reproduced before setting the respective gate signals to "1" in accordance with the timing described above. Figure 14 illustrates exemplary waveforms of the VFO detection pulse 26 , the sector synchronization pulse 31 , the reproduction gate signal 33 , the clock reproduction permit signal 34 , the address gate signal 35 , the address reproduction permit signal 36 , the data gate signal 37 , and the data reproduction permit signal 38, shown in correspondence with the signal format. Referring to Figure 14 , it is assumed that an information address is first correctly reproduced from the recording sector 1A and that the data recording regions 4a and 4b of the recording sectors 1A and 1B have no data recorded thereon but a data recording region 4c of a next recording sector 1C has data thereon. Also assumed is that the beginning of the data recording region 4c includes a sequential pattern substantially equal to that on the VFO region, which is composed of 4-bit long marks and spaces appearing alternately. The clock reproduction permit signal 34 is "1" for a predetermined time period after the VFO detection pulse 26 of "1" appears. The clock reproduction permit signal 34 is also "1" over the time period when the reproduction gate signal 33 is "1". The above predetermined time period is at least equal to the time period required to read the address marks AM and the address information regions ID1 , ID2, ID3, and ID4 of the header region 2 . As a result, when the VFO detection pulse 26 becomes "1" for the respective VFO regions of the recording sector 1A , the clock reproduction permit signal 34 remains "1" until at least the end of the header region 2a. When the address information has been correctly reproduced in the recording sector 1A and the sector synchronization pulse 31 is output, the clock reproduction permit signal 34 becomes "1" for the header region 2b of the next recording sector 1B without fail. Likewise, when the address information has been correctly reproduced in the recording sector 1B and the sector synchronization pulse 31 is output, the clock reproduction permit signal 34 becomes "1" for the header region 2c of the next recording sector 1C without fail. The address reproduction permit signal 36 is "1" for a predetermined time period after the VFO detection pulse 26 becomes "1" and for a time period when the address gate signal 35 is "1". The above predetermined time period is set to at least equal to the total time period required to read information from the address marks AM and the address information regions ID1, 1D2, ID3 , and ID4. As a result, when the VFO detection pulse becomes "1" for the respective VFO regions of the recording sector 1A , the address reproduction permit signal 36 remains "1" until at least the end of the header region 2a. When the address information has been correctly reproduced in the recording sector 1A and the sector synchronization pulse 31 is output, the address reproduction permit signal 36 becomes "1" for the header region 2b of the next recording sector 1B without fail. Likewise, when the address information has been correctly reproduced in the recording sector 1B and the sector synchronization pulse 31 is output, the address reproduction permit signal 36 becomes "1" for the header region 2c of the next recording sector 1C without fail. The data reproduction permit signal 38 becomes "1" if the data gate signal 37 is "1" when the VFO detection pulse 26 rises to "1", and remains "1" until the data gate signal 37 becomes "0". The data reproduction permit signal 38 remains "0" if the data gate signal 37 is "0" when the VFO detection pulse 26 rises to "1". As a result, since the VFO detection pulse 26 does not become "1" for the date recording regions 4a and 4b where no data has been recorded, the data reproduction permit signal 38 remains "0". For the data recording region 4c where data has been recorded, the VFO detection pulse becomes "1" at the header portion thereof. Accordingly, the date reproduction permit signal 38 becomes "1" at a predetermined timing. Thus, by using the VFO detection circuit 25 and the reproduction permit circuit 32 , the clock reproduction and the reproduction of the address information are permitted in the header region 2 so that the clock signal and the address information can be read. As described above, the sector synchronization pulse 31 is output after the address information is reproduced from the header region 2 (see Figure 13 ). According to the present invention, therefore, the address information of the recording sector can be read even in the state where the time reference by the sector synchronization pulse 31 is not available. Also, by using the system control 18 , the address demodulation circuit 30, and the reproduction permit circuit 32, once address information has been reproduced from one recording sector (e.g., the recording sector 1A ) without an error, the clock reproduction and the reproduction of the address information in the header region 2 is permitted for the recording sector 1A and the next recording sector 1B , and the clock reproduction and the reproduction of the data in the corresponding data recording regions 4 are permitted. Accordingly, once address information has been reproduced from one recording sector, the address information and the data can be read in a more secured manner using the sector synchronization pulse 31 as the reference. In the above example, the system control 18 generates three types of gate signals using the sector synchronization pulse 31 , while the reproduction permit circuit 32 generates three types of permit signals using the VFO detection pulse 26 and the three types of gate signals. Alternatively, the system control 18 may have the function of the reproduction permit circuit 32 so that the system control 18 can directly generate the three types of permit signals. Figure 15 is a flowchart showing an example of a process performed when, after the switching-on of the optical disk device 100 (Figure 10 ), the system control 18 outputs the clock reproduction permit signal 34 and the address reproduction permit signal 36 using the VFO detection pulse 26 and the sector synchronization pulse 31 . When the optical disk device 100 is switched on, the system control 18 first performs a boosting processing (step 1). The boosting processing includes the control of the rotation of the spindle motor 7 by the servo system 50 , the control of the movement of the head 8 , the control of the power of the semiconductor laser of the head 8, the focusing control of the optical system, the tracking control, and the like. In the boosting processing, both the clock reproduction permit signal 34 and the address reproduction permit signal 36 are reset to "0". Once the head 8 is positioned above a predetermined track of the optical disk 1a by tracking, the VFO region is detected in the manner described above (step 2). When the "1" level of the VFO detection pulse is detected, the clock reproduction permit signal 34 is set at "1" (step 3). Subsequently, the address reproduction permit signal 36 is set at "1" (step 4). After the lapse of a predetermined time period, the address reproduction permit signal 36 and the clock reproduction permit signal 34 are reset to "0" again (step 5), and the sector synchronization pulse 31 is detected (step 6). The sector synchronization pulse 31 becomes "1" when the address demodulation circuit 30 reads address information correctly. In synchronization with this pulse signal, the address information 40 output from the address demodulation circuit 30 is read, so as to determine whether or not it indicates a target recording sector (step 7). If the read address information 40 indicates the target recording sector, the process proceeds to the control for recording/reproduction (step 8). If the read address information 40 does not indicate the target recording sector, the process proceeds to the seek control (step 9). If the address demodulation circuit 30 fails to read the address information, the sector synchronization pulse 31 will not become "1" for a predetermined time period at step 6. In such a case, the process returns to step 2 for the VFO detection. With the process along the flow described above, the clock reproduction permit signal 34 and the address reproduction permit signal 36 are generated at the timing as shown in Figure 14 . Thus, smooth reading of address information is possible even in the state observed before address information is reproduced immediately after the switching-on of the device, where the time reference by the sector synchronization pulse 31 has not yet been provided. Figure 16 is a flowchart showing an example of a process performed by the system control 18 for switching the processing mode between the initial mode and the normal mode. The initial mode as used herein corresponds to the time period from the switching-on of the device or a track jump to perform a seek and the like until the address information is first reproduced. The normal mode corresponds to the time period after a predetermined address information has been read until a next track jump is generated. Referring to Figure 16 , the processings from step 1 through step 9 are the same as corresponding processings in Figure 15 . The description thereof is therefore omitted here. As shown in Figure 16 , at step 10, whether the mode is the initial mode or the normal mode is determined. When the address information has been correctly read and recording/reproduction at the target recording sector has been performed in the preceding processings, the mode is determined to be the normal mode. The mode is determined to be the initial mode after the boosting processing (step 1), after the reading of the address information is unsuccessful at step 6, or after the address information which has been successfully read is determined not to be the target recording sector at step 7 and the seek control is performed (step 9). In the normal mode, the VFO detection processing (step 2) is not performed, but the processings of steps 3, 4, and 5 are performed using the timing at which the sector synchronization pulse 31 becomes "1" as the reference. In the initial mode, the VFO detection processing (step 2) is first performed, followed by the processings of steps 3, 4, and 5 using the timing at which the VFO detection pulse 26 becomes "1" as the reference. With the above processings, address information can be read smoothly after the switching-on of the device or after a track jump, and, after the reproduction of the address information, the address information and the data can be read in a more ensuring manner using the sector synchronization pulse 31 as the reference. Thus, in the first example, the method for recording/reproducing data on/from the optical disk 1a having the signal format shown in Figures 5B and 5C by use of the optical disk device 100 having the block construction shown in Figure 10 , especially, the method for reading address information, was described. In the first example, the (2, 10) modulation code is used as the modulation code for the address information regions ID of the header region 2 and the data recording region 4 . It will be appreciated, however, that the modulation code is not restricted to the above, and any type of run length limit code having a fixed maximum inversion interval may be used. The pattern of the address mark AM may be determined so that the above conditions for the maximum inversion interval T max are satisfied. In the first example, the information recorded on the VFO regions has been described to be a pattern composed of sequential 4-bit long marks/spaces shown in Figure 6 . It is appreciated, however, that the pattern for the VFO regions is not restricted to this pattern, and any pattern may be used in which the length of each mark or space is equal to or more than the minimum inversion interval T min and less than the maximum inversion interval T max of the modulation code (run length limit code) used for the recording on the address information region ID . As described above, however, since a shorter mark/space pattern having a length closer to the minimum inversion interval T min is more preferable since the number of repetition periods per unit length is larger and thus a faster clock reproduction is obtained. In this example, the patterns shown in Figures 7A to 7C , Figures 8A to 8D, and Figure 9 were described as examples of the address marks AM . The patterns of the address marks AM are not restricted to these patterns. The detection of the address marks AM is possible if the pattern includes two repetitions of a pattern having a length of 3 or more bits added to the maximum inversion interval T max of the modulation code (run length limit code) used for the recording of the address information regions ID . In this example, the header region 2 is composed of four address regions. The header region 2 is not restricted to this construction. For example, the reproduction of address information is possible by the construction of the header region which includes only one address region. However, the reliability of the reading of the address information can be improved by forming a plurality of address regions ID where substantially the same address information is stored. As described above, in consideration of the error rate for the address information and the allowance of the number of unrecognizable recording sectors, it is preferable to form four or more address regions for one header region 2 . Furthermore, in view of the practical allowance and the maximum securement of the data recording regions 4 , it is more preferable for the header to include four address regions ID as described in the first example. (Example 2) Figure 17A is a view illustrating a format of a recording sector 51 of an optical disk of the second example according to the present invention. As shown in Figure 17A , the recording sector 51 starts with a header region 52 where addressing information for reading address information is prerecorded. A gap region 53, a data recording region 54, a postamble PA0 , and a buffer region 55 respectively follow the header region 52 in this order. The gap region 53 has no data recorded thereon, but is used for power control of a semiconductor laser used for data recording/reproduction and the like, for example. The data recording region 54 is used to record user data. Redundant data such as an error correction code is added to the user data, to form digital data. The digital data is modulated using a run length limit code generated by use of a state machine. The modulated data is recorded on the data recording region 54 using the mark length recording. This run length limit code is called a state modulation code. The postamble PA0 follows the end of the data recording region 54. The pattern of the postamble PA0 is determined based on the modulation results of the data recording region 54. The buffer region 55 is provided to absorb a rotational shift of the optical disk and the like. In the header region 52 , information may be recorded as pits in a concave and convex shape on the recording surface, or as marks optically recorded in substantially the same manner as that used in the recording on the data recording region. As shown in Figure 17B , the header region 52 is divided into four address regions 56a, 56b, 56c, and 56d . Each of the address regions includes a VFO region, an address mark AM , an address information region ID, and a postamble PA . For example, the address region 56a includes a VFO region VF01 , an address mark AM , an address information region ID1 , and a postamble PA1 , while the address region 56b includes a VFO region VF02, an address mark AM , an address information region ID2, and a postamble PA2 . The address information regions ID1 , ID2, ID3 , and ID4 will hereinafter be collectively referred to as the address information region ID . Also, the postambles PA1 , PA2 , PA3 , and PA4 will hereinafter be collectively referred to as the postamble PA . In this example, as in the first example, no sector mark is recorded on each header region 52, but the four address regions similar to one another, each composed of the VFO region, the address mark AM , the address information region ID , and the postamble PA , are recorded sequentially. The VFO regions VF01 , VF02, VF03, and VF04 are used so that an optical disk device can obtain clock reproduction from a reproduced signal. As in the first example, each VFO region has a sequential pattern that includes marks and spaces of a fixed length (e.g., 4-bit length) appearing alternately, for example. The VFO regions may have the same length or different lengths. For example, if the head VFO region VF01 is made longer than the other VFO regions, stable clock reproduction is obtained at the beginning of the header region 52. Each address mark AM is provided so that the optical disk device can identify the position of the subsequent address information region ID . For example, like the address mark AM used in the first example, a pattern including two repetitions of a pattern having a length of 3 bits added to the maximum inversion interval T max of the state modulation code is recorded. On the address information region ID , digital data composed of data including address information such as the track number and the sector number with a predetermined error detection code added thereto are recorded using the mark length recording, after the digital data are modulated using the state modulation code. Figures 18A to 18C are conceptual views for explaining the modulation method and the demodulation method of the state modulation code used in this example. The state modulation code is a modulation code which converts an 8-bit binary data unit into a 16-bit code sequence. A 16-bit output code sequence Y t for an 8-bit input date D t at a time t is determined based on a state S t at the time t. Figure 18A shows an exemplary construction of a state modulation circuit 60. As shown in Figure 18A , the state modulation circuit 60 includes a conversion table 56 and a D flipflop 57. The data D t and the state S t at the time t are input into the conversion table 56, and the code sequence Y t and a state S t+1 at a next time t+1 (hereinafter, referred to as a next state) are output therefrom. The next state S t+1 output from the conversion table 56 is input into the D flipflop 57 to be used for the next modulation. Figure 18B shows part of the content of the conversion table 56. The state S t at the time t includes a total of four states from St=1 to 4, and different code sequences Y t are allocated to the respective states. The state S t and the data D t at the time t determine the next state S t+1 . The 16-bit sequences allocated as the output code sequences Y t in the table are all the run length limit codes where the zero run is limited to the range of 2 to 10. Moreover, the next state S t+1 has been determined so that the zero run is still limited to the range of 2 to 10 when the sequences at the two sequential times are connected. Among the 16-bit sequences allocated in the table as the output code sequences Y t , those of which next state S t+1 is 1 or 2 are determined so that the last zero run thereof is 5 or less. There is a case where the same output sequence Y t is allocated to different input data units D t , like patterns p1 and p2 shown by the underlines in the table. In such a case, the next states for these output sequences are determined to be either state 2 or state 3 so as to be different from each other. In this case, for example, the pattern p1 has the next state 2, while the pattern p2 has the next state 3. Except for such a case, no double allocation of the same output sequence Y t will be found. The code sequences Y t allocated to state 2 and state 3 have the following features. The output sequence Y t allocated to state 2 has "0"s at the first and thirteenth bits from left. The output sequence Y t allocated to state 3 has "1"s at either the first bit or the thirteenth bit from left. In the demodulation of the state modulation code, the 16-bit code sequence Y t must be converted into an 8-bit binary data unit. Figure 18C is a block diagram for explaining the construction of a demodulation circuit 61 . In the demodulation circuit 61, the 16-bit code sequence Y t at a time t and a first bit Y t+1_1 and a thirteenth bit Y t+1_13 of a code sequence Y t+1 at a next time t+1, i.e., a total of 18 bits, are input into an inverse conversion table 58 . The output from the inverse conversion table 58 at the time t is an 8-bit binary data unit D t . The inverse conversion table 58 shown in Figure 18B basically corresponds to an inverse view of the conversion table 56. For patterns which have not been allocated double among the code sequences Y t , the binary data unit D t as the demodulation result thereof is uniquely determined. For a pattern which has been allocated double, like the pattern p1 and p2 in state 1 shown in Figure 18B , the binary data unit D t thereof cannot be uniquely determined. However, as described above, such a double allocation of the same code sequence Y t is limited to the case where the next state thereof is state 2 or state 3. Accordingly, by recognizing the difference between the code sequences of state 2 and state 3, the original binary data unit D t can be uniquely determined. In other words, the binary data unit D t is uniquely determined by observing the first and thirteenth bits of the code sequence at the time t+1 which is the code sequence determined by the next state at the time t during the modulation. In the address information region ID , data including the address information modulated in the modulation method as described above is recorded using the mark length recording. The postamble PA0 shown in Figure 17A indicates the end of the data recording region 54, and has a pattern determined based on the modulated results of the data recording region 54. The postambles PA1 , PA2 , PA3 , and PA4 shown in Figure 17B indicate the ends of the address regions 56a to 56d , respectively, and have patterns determined based on the modulation results of the corresponding address information regions ID1 , ID2 , ID3 , and ID4 recorded immediately before the postambles. Figures 19A and 19B show examples of patterns of the postambles. The next state shown in Figures 19A and 19B indicates the next state obtained when the immediately preceding data unit has been modulated. In other words, for the postamble PA0 , it indicates the next state obtained when the end data of the data recording region 54 has been modulated. For the postambles PA1 , PA2, PA3 , and PA4 , it indicates the next states obtained when the end data of the address information regions ID1 , ID2 , ID3 , and ID4 have been modulated. In the case where the next state is state 1 or state 2, a pattern p3 shown in Figure 19A is selected as the postamble. In the case where the next state is state 3 or state 4, a pattern p4 shown in Figure 19B is selected as the postamble. The selected postambles are recorded using the mark length recording. When the pattern p3 follows any of the code sequences where the next state is state 1 or state 2, the zero run is still limited to the range of 2 to 10 at the coupling portion. When the pattern p4 follows any of the code sequences where the next state is state 3 or state 4, the zero run is still limited to the range of 2 to 10 at the coupling portion. Therefore, the run length limit will not be broken by adding the postamble. The first and thirteenth bits of the pattern p3 are both "0", while the first bit of the pattern p4 is "1". By using the patterns p3 and p4 as the postambles, patterns recorded at the end of the data recording region 54 and the address information regions ID1 , ID2 , ID3 , and ID4 can be uniquely demodulated. As another feature, the second, twelfth, and fourteenth bits of the pattern p3 which are bits adjacent to the specific bits for identifying the state (the first and thirteenth bits) are all "0". This prevents the state from being mistakenly modulated by recognizing the thirteenth bit as "1" due to a bit shift and the like. In Figure 25B , the dummy data starts with a mark. It would be understood that the pattern may also start with a space depending on the pattern at the end of the postamble 65. Since the total number of bits for the marks is equal to the total number of bits for the spaces, the heat load of the pattern shown in Figure 25B is in substantially the same level as the heat load generated at the recording of data on the data recording region 64 and the postamble 65 . Therefore, the degradation of the recording film due to the difference in the heat load may be prevented. Since the above pattern satisfies the conditions for the minimum inversion interval and the maximum inversion interval of the modulation code (run length limit code), it will not affect the reproduction of data from the header region and the data region. INDUSTRIAL APPLICABILITY In an optical disk according to the present invention, each recording sector includes the header region and the postamble region following the end of the header region, and the postamble region includes a pattern determined based on the modulation result of data of the header region. Accordingly, in the case where the data of the header region has been modulated using a modulation code for performing a conversion in a table based on a state, for example, the postamble can include therein information for state identification. This allows for efficient demodulation of data in the header region. In an optical disk according to the present invention, each recording sector includes the header region, the data recording region, and the postamble region following the end of the data recording region, wherein the postamble region includes a pattern determined based on the modulation result of data on the data recording region. Accordingly, in the case where the data of the data recording region has been modulated using a modulation code for performing a conversion in a table based on a state, for example, the postamble can include therein information for state identification. This also allows for efficient demodulation of data in the data recording region.

Claims: An optical disk comprising a plurality of tracks each divided into a plurality of recording sectors (51), wherein: each of the plurality of recording sector (51c) includes a header region (52), a data-recording region (54), and a postamble region (PA0), the optical disk being characterised by the fact that said postamble region (PA0) is provided following the data recording region (54), modulated data which is obtained by modulating each data (D t ) of a plurality of data based on a corresponding one of a plurality of states (S t ) is recorded in the data recording region (54); information indicating a next state (S t+1 ), to which a state (S t ) which has been used to modulate a last one (D t ) of the plurality of data is to transition, is recorded in the postamble region (PA0); and the information indicating the next state (S t+1 ) includes a specific bit having a predetermined value.

Inventors: GUSHIMA TOYOJI, ISHIDA TAKASHI, GUSHIMA, TOYOJI, ISHIDA, TAKASHI
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1997
Main classification: G11B7
IPC codes: G11B27, G11B7, G11B20