WIDTH AND PHASE CONTROL OF BLANKING PULSE

Abstract: An apparatus comprises a source of a first signal synchronized to deflection, the first signal including a first portion representative of a retrace interval, means coupled to a first video signal and responsive to a second signal representative of the retrace interval for generating a second video signal having a blanking interval, and means responsive to a third signal representative of the blanking interval and to the first signal for generating the second signal so as to control the phase of the blanking interval relative to the retrace interval.

Description: WIDTH AND PHASE CONTROL OF BLANKING PULSE BACKGROUND OF THE INVENTION This invention relates to the field of video synchronization systems, such as to the generation of horizontal blanking signals. In television, blanking pulses may be used to make invisible the scanning retrace lines. The blanking time may be slightly longer than the typical values of retrace time. As a result, a part of the trace portion is blanked out at the start and end of every scanning line, creating a black bar at both the left and right edges of the raster. The blanking bars are not apparent to the viewer because they appear in an overscan area on the left and right sides of the raster. Thus, the blanking bars at the sides generally have no effect on the picture other than to slightly decrease its width at the very edge. However, problems occur when the blanking pulse is not centered during retrace. When blanking is not centered, the viewer may see a condition referred to as foldover on the right edge of the raster or a blanked video in the form of a black bar on the left edge of the raster, unless the blanking is done in the overscan region. A large overscan region will have the effect of shortening the active video region. Typically, blanking pulses are combined with video in an open loop system, for example in the integrated circuit by Philips, TDA9080. A blanking generator receives R, G, B video signals by a conventional video processor and also receives blanking information in the form of a sandcastle signal from a sandcastle generator, such as in the Philips TDA9064. The combined video signal, with blanking information included, is then supplied to the CRT cathodes. All this is done in an open loop and can introduce delays up to 2μs relative to the retrace pulse. Undesirably, due to this excessive delay, the use of a large degree of overscan may be therefore required. SUMMARY OF THE INVENTION In accordance with an inventive arrangement, an apparatus comprises a source of a first signal synchronized to deflection, the first signal including a first portion representative of a retrace interval, means coupled to a first video signal and responsive to a second signal representative of the retrace interval for generating a second video signal having a blanking interval, and, means responsive to a third signal representative of a video blanking interval and to the first signal for generating the second signal so as to control the phase of the blanking interval relative to the retrace interval. BRIEF DESCRIPTION OF THE DRAWINGS FIGURE 1 is a block diagram of a horizontal blanking generator according to an inventive arrangement. FIGURE 2 (a) - (f) are timing diagrams useful for explaining the operation of the arrangement depicted in FIGURE 1. FIGURE 3 is a detailed circuit for implementing the horizontal blanking generator of FIGURE 1. DETAILED DESCRIPTION FIGURES 1 and 2 depict the block diagram and the corresponding waveforms. The flyback pulse FLY, derived from the deflection circuit 15, is detected by the FBP detector 1 as a reference pulse FBP', providing timing information of the retrace portion of the horizontal deflection current, as shown in FIGURE 2a. The flyback reference pulse FBP' has an interval tb-tf. This pulse serves as a reference input to a Phase to DC converter 3. The horizontal blanking signal H-BLK is derived in the H-BLK detector 4 from the video signal at the input of the video output amplifier, as shown in FIGURE 2b. The blanking and video information is combined in video output signal VIDA. As FIGURE 2b shows, the blanking is delayed in the video output signal VIDA. The blanking signal is compared to the flyback reference pulse in the Phase to DC converter 3. As a result of the comparison, two error signals, ER1 and ER2, are generated as shown in FIGURE 2c. ER1 represents the leading part (time tb) of the blanking signal and ER2 represents the trailing part (time tf). The widths of ER1 (interval tb-td) and ER2 (interval tf-tg) are proportional to the timing error of the respective edges of the blanking signal. ER1 and ER2 are converted into two DC control signals, VR1 and VR2, as shown in FIGURE 2d. These are used in Phase Shifter 5 to shift the horizontal reference (H-REF), derived from the flyback pulse through the limiter 6, for the video combination circuit to achieve coincidence between H-BLK and FBP' . FIGURE 2e shown that the blanking is shifted by dashed lines for signal H- REF*. Referring back to FIGURE 2b, the output video signal VIDA is delayed relative to the retrace interval. By shifting the horizontal reference pulse responsive to a signal representative of a blanking interval, the initiation of blanking is advanced from time tc to time ta so that the video output signal is centered within the retrace interval, as shown in FIGURE 2f. To avoid malfunctions of the loop, VRl and VR2 are maintained during the vertical interval. In another embodiment, the phase of the blanking interval may be controlled where the phase shifter 5 is responsive to the control signal VRl or VR2 representative of the blanking interval in a feedback loop. The circuit for implementing the horizontal blanking generator is shown in FIGURE 3. The flyback pulse FLY is taken directly at the horizontal deflection transistor and applied to the FBP-detector. To obtain a pulse FBP' representative of the horizontal retrace interval, the flyback pulse FLY has to be detected at the beginning of the rising and the end of the falling edge. The flyback pulse is differentiated by CIO and RIO. This signal drives Q10 via D10 and Dl l . Cl l inhibits the transistor from turning off during the zero crossing of the differentiated flyback pulse. Ql l improves the shape and inverts the signal. The H-BLK detector receives the video signal from the input of the video output amplifier. The output is not suitable because the video signal might be disturbed. Ql buffers the signal, C3 blocks its DC component and Q2 clamps it to 0.6V during the horizontal blanking interval and amplifies the horizontal blanking pulse. In the Phase to DC converter, the coincidence of the positive portions of FBP' and H-BLK generates pulse ER1 in the circuit composed of D2, D13 and R40. In a similar manner, pulse ER2 is obtained by the coincidence of the negative portions of the two signals, by D3, D14 and R43. ER1 and ER2 are converted into the DC signals VRl and VR2 by D40, C40 and D41 , C41 , respectively. In the Phase Shifter, a signal Vramp is generated synchronously with FBP' by charging C20 via R21 , R22 and D20 and discharging it via R22. Vramp is compared to ER1 and ER2 in the two comparators Ula and Ulb. When Vramp exceeds VRl , the output of Ulb goes high and initiates the start of the phase corrected blanking pulse H-REF*. Conversely, this pulse is terminated when the ramp exceeds VR2. The H-BLK detector cannot distinguish between horizontal and vertical blanking. Therefore, for fault protection circuit, VERT is taken at the vertical deflection coil. During the vertical pulse, D40 and D41 are both reverse biased by Q30 and Q31, respectively. During the switching on of the TV receiver or during channel change, the horizontal deflection is not synchronized to the video signal. To avoid false error signals, ER1 is inhibited during the trailing part of retrace, and ER2 is inhibited during the leading part of retrace. Therefore, the already existing Vramp is fed via R23 and C21 to transistor Q20. Transistor Q20 pulls down ER1 via D21 during the trailing part of the blanking signal and resistor R26 pulls up ER2 via D22 during the leading part of the blanking signal.

Claims: CLAIMS What is claimed is: 1. An apparatus, comprising: a source (15) of a first signal (FLY) synchronized to deflection, said first signal including a first portion representative of a retrace interval; means (10) coupled to a first video signal (composite video) and responsive to a second signal (H-REF) representative of said retrace interval for generating a second video signal (VIDA) having a blanking interval; and, means (3,5,6) responsive to a third signal (H-BLK) representative of a video blanking interval and to said first signal (FLY) for generating said second signal (H-REF) so as to control the phase of said blanking interval relative to said retrace interval. 2. An apparatus according to claim 1 , wherein said means (3,5,6) for generating said second signal (H-REF) comprises a feedback loop. 3. An apparatus according to Claim 2, wherein said means (10) for generating said second signal (VIDA) comprises a blanking generator, a sandcastle signal generator and a video processor. 4. An apparatus according to Claim 2, wherein said means (3) for generating said second signal (VIDA) comprises a phase to DC converter. 5. An apparatus, comprising: a source (15) of a signal (FLY) synchronized to deflection; means ( 1 ) responsive to said synchronized signal for generating a signal (FBP') representative of a retrace interval; means (10) for generating a blanking signal (H-BLK) representative of the blanking interval of an output video signal; means (3) responsive to said retrace interval representative and said blanking signal for generating a control signal (VRl or VR2) representative of the timing of said blanking interval relative to said retrace interval; and, means (5) responsive to said control signal for adjusting the phase of said blanking interval relative to said retrace interval. 6. An apparatus according to Claim 5, wherein said means (5) for adjusting the phase of said blanking interval is a feedback loop. 7. An apparatus according to Claim 5, wherein said means (10) for generating a blanking signal comprises a blanking generator, a sandcastle signal generator and a video processor. 8. An apparatus according to Claim 5, wherein said means (3) for generating a control signal comprises a phase to DC converter.

Inventors: HAFERL PETER EDUARD, MUCHENBERGER MANFRED, HAFERL, PETER, EDUARD, MUCHENBERGER, MANFRED
Applicants: HAFERL PETER EDUARD, MUCHENBERGER MANFRED, RCA THOMSON LICENSING CORP, HAFERL, PETER, EDUARD, MUCHENBERGER, MANFRED, RCA THOMSON LICENSING CORPORATION
Application year: 1997
Main classification: H04N5
IPC codes: H04N3, H04N5