AN ARRANGEMENT FOR CONTROLLING SUBSCRIBER INTERFACE CIRCUITS

Abstract: In an arrangement for controlling the operating mode of a subscriber line interface circuit (1, 2, 3) by means of mode control signals from a control circuit (5) which is connected to the subscriber line interface circuit (1, 2, 3), the subscriber line interface circuit (1, 2, 3) comprises at least one latch (L1, L2, L3) which is interconnected between the control circuit (5) and the subscriber line interface circuit (1, 2, 3). The latch (L1, L2, L3) is adapted to latch the mode control signals received from the control circuit (5) in response to latch enable signals received from the control circuit (5), and to apply those latched mode control signals to the subscriber line interface circuit (1, 2, 3) to control its operating mode.

Description: AN ARRANGEMENT FOR CONTROLLING SUBSCRIBER INTERFACE CIRCUITS TECHNICAL FIELD The invention relates to a method and an arrangement for controlling the operating mode of a subscriber line interface circuit. BACKGROUND OF THE INVENTION A subscriber line interface circuit (SLIC) is an analog integrated telephone line circuit which, in modern telephone systems, replaces a line transformer used in earlier systems. SLICs are mounted on so called line interface boards (LIB) in telephone switches and act as the interface between the telephone line/subscriber and the telephone switch. The object of a SLIC is i.a. to supply the telephone line with current, detect whether the telephone is off-hook or on- hook, and to disconnect the ringing signal from the line when the called subscriber goes off-hook. Normally, there are between two and sixteen SLICs on each line interface board. The great advantage of SLICs is that they are physically small and thereby do not require as much space as a transformer. This is particularly valuable since the number of subscribers continuously increases. The SLICs have a digital control interface which makes it possible to control in which operating mode the respective SLIC is to operate. The operating mode of a SLIC is traditionally controlled from a control circuit, e.g. a microprocessor, via a direct line and three parallel data input lines. This means that, normally, each SLIC requires four dedicated lines from the control circuit. Since one SLIC is required for each subscriber, the lines on the line interface board where the SLIC are mounted, will occupy quite a space on the line interface board. BRIEF DESCRIPTION OF THE INVENTION The object of the invention is to reduce the space needed for the lines from the control circuit on the line interface boards on which the SLICs are mounted by reducing the number of lines. This is attained according to the invention by means of a bus interface between the SLICs and the control circuit and an input for bus addressing of the SLICs from the control circuit. In accordance with the method according to the invention for controlling the operating mode of a SLIC by means of mode control signals from a control circuit, instead of applying the mode control signals directly to the SLIC, the mode control signals are latched in the SLIC in response to latch enable signals. These latched mode control signals are then applied to the SLIC to control its operating mode. In accordance with the arrangement according to the invention for controlling the operating mode of a SLIC by means of mode control signals from a control circuit, at least one latch is interconnected between the control circuit and the SLIC to latch the mode control signals received from the control circuit in response to latch enable signals received from the control circuit. These latched mode control signals are then applied to the SLIC to control its operating mode. By using a parallel or serial interface between the control circuit and the SLICs, the number of lines on the line interface board will be greatly reduced. Thus, each line interface board can carry more SLICs than before. By latching the mode control signals in the SLICs, the control circuit will not constantly have to supply mode control signals to the SLIC, but will be able to perform also other tasks. BRIEF DESCRIPTION OF THE DRAWING The invention will be described more in detail below with reference to the appended drawing on which Fig. 1 shows a prior art line interface board with SLICs controlled by a control circuit, and Fig. 2 illustrates an embodiment of an arrangement according to the invention. DESCRIPTION OF PREFERRED EMBODIMENTS In Fig. 1, three SLICs 1, 2 and 3 are shown on a line interface board (not shown) . As indicated by broken lines, the line interface board comprises more SLICs than the three shown . In a manner known per se, each SLIC 1, 2 and 3 comprises a number of different elements. To simplify the description, only a decoder and mode control circuit 4 is shown in each SLIC. The decoder and mode control circuits are identical in each SLIC and, consequently, bears the same reference numeral in each SLIC. The operating mode of the SLICs 1, 2 and 3 is controlled by means of a control circuit 5, e.g. a microprocessor, via separate lines from the control circuit 5 to each decoder and mode control circuit 4. In the embodiment shown, there are three parallel data input lines from the control circuit 4 to corresponding data inputs Cl, C2 and C3 of the respective decoder and mode control circuit 4. In the decoder and mode control circuit 4, there are detectors (not shown) for monitoring the status of the telephone line connected to the respective SLIC 1, 2 and 3. These detectors are i.a. the off-hook detector which detects whether the telephone is on-hook or off-hook by monitoring the current which is supplied to the telephone line by the SLIC, a ring trip comparator which detects when the telephone goes off hook when a ringing signal is applied to the telephone line, and a ground key detector. The outputs of these detectors are connected to a single detector output DET on the decoder and mode control circuit 4. The detector output DET from the respective SLIC is connected to the control circuit 5 via a separate line for informing the control circuit 5 about the status of the respective SLIC. As indicated above, each decoder and mode control circuit 4 is controlled from the control circuit 5 via three separate parallel data input lines to the data inputs Cl, C2 and C3. A decoder (not shown) in the decoder and mode control circuit 4 senses the logical input levels on data inputs and sets the SLIC to a corresponding operating mode. With separate lines from the control circuit 5 to each SLIC 1, 2 and 3, the lines will occupy a lot of space on the line interface card. The number of lines needed, actually restricts the number of SLICs that can be mounted on the line interface card. Thus, with the prior art arrangement shown in Fig. 1, several line interface cards have to be used when the number of subscriber increases. Of course, this increases the cost of the system. Fig. 2 illustrates an embodiment of the arrangement according to the invention. In Fig. 2, reference numerals identical to those in Fig. 1 are used to denote elements that are identi- cal to those in Fig. 1. Thus, in Fig. 2, a control circuit 5 is used as in Fig. 1 to control the operating mode of SLICs 1, 2 and 3 via decoder and mode control circuits 4 in the respective SLIC as in Fig. 1. However, in accordance with the invention, the control circuit 5 is connected to the respective decoder and mode control circuit 4 via a bus 6 which, consequently, is common to all SLICs on a line interface board. In accordance with the invention, the bus 6 is connected to the respective data input Cl, C2 and C3 of the respective decoder and mode control circuit 4 via latches LI, L2 and L3. The latches LI, L2 and L3 are adapted to latch the mode control signals received from the control circuit 5 in response to latch enable signals also received from the control circuit 5 via the line to the detector output DET. These latched mode control signals are applied to the decoder and mode control circuit 4 until new mode control signals are received. In the embodiment shown in Fig. 2 and as indicated above, the latch enable signals are received by the latches LI, L2 and L3 from the control circuit 5 via the detector output DET. In a preferred embodiment, the SLICs 1, 2 and 3 on a line interface board comprise a decoder and mode control circuit 4, which has means for detecting the signals on the bus. In such an embodiment the detector output DET can be enabled to output signals only if a certain combination of bus signals is provided, for example all signals on the bus are high. Thus, the signals on the line to the detector output can be used for bi-directional signalling, which is controlled by the control circuit by means of output of different combinations of bus signals. In accordance with another embodiment of the invention, the latch enable signals are received by the latches via a separate input terminal (not shown) of the SLIC. In accordance with still another embodiment (not shown) of the invention, the bus or parallel interface may be replaced by a serial interface to further reduce the number of lines between the control circuit and the SLICs. In such an embodiment, the latches in the respective SLIC constitute e.g. the stages of a shift register. Serial data is received by each SLIC from the control circuit via a single data input line, while latch enable signals are received in the same manner as described above in connection with Fig. 2. By the arrangement according to the invention, the number of lines between the control circuit and the SLICs on a line interface board will be greatly reduced. This will make it possible to increase the number of SLICs on line interface boards. Also, by means of the latches according to the invention, the control circuit will not constantly be supplying the SLICs with data, but can perform other tasks since the data is latched until there is new data to be latched.

Claims: CLAIMS 1. An arrangement for controlling the operating mode of a subscriber line interface circuit (1, 2, 3) by means of mode control signals from a control circuit (5) which is connected to the subscriber line interface circuit (1, 2, 3) which comprises at least one latch (LI, L2, L3) which is interconnected between the control circuit (5) and the subscriber line interface circuit (1, 2, 3), and which is adapted to latch the mode control signals received from the control circuit (5) in response to latch enable signals received from the control circuit (5) , and to apply those latched mode control signals to the subscriber line interface circuit (1, 2, 3) to control its operating mode, characterized in that said at least one latch (LI, L2 , L3) is adapted to receive the latch enable signals via the detector output terminal (DET) of the subscriber line interface circuit (1, 2, 3). 2. The arrangement according to claim l, in which the subscriber line interface circuit comprises at least two latches (LI, L2 , L3) , characterized in that said at least two latches (LI, L2, L3) are connected in series and adapted to receive the mode control signals via a common single line. 3. A line interface board comprising a plurality of sub- scriber line interface circuits (1, 2, 3), the operating mode of which being controlled by means of mode control signals from a control circuit (5) , each subscriber line interface circuit (1, 2, 3) comprises a plurality of latches (LI, L2, L3) which are interconnected between the control circuit (5) and the subscriber line interface circuit (1, 2, 3), and the latches (LI, L2 , L3) are adapted to latch the mode control signals received from the control circuit (5) in response to latch enable signals received from the control circuit (5) , and to apply those latched mode control signals to the subscriber line interface circuit (1, 2, 3) to control its operating mode, characterized in that the latches (LI, L2 , L3) of each subscriber line interface circuit (1, 2, 3) are series connected and adapted to receive the mode control signals via a common single line. 4. A line interface board comprising a plurality of subscriber line interface circuits (1, 2, 3), the operating mode of which being controlled by means of mode control signals from a control circuit (5) , characterized in that the mode control signals to each subscriber line interface circuit (1, 2, 3) are supplied via a common bus (6).

Inventors: EMERICKS ANDERS, ERIKSSON HANS, HELLBERG HENRIK, MALMGREN CARL-HENRIK, SANDSTROEM HENRIK, EMERICKS, ANDERS, ERIKSSON, HANS, HELLBERG, HENRIK, MALMGREN, CARL-HENRIK, SANDSTROEM, HENRIK
Applicants: ERICSSON TELEFON AB L M, TELEFONAKTIEBOLAGET LM ERICSSON
Application year: 1997
Main classification: H04M3
IPC codes: H04M3, H04M19, H04Q3