Signal processors

Abstract: A signal processor for 1-bit signals comprises a nth order Delta-Sigma Modulator, where n is greater than or equal to 2. The Delta-Sigma Modulator comprises a first input 4A) for receiving a first 1-bit signal and a second input 4B) for receiving a second 1-bit signal. A quantizer Q quantises a p bit signal to 1-bit form, the requantized signal being the output signal of the processor. A plurality of signal combiners are provided. A first combiner (A1, 61, c1 b1, 71) forms the integral of the sum of the input signals and the output signal multiplied by coefficients A1, B1 and C1. At least one intermediate combiner forms the integral of the sum of the first and second input signals and the output signal multiplied by coefficients A2, B2, C2 together with the output of the first combiner. The final combiner a4, b4, 64 forms the integral of the sum of the first and second signals multiplied by coefficients A4 and B4 together with the output of the preceding intermediate combiner. The coefficients A and B applied to the first and second input signals define the proportions in which the first and second signals are combined. The coefficients A and B maybe variable, generated by a generator 42.

Description: The present invention relates to a 1-bit signal processor comprising an n th order Delta-Sigma Modulator where n is at least one. Preferred embodiments of the invention relate to processing audio signals but the invention is not limited to audio signal processors. Background to the present invention will now be described by way of example with reference to Figures 1, 2 and 3 of the accompanying drawings of which Figure 1 is a block diagram of a known Delta-Sigma Modulator, Figure 2 is a block diagram of a previously proposed Delta-Sigma Modulator configured as an n th order filter section and Figure 3 shows a noise shaping characteristic. It is known to convert an analogue signal to a digital form by sampling the analogue signal at at least the Nyquist rate and encoding the amplitudes of the samples by an m bit number. Thus if m = 8, the sample is said to be quantized to an accuracy of 8 bits. In general m can be any number of bits equal to or greater than 1. For the purpose of quantizing to only 1 bit, it is known to provide an analogue to digital converter (ADC) known either as a "Sigma-Delta ADC" or as a "Delta-Sigma ADC". Herein the term "Delta-Sigma" is used. Such an ADC is described in for example "A Simple Approach to Digital Signal Processing" by Craig Marven and Gillian Ewers ISBN 0-904.047-00-8 published 1993 by Texas Instruments. Referring to Figure 1 in an example of such an ADC, the difference 1 (Delta) between an analogue input signal and the integral 2 (Sigma) of the 1-bit output signal is fed to a 1-bit quantizer 3. The output signal comprises bits of logical value 0 and 1 but representing actual values of -1 and +1 respectively. The integrator 3 accumulates the 1-bit outputs so that value stored in it tends to follow the value of the analog signal. The quantizer 3 increases (+1) or reduces (-1) the accumulated value by 1-bit as each bit is produced. The ADC requires a very high sampling rate to allow the production of an output bit stream the accumulated value of which follows the analogue signal. The term "1-bit" signal as used in the following description and in the claims means a signal quantized to an accuracy of 1 digital bit such as is produced by a Delta-Sigma ADC. A Delta-Sigma Modulator (DSM) configured as nth order filter section for directly processing a 1-bit signal was proposed by N.M. Casey and James A.S. Angus in a paper presented at 95th AES Convention 7-10 October 1993 New York, USA entitled "One Bit Digital Processing of Audio Signals" - Signal Processing: Audio Research Group, The Electronics Department, The University of York, Heslington, York YO1 5DD England. Figure 2 shows a 3rd order (n=3) version of such a DSM filter section. Referring to Figure 2, the DSM has an input 4 for a 1-bit audio signal and an output 5 at which a processed a 1-bit signal is produced. The bits of the 1-bit signal are clocked through the DSM by known clocking arrangements which are not shown. The output 1-bit signal is produced by a 1-bit quantizer Q which is for example a comparator having a threshold level of zero. The DSM has three stages each comprising a first 1-bit multiplier a 1 , a 2 , a 3 connected to the input 4, a second 1-bit multiplier c 1 , c 2 , c 3 connected to the output 5, an adder 6 1 , 6 2 , 6 3 and an integrator 7 1 , 7 2 , 7 3 . The 1-bit multipliers multiply the received 1-bit signal by p bit coefficients A 1 , A 2 , A 3 , C 1 C 2 , C 3 producing p bit products which are added by the adders 6 1 , 6 2 , 6 3 and the sums passed to the integrators 7. In the intermediate stages the adders 6 2 , 6 3 also sum the output of the integrator of the preceding stage. A final stage comprises another 1-bit multiplier A 4 connected to the input which multiplies the input signal by a p bit coefficient A 4 and an adder 6 4 which adds the product to the output of the integrator 7 3 of the preceding stage. The sum is passed to the quantizer Q. Within the DSM, two's complement arithmetic is used to represent the positive and negative p bit numbers. The input to the quantizer Q may be positive, quantized at the output as +1 (logical 1) or negative quantized at the output as -1 (logical 0). As observed by Casey and Angus "a one bit processor .. will produce a one bit output that contains an audio signal that is obscured by noise to an unacceptable level and it is imperative the quantization noise is suitably shaped". The noise which obscures the audio signal is the quantization noise produced by the quantizer Q. The quantizer Q may be modelled as an adder which has a first input receiving an audio signal and a second input receiving a random bit stream (the quantization noise) substantially uncorrelated with the audio signal. Modelled on that basis, the audio signal received at the input 4 is fed forward by multipliers a 1 , a 2 , a 3 , a 4 to the output 5 and fed back by multipliers c 1 , c 2 , c 3 from the output 5. Thus coefficients A1 to A4 in the feed forward path define zeros of the Z-transform transfer function of the audio signal and coefficients C1-C3 in the feed back path define poles of the transfer function of the audio signal. The noise signal, however is fed-back from the quantizer by the multipliers C 1 -C 3 so that coefficients C1-C3 define poles of the transfer function of the noise signal. The transfer function of the noise signal is not the same as the transfer function of the input signal. The coefficients A1 to A4 and C1 to C3 are chosen to provide circuit stability amongst other desired properties. The coefficients C1-C3 are chosen to provide noise shaping so as to minimise quantization noise in the audio band, as shown for example in Figure 3 by the full line 31. The coefficients A1-A4 and C1-C3 are also chosen for a desired audio signal processing characteristic. The coefficients A1-A4 and C1-C3 may be chosen by: a) finding the Z-transform H(z) of the desired filter characteristic - e.g noise shaping function; and b) transforming H(z) to coefficients. This may be done by the methods described in the paper "Theory and Practical Implementation of a Fifth Order Sigma-Delta AID Convener, Journal of Audio Engineering Society, Volume 39, no. 7/8, 1991 July/August by R.W Adams et al." and in the paper by Casey and Angus mentioned herein above using the knowledge of these skilled in the art. One way of calculating the coefficients is outlined in the accompanying Annex A. The various papers mentioned herein above consider only nth order filter sections. The present invention seeks to extend the use of nth order DSMs to other forms of signal processing, so that 1-bit signals may be used in such signal processing. According to the present invention, there is provided a signal processor for combining 1-bit signals, comprising an nth order (where n is greater than or equal to 1) Delta Sigma Modulator having a first input for receiving a first 1-bit signal, a second input for receiving a second 1-bit signal, a quantizer for requantizing a p bit signal to 1-bit form the requantized signal being the output signal of the processor, a plurality of signal combiners including a first combiner for forming an integral of an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the product of the output signal and a third coefficient, (n-1) intermediate combiners for forming an integral of an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the product of the output signal and a third coefficient and of the integral of the preceding stage, and a final combiner for forming an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the integral of the preceding stage to form the said p bit signal which is requantized by the quantizer. Thus there is provided a signal processor which combines the first and second signals. The said combiners operates on 1-bit signals and so coefficient multiplication is performed as 1-bit multiplication avoiding the need for p bit multipliers which are uneconomic. Furthermore the DSM also provides noise shaping. The said first and second coefficients applied to the first and second signals maybe fixed in which case the DSM acts as an adder which adds the first and second signals in fixed proportions defined by the said coefficients. The said first and second coefficients applied to the first and second signals may be variable in which case the DSM acts as a mixer and/or fader. The first and second coefficients define zeroes of the input signal transfer function and maybe fixed or variable, but the third coefficients define poles of the input signal transfer function and are fixed. If the first and second signals applied to the DSM are produced by unsynchronized sources, synchronisation means are required so the bits of the signals are in phase synchronism at the DSM. For a better understanding of the present invention, reference will now be made by way of example to Figures 4 to 6 of the accompanying drawings in which: Figure 4 is a schematic block diagram of a preferred signal combiner according to the present invention; Figure 5 is a schematic block diagram of a signal processing system in which the combiner of Figure 4 maybe used; Figure 6 is a schematic block diagram of an integrator of the combiner of Figure 4. Referring to Figure 4, the signal combiner comprises an n th order Delta-Sigma Modulator (DSM) where n is 2 or more. The example shown in a third order DSM (n=3) but n maybe greater than 3. The order of the DSM is defined by the number of integrator sections. In the DSM of Figure 4, and in accordance with the invention, each integrator section comprises: an adder 61, 62, 63 having three inputs; an output connected to an integrator 71, 72, 73; a first coefficient multiplier a 1 , a 2 , a 3 connected to a first input of the adder for multiplying a first 1-bit signal by a coefficient A1, A2, A3; a second coefficient multiplier b 1 , b 2 , b 3 connected to a second input of the adder for multiplying a second 1-bit signal by a coefficient B1, B2, B3; and a third coefficient multiplier C1, C2, C3 connected to a third input of the adder for multiplying the 1-bit output signal of the DSM by a third coefficient C1, C2, C3. A final stage of the DSM comprises an adder 64 having three inputs connected to: a first coefficient multiplier a 4 for multiplying the first signal by a first coefficient A4; a second coefficient multiplier b4 for multiplying the first signal by a second coefficient B4; and the output of the integrator 73 of the preceding stage. The adder 64 has an output connected to a quantizer Q. The adders 62, 63 of the intermediate stages each have a fourth input which receives the output of the integrator 71, 72 of the preceding stage. The multipliers a 1 to a 4 , b 1 to b 4 and c 1 to c 4 are all 1-bit multipliers, which multiply the 1-bit signals applied to them by p bit coefficients to produce p bit multiplicands. The adders 61 to 64 and the integrators 71 to 73 operate on the p bit signals. The p bit signals are represented in twos complement form for example whereby positive and negative numbers are represented. The quantizer Q is a comparator having a threshold level of zero. Negative inputs to the quantizer are encoded as -1 (logic 0) and positive inputs as +1 (logical 1), to produce the 1-bit output at output 5. The first and second 1-bit signals are applied to inputs 4A and 4B. A synchronisation circuit 40 is provided to synchronise the first and second signals to a local clock provided by a clock circuit 41. The synchronisation circuit may separately synchronize the two input signals to the local clock. Clock circuit 41 also controls the clocking of the DSM. The coefficients A1 to A4, B1 to B4 and C1 to C3 are chosen using the methods described in the above mentioned papers to provide a) circuit stability; and b) noise shaping. The coefficients C1 to C3 have fixed values to provide the noise shaping. The coefficient A1 to A6 and B1 to B4 define zeros of the transfer function of the input signals and thus control the gain applied to the signals. In accordance with one embodiment of the present invention, the coefficients A1 to A4 and B1 to B4 are chosen to sum the first and signals in fixed proportions defined by the coefficients. Thus coefficients A1 to A4 may be different from B1 to B4. The coefficients A1 to A4 may equal corresponding coefficients B1 to B4. In accordance with another embodiment of the present invention, the coefficients A1 to A4 and B1 to B4 are variable to allow the first and second signals to be mixed in variable proportions. The variable coefficients A1 to A4, B1 to B4 are generated by a coefficient generator 42. Generator 42 maybe a coefficient store, storing sets of coefficients which are addressed by a variable addressing arrangement responsive to a control signal CS. Alternatively the coefficients generator 42 maybe a micro computer which generates the coefficients in response to a control signal. The DSM of Figure 4 maybe used to process audio signals. Referring to Figure 5, an audio signal mixer comprises two-input signal mixers 50 to 53 each of which is a DSM as shown in Figure 4 with the variable coefficient generator 42. The outputs of pairs (50, 51 and 52, 53) of the mixers are fed to adders 54 and 55 which comprise DSMs as shown in Figure 4 with fixed coefficients A1 to A4 and B1 to B4. A final adder 56 is similar to adder 54 or 55. When cascading DSMs in series as shown by way of example in Figure 5, it may be necessary to provide inter-stage filters to prevent build up of noise which may affect the stability of the DSMs. The inter stage filters maybe provided in the manner described in co-filed UK application 9624674.9 (Attorney Reference I-96-16 P/1508.GB) (co-filed European patent application EP0 845 868 ) or UK application 9624673.1 (Attorney reference I-96-25 P/1510.GB) (co-filed European patent application number EP0 843 867 ). Where the coefficients A1 to A4, B1 to B4 and C1 to C4 are fixed, the combination of coefficient multipliers A1, B1, C1 and adders 61 in each stage of the DSM may be implemented by a look-up table stored in a ROM. For each coefficient A1, B1, C1 multiplied by a 1-bit signal there are only two results +A1, -A1, +B1, -B1 and +C1, -C1. The various additive combinations of these results are stored in a ROM, which is then simply addressed by the 1-bit signals. For variable coefficients the apparatus described in co-filed application UK 9624643.4 Attorney reference 1-96-18 P/1529.GB (co-filed European patent application EP0 845 779 may be used. For completeness Figure 6 shows an example of an integrator 71, 72 or 72. The integrator comprises an adder 600 and a delay element 610. The output of the delay element 610 is fed back to the adder to accumulate the integrator result. The adder 61, 62, 63 of each stage may also be used as the adder 600, except where a look-up table is used. ANNEX A CALCULATING COEFFICIENTS This annex outlines a procedure for analysing a fifth order DSM and for calculating coefficients of a desired filter characteristic. A fifth order DSM is shown in Figure A having coefficients a to f and A to E, adders 6 and integrators 7. Integrators 7 each provide a unit delay. The outputs of the integrators are denoted from left to right s to w. The input to the DSM is a signal x[n] where [n] denotes a sample in a clocked sequence of samples. The input to the quantizer Q is denoted y[n] which is also the output signal of the DSM. The analysis is based on a model of operation which assumes quantizer Q is simply an adder which adds random noise to the processed signal. The quantizer is therefore ignored in this analysis. The signal y[n] = fx[n] + w[n] i.e. output signal y[n] at sample [n] is the input signal x[n] multiplied by coefficient f plus the output w[n] of the preceding integrator 7. Applying the same principles to each output signal of the integrators 7 results in Equations set 1. y [ n ] = fx [ n ]+ w [ n ] w [ n ] = w [ n -1]+ ex [ n -1]+ Ey [ n -1]+ v [ n -1] v [ n ] = v [ n -1]+ dx [ n -1]+ Dy [ n -1]+ u [ n -1] u [ n ] = u [ n -1]+ cx [ n -1]+ Cy [ n -1]+ t [ n -1] t [ n ] = t [ n -1]+ bx [ n -1]+ By [ n -1]+ s [ n -1] s [ n ] = s [ n -1]+ ax [ n -1]+ Ay [ n -1] These equations are transformed into z-transform equations as well known in the art resulting in equations set 2. Y ( z ) = fX ( z )+ W ( z ) W ( z )(1- z -1 ) = z -1 ( eX ( z )+ EY ( z )+ V ( z )) V ( z )(1- z -1 ) = z -1 ( dX ( z )+ DY ( z )+ U ( z )) U ( z )(1- z -1 ) = z -1 ( cX ( z )+ CY ( z )+ T ( z )) T ( z )(1- z -1 ) = z -1 ( bX ( z )+ BY ( z )+ S ( z )) S ( z )(1- z -1 ) = z -1 ( aX ( z )+ AY ( z )) The z transform equations can be solved to derive Y(z) as a single function of X(z) (Equation 3) Y ( z ) = fX ( z ) + z -1 (1-z 1 ) ( eX ( z ) + EY ( z ) + z -1 1-z -1 ( dX ( z ) + DY ( z ) + z -1 1-z -1 ( cX ( z ) + CY ( z ) + z -1 1-z -1 ( bX ( z ) + BY ( z ) + z -1 1-z -1 ( aX ( z ) + AY ( z )))))) This may be reexpressed as shown in the right hand side of the following equation, Equation 4. A desired transfer function of the DSM can be expressed in series form Y ( z ) X ( z ) given in left hand side of the following equation and equated with the right hand side in Equation 4. Y ( z ) X ( z ) = α 0 + α 1 z -1 + α 2 z -2 + α 3 z -3 + α 4 z -4 +α 5 z -5 β 0 + β 1 z -1 + β 2 z -2 + β 3 z -3 + β 4 z -4 + β 5 z -5 = f (1- z -1 ) 5 + z -1 e (1- z -1 ) 4 + z -2 d (1- z -1 ) 3 + z -3 c (1- z -1 ) 2 + z -4 b (1- z -1 ) + z -5 a (1- z -1 ) 5 + z -1 E (1- z -1 ) 4 - z -2 D (1- x -1 ) 3 - z -3 C (1- z -1 ) 2 + z -4 B (1- z -1 ) - Z -5 A Equation 4 can be solved to derive the coefficients f to a from the coefficients α 0 to α 5 and coefficients E to A from the coefficients β 0 to β 5 as follows noting that the coefficients α n and β n are chosen in known manner to provide a desired transfer function. f is the only z 0 term in the numerator. Therefore f = α 0 . The term α 0 (1-z -1 ) 5 is then subtracted from the left hand numerator resulting in α 0 + α 1 z -1 ...+... α 5 z -5 - α 0 (1-z -1 ) 5 which is recalculated. Similarly f(1-z -1 ) 5 is subtracted from the right hand numerator. Then e is the only z -1 term and can be equated with the corresponding α 1 in the recalculated left hand numerator. The process is repeated for all the terms in the numerator. The process is repeated for all the terms in the denominator.

Claims: A signal processor for combining 1-bit signals, comprising an nth order (where n is greater than or equal to 1) Delta Sigma Modulator (DSM) having a first input for receiving a first 1-bit signal (4A), a second input for receiving a second 1-bit signal (4B), a quantizer (Q) for requantizing a p bit signal to 1-bit form the requantized signal being the output signal of the processor, a plurality of signal combiners including (61-64) a first combiner (61) for forming an integral of an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the product of the output signal and a third coefficient, (n-1) intermediate combiners (62;63) for forming an integral of an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the product of the output signal and a third coefficient and of the integral of the preceding stage, and a final combiner (64) for forming an additive combination of the product of the first signal and a first coefficient and of the product of the second signal and a second coefficient and of the integral of the preceding stage to form the said p bit signal which is requantized by the quantizer. A processing according to claim 1, wherein the said first coefficients and the said second coefficients are chosen to combine the first and second signals in proportions defined by the first and second coefficients. A processor according to claim 1 or 2, wherein the third coefficients are chosen to provide noise shaping. A processor according to claim 1, 2 or 3, wherein the first coefficients are variable. A processor according to claim 1, 2, 3 or 4, wherein the second coefficients are variable. A processor according to claim 4 or 5, further comprising means for generating the variable coefficients. A processor according to claim 1, 2 or 3, wherein the first and second coefficients are fixed. A processor according to any preceding claim, where the first coefficients of the respective combiners are different. A processor according to any preceding claim, wherein the second coefficients of the respective combiners are different. A processor according to claim 7, wherein each of the combiners comprises a look-up table. A processor according to any preceding claim comprising means for synchronising the bits of the first and second signals at the first and second inputs to a local clock which controls the clocking of the DSM. An audio signal processor comprising a signal processor according to any preceding claim.

Inventors: EASTTY PETER CHARLES, SLEIGHT CHRISTOPHER, THORPE PETER DAMIEN, EASTTY, PETER CHARLES, SLEIGHT, CHRISTOPHER, THORPE, PETER DAMIEN
Applicants: SONY UK LTD, SONY UNITED KINGDOM LIMITED
Application year: 1997
Main classification: H03M7
IPC codes: H03M7, H03H17