Improved output circuit for integrated circuits

Abstract: Output circuit for an integrated circuit, comprising first transistor means (P2) and second transistor means (N2) connected in series between a first external voltage (Vcc) and a second external voltage (Gnd) external to the integrated circuit (100), respectively through first (L2) and second electrical connecting means (L4). The first transistor means for carry an output line (5) of the integrated circuit to the first external voltage, while the second transistor means for carry said external line of the integrated circuit to said second external voltage. The second transistor means are formed inside a first well (130) of a first conductivity type contained inside a second well (140) of a second conductivity type formed in a substrate (7) of the first conductivity type. The second well (140) of the second conductivity type is connected to said first external voltage (Vcc) through third electrical connecting means (L21) distinct from said first electrical connecting means (L2).

Description: The present invention relates to an improved output circuit for integrated circuits, such as an output buffer of the type normally employed in semiconductor integrated circuits for driving an output signal line. A semiconductor integrated circuit 100, shown in Figure 1, is normally composed by an input stage 1 adapted to acquiring and regenerating external input signals 4, a generic internal circuitry 2 and an output stage 3 adapted to driving external signal lines 5 to which there is associated a load 6. The output signal from such a stage 3 is in general variable between different logic levels in relatively short times; for example, referring to Figure 1, the output signal 5 switches between the reference voltage Gnd (0 V) and the supply voltage Vcc of the integrated circuit, typically equal to 5 V in the case of the CMOS logic family. The output stage 3 shall therefore supply high currents in short times. Such currents can disturb the internal circuitry 2 and the input stage 1 of the integrated circuit; these disturbances could be interpreted, in the case of memory integrated circuits, as logic state transitions on the address signal bus 4, for the following reasons. The terminals of the supply voltage, the reference voltage and the input/output signals provided on the semiconductor chip wherein the integrated circuit is formed are respectively connected to a supply voltage line, a reference voltage line and input/output lines external to the chip by means of bonding wires. These bonding wires introduce parasitic inductances contributing to the creation of closed paths between the different stages, as shown in Figure 2. In this figure, Vcc and Gnd are the supply voltage line and the reference voltage line external to the integrated circuit chip. The stages 1 and 2 of Figure 1 (of which only the former is shown in Figure 2) are supplied by a first internal supply voltage Vcc1, connected to Vcc by means of a first metal wire L1 having a parasitic inductance L1; the reference voltage of these stages is GND1, that is connected to the external reference voltage Gnd by means of a second metal wire L3 having a parasitic inductance L3. The output stage 3 is supplied by a second internal supply voltage Vcc2 which is connected to the external supply voltage Vcc by means of a third metal wire L2 having a parasitic inductance L2, distinct from the first metal wire L1; the internal reference voltage Gnd2 for the output stage 3 is connected to the external reference voltage Gnd by means of a fourth metal wire L4 having a parasitic inductance L4, distinct from the second metal wire L3. IN and OUT respectively are the terminals external to the integrated circuit for the connection of the input and output signals; these terminals are connected to the input stage 1 and to the output stage 3 through metal wires Lin and Lout having respective parasitic inductances Lin and Lout. Cload is a capacitive load. The input stage 1 generally comprises pull-up and pull-down transistors P1 and N1, while the output stage 3 comprises pull-up and pull-down transistors P2 and N2. Referring to Figure 3, the physical structure of the output stage 3 of Figure 2 is shown. It can be noted that the P-channel pull-up transistor O2 is obtained introducing in P type substrate 7 donor atoms, so as to form an N type well 8 wherein a subsequent introduction of acceptor atoms originates the drain and source regions 9, 10. The N type well 8 is biased at Vcc2. The drain and source regions 11, 12 of the pull-down N-channel transistor N2 are obtained by introducing donor atoms directly in the substrate 7 or, in the alternative case that transistor N2 is to have a particular threshold voltage, in a further P type well 13 formed in substrate 7 (twin-well process), the substrate 7 being normally lightly doped. C2 is the capacitance of the junction between the N type well 8 and the P type substrate 7, i.e. the capacitance between Vcc2 and Gnd1. C1 shown in Figure 1 is the capacitance associated to the junction between the P type substrate 7 and one or more N type wells similar to the well 8 wherein the P-channel transistors of the input stages 1 and the circuitry 2, i.e. the capacitance coupling Vcc1 and Gnd1. Rsub is the resistance of the substrate 7. If the potential of node Vcc2 fluctuates at low frequencies, the inductances of the metal wires are short circuits and the path γ formed by L1 and L2 is predominant; γ is the sole direct path between Vcc2 and Vcc1. At higher frequencies corresponding to the switching frequency of the output buffers, path β formed by capacitances C1 and C2 is predominant. In both cases however the disturbance on the input stage is limited. If differently it is node Gnd2 that fluctuates, these fluctuations affect, through the resistive path α, the input circuitry, due to the small equivalent resistance Rsub between Gnd2 and Gnd1. It is common practice to try to resolve this problem by introducing latches for the data and increasing the noise margin of the input buffers. In order to eliminate the path α through the substrate resistance Rsub between Gnd2 and Gnd1, a known technique provides for using a so-called triple-well manufacturing process to form the output stage 3, as depicted in Figures 4 and 5, and as reported in document EP 0 614 222. From Figure 4 it is possible to note that in a triple-well structure the transistor N2 is formed inside a P type well 130, that in turn is formed inside an N type well 140 formed in the P type substrate 7. Referring to Figure 5, the use of the triple-well structure allows for eliminating, at least at low frequencies, the path α. In fact, connecting the P type well 130 to Gnd2 and the N type well 140 to Vcc2, the junctions P type well 130/N type well 140 and N type well 140/P type substrate 7 are reverse biased. As however shown in Figure 4, such junctions have associated thereto two further parasitic capacitances C21, between the N type well 140 and the P type substrate 7, and C22 between the P type well 130 and the N type well 140. These capacitances, even if contribute to a better filtering of noise with respect to solutions not using the triple-well structure, still allows switching noise to be transferred to the input circuitry, at high frequencies. This is more true the closer the cutoff frequency of the high-pass filter associated to C21 and C22 to the signal frequency, and thus the larger the capacitances C21 and C22. Therefore, in view of the state of the art described, it is an object of the present invention to provide an improved output circuit suitable for further reducing noise problems. According to the present invention, such an object is attained by means of an output circuit for an integrated circuit as defined by the appended claims. The features and advantages of the present invention will be made apparent by the following detailed description of a practical embodiment thereof, illustrated by way of non-limiting example in the annexed drawings, wherein: Figure 1 schematically shows the main functional blocks of a semiconductor integrated circuit according to the prior art; Figure 2 is an equivalent electrical diagram of an output circuit according to the prior art, with schematically indicated the associated noise propagation paths to an input stage; Figure 3 shows in cross-section the physical structure of the output circuit of Figure 2; Figure 4 shows the physical structure of a second type of output circuit according to the prior art, with an N-channel pull-down transistor inside a triple well; Figure 5 is similar to Figure 2, but is referred to the output circuit of Figure 4; Figure 6 is an electrical equivalent circuit of an output circuit according to the invention; and Figure 7 shows the physical structure of the output circuit according to the invention. With reference to Figures 6 and 7, an output stage according to the present invention comprises an internal supply voltage line Vcc2 and an internal reference voltage line Gnd2 internal to the integrated circuit 100, which are respectively connected to an external supply voltage line Vcc and an external reference voltage line Gnd external to the integrated circuit through metal wires L2 and L4, having respective parasitic inductances L2 and L4. Between the supply and reference voltages there are interposed two CMOS transistors driving the output line 5. The P-channel pull-up transistor P2 is placed between the internal supply voltage Vcc2 and the output 5, while the N-channel pull-down transistor N2 is placed between the output 5 and the internal reference voltage Gnd2. Transistor P2 is formed inside an N type well 8 formed in the P type substrate 7, while transistor N2 is formed by means of the so-called triple-well process. The P type well within which transistor N2 is obtained, is in turn formed inside an N type well 140 formed in the P type substrate 7. Such an N type well 140 is connected to a dedicated internal supply voltage Vcc3, connected to the external supply voltage Vcc through a metal wire L21 of parasitic inductance L21, distinct from the internal supply voltage Vcc2 supplying the output stage. By means of this arrangement, the coupling between Gnd2 and Gnd1 by the impedance of the series connection of capacitances C21 (associated to the N type well 140/P type substrate 7 junction) and C22 (associated to the P type well 130/N type well 140 junction) provides a good filtering action of disturbances, the better the higher the cutoff frequency associated to the filter formed by capacitances C21, C22. Such a solution further allows to eliminate the path 8 in Figure 5, and to obtain a significant reduction of the coupling between Vcc2 and Gnd2; path δ, formed by capacitance C22, is in fact replaced by path γ in Figure 6, that is the series connection of capacitances C2, C21 and C22, with an increase of the impedance between Vcc2 and Gnd2. The coupling between Vcc2 and Gnd1 is significantly reduced too: path γ in Figure 5, formed by the shunt connection of capacitances C2 and C21, is replaced by path β in Figure 6, formed by the sole capacitance C2, with an increase in the impedance between Vcc2 and Gnd1. With reference to the above, a dynamic analysis of the circuit according to the invention reveals that, in case of fluctuations of Gnd2 in consequence of a switching of the pull-down transistors of the output stage, the noise generated on the input circuitry does not vary compared to the known solutions using a triple-well structure, while in the case of fluctuations of Vcc2 due to switching of the pull-up transistors of the output stage the noise generated on the input circuitry is much attenuated compared to the known solutions.

Claims: Output circuit for an integrated circuit, comprising first transistor means (P2) and second transistor means (N2) internal to said integrated circuit and connected in series between a first external voltage (Vcc) and a second external voltage (Gnd) external to the integrated circuit (100), respectively through first (L2) and second bonding wires (L4), the first transistor means for carrying an output line (5) of the integrated circuit to the first external voltage, the second transistor means for carrying said output line of the integrated circuit to said second external voltage, the second transistor means being formed inside a first well (130) of a first conductivity type contained inside a second well (140) of a second conductivity type formed in a substrate (7) of the first conductivity type, characterized in that said second well (140) of the second conductivity type is connected to said first external voltage (Vcc) through a third bonding wire (L21) distinct from said first bonding wire (L2). Output circuit according to claim 1, characterized in that said first transistor means (P2) comprises a first conductivity type channel MOSFET and the second transistor means (N2) comprises a second conductivity type channel MOSFET. Output circuit according to claim 2, characterized in that the first conductivity type is the P type and the second conductivity type is the N type.

Inventors: CONCI ARMANDO, GOLLA CARLA MARIA, MULATTI JACOPO, ZANARDI STEFANO, CONCI, ARMANDO, GOLLA, CARLA MARIA, MULATTI, JACOPO, ZANARDI, STEFANO
Applicants: ST MICROELECTRONICS SRL, STMICROELECTRONICS S.R.L.
Application year: 1997
Main classification: H03K19
IPC codes: H03K17, H01L27, H03K19, H01L21