LINEAR-IN-DECIBEL VARIABLE GAIN AMPLIFIER

Abstract: A gain control circuit (22) provides linear-in-decibel gain control for an RF signal variable gain amplifier (12). The gain control circuit (22) utilizes the transconductance characteristics of bipolar transistors to generate a logarithmic relationship betweena gain control current (IG) and an amplifier bias current (IC). The gain control circuit (22) comprises essentially a current mirror having two transistors (Q1, Q2) with a resistor (R1) coupled between the associated base terminals of the two transistors (Q1, Q2). A third transistor (Q3) and a resistor (R2) are also provided to absorb the gain control current (IG). The gain control current (IG) is applied to a base of a first one (Q1) of the two transistors and a voltage is thereby established across the resistor. This voltage subtracts from the base-emitter voltage of the second transistor (Q2) thereby producing a corresponding exponential reduction in the current through the second transistor (Q2). This current (IC) is provided to a gm stage (12), whose gain is linearly proportional to this current. Thus, a linear change in the gain control current (IG) produces an exponential change in the gainof the gm stage (12). Accordingly, a linear-in dB variable gain amplifier is achieved.

Description: LINEAR-IN-DECIBEL VARIABLE GAIN AMPLIFIER BACKGROUND OF THE INVENTION This invention relates generally to variable-gain small signal amplifiers and more particularly to a linear-in-decibel gain control circuit. In communications systems, analog receivers vary the amount of gain according to the specific receiver operation and the strength of the received signal in order to maintain a constant signal level. Variable-gain amplifiers are typically used to achieve this desired effect in the receiver. Because of the wide range of received signal strength, the variable gain amplifier must be able to vary its gain over a wide range. So-called linear-in- decibel variable gain amplifiers are known to provide this desired level of gain control. These amplifiers take advantage of the fact that a change in forward current through a diode produces a change in voltage across the diode that is proportional to the logarithm of the current according to the well-known junction equation: VF = (kF/q) log (IJIs). For example, a decade increase in forward current at room temperature produces a voltage increase of about 60 mV for a typical diode. Thus, variable gain amplifiers can be designed that produce a decade of gain increase for every 60mV of voltage change across a diode. An example of such a linear-in-decibel variable gain amplifier is shown in U.S. Pat. No. 3,736,520 entitled "Precision Variable Gain Amplifier with Linear Log-Gain versus Control-Voltage Characteristic," by Acker. The problem with this and other linear-in-decibel variable gain amplifiers is that they are complex, typically requiring one or more operational amplifiers to implement. They also suffer from accuracy and bandwidth limitations. Accordingly, a need remains for a simple yet accurate variable amplifier which is linear-in-decibels. SUMMARY OF THE INVENTION A variable gain amplifier having accurate linear-in-decibel gain control over a wide range of gains is provided. The amplifier includes a gain control circuit that produces an exponentially varying bias current responsive to a linearly changing gain control current. This bias current is then provided to an amplifier whose gain is proportional to the bias current. The exponential relationship between the gain control current and the bias current causes the amplifier gain to change exponentially in relation to linear changes in the gain control current. Linear-in-decibel gain control is thereby achieved. The gain control circuit comprises two transistors forming essentially a current mirror having a resistor between their respective base terminals. The gain control current is applied to the base of a first one of these transistors. The voltage drop across the resistor, which can be varied by adjusting the gain control current, produces a corresponding change in the base- to-emitter voltage in the second transistor. This change in the base-to-emitter voltage produces an exponential change in the current through the second transistor, and, therefore, a corresponding exponential change in the current in the second transistor. The current through the second transistor is then provided to the amplifier as the bias current, thereby producing an exponential change in the amplifier gain. This relationship between the gain control current and the resulting gain in the amplifier is referred to herein as "linear-in-dB" because an exponential gain function is linear on a log scale. The gain control circuit also includes an third transistor provided, in part, to absorb the gain control current. A resistor is coupled between the base of the second transistor and ground to provide a path for the gain control current. A compensation circuit is also included that provides additional drive current and the ability to maintain a consistent gain response for small transistor beta values. An application of the gain control circuit is also provided. Multiple gain control circuits are used in conjunction with a multiple gain stages in an automatic gain control (AGC) amplifier circuit. Each variable gain stage of the amplifier circuit uses, for example, a multi-tanh triplet, which include three differential pairs with varying emitter area ratios coupled in parallel to form an effective transconductance stage having improved linearity. The varying emitter areas is accomplished in one stage by having physically larger emitters in some of the transistors than others. In another stage, the emitter area ratios are synthesized by operating the differential pairs at different operating points by use of resistors. The differential pairs in the multi-tanh triplets are biased by current sources that are controlled by the gain control circuit according to the invention. The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment of the invention which proceeds with reference to the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram of a gain control circuit according to the invention. FIG. 2 is a circuit diagram of the gain control circuit in FIG. 2 including an additional compensation circuit. FIG. 3 is a schematic diagram of a multi-stage automatic gain control (AGC) amplifier system according to the invention. FIG. 4 is a detailed circuit diagram of a first amplifier stage for the amplifier system shown in FIG. 3. FIG. 5 is a detailed circuit diagram of a second amplifier stage for the amplifier system shown in FIG. 3. FIG. 6 is a detailed circuit diagram of a third amplifier stage for the amplifier system shown in FIG. 3. FIG. 7 is a detailed circuit diagram of a final, fixed-gain amplifier stage having an automatic gain control (AGC) detector for the amplifier system shown in FIG. 3. DETAILED DESCRIPTION FIG. 1 is a circuit diagram of a variable-gain amplifier having linear-in-decibel gain control. The linear-in-decibel gain control is provided by a gain control circuit 22 according to the invention. The actual gain is provided by an amplifier 12 comprised of transistors QA and QB arranged as a classic differential pair. The gain of the amplifier 12 is measured as the ratio of the output signal IFOUT at output terminals 18 to the input signal IFIN at input terminals 16. The gain control circuit 22 produces an exponential increase in the gain of the amplifier 12 for a linear incremental change in a gain control current I G . The gain control circuit 22 includes transistors Ql, Q2, and Q3 and resistors Rl and R2. The emitter areas of Ql and Q2 may be different. The base of transistor Ql is coupled to an input terminal 30 to which the gain control current I G is applied. The base of Ql is also coupled to the base of Q2 by resistor Rl. The collector of Ql is coupled to an input terminal 32 for receiving a primary bias current I P . The bias current I P flows through transistor Ql with the help of emitter-follower Q3, whose base is coupled to the collector of Ql and its emitter coupled to the base of Ql through resistor Rl . Transistor Q3 is in turn biased by resistor R2. The collector of Q2 is coupled to the emitters of QA and QB to provide a bias current l c thereto. As is known in the art, the amplifier 12 has a gain which is proportional to the transconductance gm of the transistors QA and QB. It is further known that the transconductance gm is proportional to the bias current I c . Thus, by varying the bias current lc, the gain control circuit 22 can produce a corresponding linear change in the gain of the amplifier 12. In operation, if the gain control current I G applied at terminal 30 is zero and the NPN betas (β) of transistors Ql and Q2 are very high, transistors Ql and Q2 operate in a manner similar to a current mirror where the collector current of Q2 operates at a multiple ofthe primary bias current I P . In this case, the collector current of Q2 is a function of the emitter- area ratio "A" between Ql and Q2. For example, if the emitter-area of Ql is defined as "e" and the emitter-area of Q2 is "7e", the collector current I c at Q2 will be approximately 7I P . There is, however, a small current at the base of Ql even when I G is equal to zero due the bias current I P , which flows in Rl. Thus, the peak current through Q2 is actually slightly higher than 7I P because of the voltage drop across Rl. If the gain control current at terminal 30 is set to a general non-zero value I & however, the current in resistor Rl creates a reduction of ΔV BE = I G *R1 between the base- emitter voltage (V BE i) of Ql and V BE 2 of Q2. The collector current of Q2 (I c ), which is an exponential function of the base-to-emitter voltage V BE2 , is therefore reduced by the ratio exp(Δ V BE /V T ), where V τ is of course the thermal voltage equal to kT/q. The collector current of Q2, which is also the bias current I c of amplifier circuit 12, can then be expressed as the following function of the gain current I G : I c = A x I P x exp(-IoxRl/Vr). where A is the emitter area ratio of Q 2 to Q,. Thus, the bias current I c provided by transistor Q2 decreases exponentially with corresponding linear increases in the gain control current I G . The resistor value of Rl in the preferred embodiment, is chosen so that a 1 micro- amp (μA) change in I G creates a ΔV BE of 1 millivolt ( V) and consequently a change of exp(l/26), or approximately 0.333 dB in the gain of amplifier 12. Thus, a 75 μA full-scale change in lc (e.g., 2 μA - 77 μA) results in a gain change of 75 * 0.333 dB, or 25 dB. The transistor Q3 is provided, in part, to absorb the change in I G at terminal 30 (e.g. 2 μA - 77 μA). Transistor Q3 introduces a non-linearity, however, due to the variation in its base current responsive to a change in I G . The base current varies as a function of I G because this current subtracts from the current in R2, which is a function of the base-to-emitter voltage (V BE ) of Q2 that, in turn, is also dependent on I & as described above. For a nominal beta (β) of 110, the variance in I G would create a base-current variation of about 0.7 μA in Q3. The variable base current in Q3 correspondingly varies the amount of primary bias current I P supplied into the collector of Ql , thereby creating a gain nonlinearity. This nonlinearity becomes a problem for small beta values (e.g., l/3rd-nominal betas), when a base current change of 2 μA would represent a roughly 2%, or 0.17 dB, nonlinearity. FIG. 2 is the gain control circuit 22 of FIG. 1 including an additional compensation circuit 39 for reducing the non-linear effects caused by finite beta (β) values. The compensation circuit 39 includes a transistor Q6 coupled at its emitter terminal to the collector of Q3. The base of transistor Q6 is coupled to the base of Q3 through a current mirror 40. The base current of transistor Q6 closely replicates the base current of Q3 because the same current flows through Q6 and Q3. The current mirror 40 generates a current I x which is the "mirror" of the base current of Q6 and thus supplies current I x to the base of Q3 so that none of the current I P is lost to the base of Q3. Thus, the collector current of Ql is no longer dependent on lc over the full range of voltage and beta variations. FIG. 3 is a schematic diagram of a multi-stage automatic gain control (AGC) amplifier system 43 which uses the linear-in-decibel gain control circuit 22 shown in FIG. 2. The amplifier system 43 includes three sections. A first amplifier stage is located in section 45 and second and third amplifier stages are located in section 47. The three amplifier stages are coupled together in series and each have a variable gain span of 25 dBs. The stages are DC-coupled throughout, and therefore use an overall negative-feedback path to null the first- stage offset and stabilize the working point. A final gain stage is located in section 49 and provides a fixed gain of 20 dB and a differential-to-single-sided conversion to a final intermediate frequency (IF) output IFOP at terminal 37. The overall gain of the system 43 varies from 7.5 dB to 82.5 dB as a gain control voltage V G at terminal 51 varies from 2V to 0V, respectively. The final stage includes an AGC detector, designed to stabilize the IF output when not over-ridden by a manual gain-control voltage V G at a GAIN input. The input signals applied to the system 43 are defined as follows: inputs IFHI and IFLO at terminals 16 are differential intermediate signals; V P at terminal 34 is a supply voltage; I P ι and I^ at terminals 32 and 33, respectively, are separately controllable primary bias currents; I Gι and I G2 at terminals 28 and 30, respectively, are separately controllable gain control currents; IEF at terminal 41 is a bias current; IFCM at terminal 38 is a common reference voltage (ground); VMID at terminal 42 is an intermediate reference voltage, nominally at the mid-point between the supply rails; and V G is an output of an AGC detector stage, which may be used to control the currents I Gι and I o2 . A bias return resistor Rl 1 is coupled between the terminal 42, which receives the sub-rail voltage VMID, and the IFHI input terminal 16. The IFLO input terminal 16 is connected to the final output terminal 37 of the IF strip via a second resistor R12, which provides a DC-stabilization feedback path in conjunction with C2 to ensure that the final output IFOP remains centered over the full gain range. Resistors Rl 1 and R12 introduce balanced voltage drops of typically 47 mV at V G =0 V and 2.5 mV at V G =2V (for nominal betas). FIG. 4 is a detailed circuit diagram ofthe first amplifier stage located in section 45 in FIG. 3. Amplifier stage 45 includes the gain control circuit 22 previously shown in FIG. 2 and a "multi-tanh triplet" 55, which is coupled to the gain control circuit 22 to receive three bias currents (I - Ic3) therefrom. The multi-tanh triplet is used in place of a single transconductance (gm) stage because of its improved linearity. The operation of the multi- tanh triplet is described in detail in my co-pending application, filed November 23, 1994, Serial No.08/344,375 entitled, "Low Supply Voltage Mixer Having Overlapping Input Signal Ranges," assigned to the present assignee, incorporated herein by reference. The relative emitter ratios are shown adjacent the corresponding transistors. In general, any number of differential pairs can be ganged together to form a "multi-tanh n-tuple." The multi-tanh n- tuple, for example, the so-called "doublet" with N=2, can be used in place of a single transconductance (g„) stage for further improved linearity in the amplifier stage. The multi-tanh triplet comprising transistors Q7-Q12 has an outer emitter area ratio of 6.5:1 between Q7,Q8 and Q12,Q11. An outer-to-inner current ratio of 2:1 is set by the current-source transistors Q2, Q13,and Q14, i.e., 8:4. The area ratios of these transistors create an essentially flat differential gain of +/- 0.1 dB for instantaneous DC inputs of +/- 40 mV, and a -IdB differential gain error at +/- 56 mV. These figures are typical of an optimal design. Amplifier stage 45 provides a gain span of 25 dB (+20dB to -5 dB), relatively low noise, and the capability of handling inputs as large as +/- 56 mV without significant distortion. The variable-gain scheme is controlled by the current I G) of 2-77 μA applied to terminal 28. The primary bias current I P) of 50 μA is applied at terminal 32. The gain of amplifier stage 45 is linearly proportional to I P . As described above in FIGS. 1 and 2, a change in current I G ι from 2 to 77 μA at terminal 28 produces a ΔV BE variation of 75 mV in Q2, Q13 and Q14 when R1=1KΩ. This lowers the bias currents in the multi-tanh triplet in an exponential fashion, by a ratio of 17.9 (i.e., exp (75/26)), or 25 dB. Transistors Q4-Q6 provide beta compensation for the gain control circuit 22 as previously described in FIG. 2. As well as being involved in the variable-gain system, resistor Rl also provides beta (β) compensation for the overall circuit. The base current in Ql causes the voltage on the bases of the current-source transistors Q2, Q13 and Ql 4 to be a little higher than that at the base of Ql, by an amount dependent on beta (β). An emitter resistance for Ql at 50 μA is close to 500Ω, so the incremental effect of a 1KΩ base resistor Rl introduces a "two beta's worth" increase in the collector currents of Q2, Ql 3 and Ql 4. These compensate for the effect of finite betas (β) in the gm sections of the multi-tanh triplet and for the loading of this first amplifier stage by the beta-dependent loading of the second amplifier stage 47 (FIG. 3). FIGS. 5 and 6 are detailed circuit diagrams of the second and third amplifier stages in section 47. These stages follow similar design principles of the first stage, but operate at lower bias currents. As in the first stage, the second stage 60 and the third stage 62 both use multi-tanh triplets in lieu of simple differential gm pairs to improve the linearity of the overall transconductance, as described in my co-pending application. The multi-tanh triplets of the second and third stages, however, use proportional-to-absolute-temperature (PTAT) ΔV BE 's to synthesize the effective emitter area ratios. The multi-tanh triplet of the second stage 60 is comprised of transistors Q17-Q22 (FIG. 5) and the multi-tanh triplet of the third stage comprised of transistors Q25-Q30 (FIG. 6). Each pair is coupled to a respective current-source transistor (e.g., Q37-Q39), which supplies a respective bias current thereto. In addition, emitter followers Q15 and Q16 are used in each amplifier circuit. Otherwise, the amplifier circuitry operates identically to that previously described in FIG. 4. The second section 47 as in the first section, includes a gain control circuit 64, which is shared by both the second and third amplifier stages. The gain control circuit 64 is comprised of transistors Q61, Q64-Q66 and current-source transistors Q37-Q42 and operates in a manner similar to that shown in FIG. 2 and, therefore, will not be described in detail. A separate gain control circuit is used for the second and third stages in order to avoid coupling common mode noise between the two sections over a common control line. Alternatively, a single gain control circuit can be used for all stages if this is not a concern. The differential IF signal (IFP and IFM) at terminal 18 is the differential output signal of the.first amplifier stage (FIG. 4). The IF signal is applied to a pair of emitter- followers Q15, Q16. The emitter followers Q15 and Q16 work in conjunction with current-mirrors Q31-Q36 which are operated by a bias current IEF received at terminal 84. All transistors Q15-Q22 in the second amplifier section 47 have the same emitter- area and are smaller than the transistors in the first amplifier section 45 (FIG.4). Smaller transistors (having higher base resistance) can be used since noise is less important in later amplifier stages. The voltages generated by Q15 and Q16 set up voltage drops in R3 and R4, and effectively establish an offset voltage, equivalent to an area ration, between the outer triplet transistors (Q17,Q19; Q21,Q22). The triplet supply current is again in the ratio 2:1:2, set by the emitter-areas of Q37-Q39, respectively. Thus, the second 60 and third 62 amplifier stages have approximately the same 1 dB compression point of -10 dB as the first amplifier stage 55 in FIG. 4. A 1 dB compression point is necessary because the minimum gain of these stages can be as low a 0 dB. The voltages introduced by the bias current IEF at terminal 84 set up voltage drops across R3 and R4, which accordingly adjust the area ratio in the outer triplet transistors. Thus, different area ratios can be arranged by using equal sized transistors. For example, the product IR3 * R3 = kT/q (In A). The area ratio "A" is then equal to A = exp(I3*R3/Vt). In the preferred embodiment 13 *R3 = 50 mV. Therefore, the area ratio A = 6.5. By changing area ratio with such offset voltages smaller equal sized transistors can be used for each amplifier circuit thereby improving high-frequency circuit performance. The second amplifier stage 60 is loaded by resistors R5 and R6. To maximize available collector bias current, resistors R5 and R6 are taken directly to a reference voltage at terminal 44. The output of the second amplifier stage is again buffered and level-shifted by emitter followers Q23 and Q24 (FIG. 6) in the third stage. At high frequencies a small amount of positive feedback is applied via the network formed by R7, Cl, R8 and C2. The feedback network formed serves to extend the high frequency response at high gains, and has little effect at lower gains. As described above, the third and final amplifier section 49 includes a final gain stage, which provides a fixed gain of 20dB and also converts the differential input signal at 82 into a single-sided output signal IFOP at output terminal 37. It will be apparent to those skilled in the art that this final stage is unnecessary to achieve the objective of the present invention and is therefore optional. This final stage is included to demonstrate how the linear-in-dB control circuit can be incorporated in a wide variety of amplifier circuits having multiple stages. The invention is not limited to such designs. The final gain stage uses active feedback to achieve a linear amplitude response. The output of the preceding stage is applied at inputs IF01 and IF02 to the differential pair Q50 and Q51. This pair is biased by Q54. A fraction of the output signal IFOP is applied to an identical gm stage made up of Q52, Q53, and the current supplied by Q55 via the gain- setting attenuatory R50-R52. The resistor values chosen for this attenuator result in the feedback voltage having the same source impedance (about 2KΩ) as the input voltage from the previous gain stage. The biasing for this section is provided by the bias current IBAM supplied to terminal 39 and supported by Q63, assisted by Q64. Capacitor C50 provides high frequency (HF) stabilization for the loop around Q63-Q64, with a pole, in the preferred embodiment, at about 45MHz. The output of the gm stages is applied to a folded cascode Q57 and Q60, biased by the currents in Q56 and Q59, respectively. These currents are in turn established by the current in Q65-Q66 and R63. The voltage drop across R66 (nominally 300mV PTAT), sets up the differential summing nodes at the emitters of the cascode transistors to about 460 mV below the supply voltage VP and provides minimal collector bias for Q56 and Q59. The cascode outputs are applied to current mirror Q58 and Q61, augmented by Q62, biased by R59, emitter-degeneration resistors R58-R59, and HF bypass cap C51. The resulting voltage at the common collector node of Q60 and Q61 is buffered by complementary emitter-followers Q68 and Q69 operating at a predetermined bias current set by Q67 and Q70, respectively. A second pair of complementary emitter-followers Q72, Q73, provides an additional level of buffering. Transistor Q73 preferably includes two emitters in order that the collector resistances of Q72 and Q73 are more nearly equal, resulting in a more symmetrical output capability. Built into the final stage 49 is a simple AGC detector, designed to stabilize the IF output to 0 dB when not over-ridden by the application of a manual gain-control voltage V G at terminal 51. Thus, the gain can either be manually adjusted by an output of a DAC operating under firmware control or, alternatively, without external control. The AGC detector provides this latter capability. The AGC detector includes five transistors Q71, Q74-77 and three resistors R74- R76. In the preferred embodiment, the emitter-area ratio of Q74 to Q75, as shown in FIG. 7, is 2:1. Transistor Q71 provides a predetermined amount of PTAT current (76μA) to transistors Q74 and Q75. Under zero-signal conditions, this current flows almost entirely in Q74 because of the voltage applied to the base of Q75, which is some 316mV above the mid- point voltage VMID (nominally 1.5V) at which the output of the amplifier is centered. The current in Q75 is thus essentially zero. As the amplitude of the signal IFOP increases, very little changes in these currents until a threshold is reached. Current then flows in Q75 during the time that the instantaneous voltage of IFOP is low; when this voltage is high, Q75 is heavily cut off. The collector current of this transistor therefore has the form of a short pulse, whose average current increases rapidly as the amplitude of the IFOP signal exceeds this threshold. A second, DC current is provided by Q77, which is biased by Q76, whose V BE is dropped by approximately 53mV PTAT (i.e., 53μA x 1KΩ) in R76. The emitter area ratio of 3:5 in these two transistors finally determines the collector current of Q77. This current is balanced, due to the action of the AGC loop, against the average (pulse) current from Q75 at a certain amplitude of IFOP. Transistors Q76-Q77 and resistor R76 form a well-known low value current source. In use, the current at terminal 51 is integrated by a capacitor connected to ground. This integrates the current pulses, raising the gain-control voltage V G and thereby lowering the gain until a current-balance is established. This occurs in the preferred embodiment (by the choice of offset voltage at the base of Q75) to occur for an IFOP amplitude of 316mV (OdBm) when V P =3V. The IFOP amplitude is proportional to V P . The AGC voltage VG can be used to indicate signal strength by lightly loading the terminal 51 with a resistor to ground. Described above is a simple, yet accurate gain control circuit that, when used in combination with a gm stage or its equivalent can produce a linear-in-decibel gain in the amplifier responsive to a linear change in a gain control current applied to the gain control circuit. This circuit has many applications, one being an automatic gain control amplifier such as described above. For another example, see my co-pending, commonly assigned application entitled "Variable Gain Mixer", filed herewith, which uses the gain control circuit 22 in a mixer application. Having described and illustrated the principles of the invention in a preferred embodiment thereof, it should be apparent that the invention can be modified in arrangement and detail without departing from such principles. I claim all modifications and variation coming within the spirit and scope of the following claims.

Claims: CLAIMS 1. An automatic gain control system, comprising: an amplifier circuit having a gain that is proportional to an amplifier bias current; and a gain control circuit having an input terminal for receiving a gain control current and an output terminal coupled to the amplifier circuit for providing the amplifier bias current, the amplifier bias current varying exponentially in response to linear changes in the gain control current thereby producing a linear-in-decibel relationship between the gain control current and the amplifier circuit gain. 2. A system according to claim 1 wherein the gain control circuit comprising: a first transistor having an input terminal for receiving the gain control current and being biased to an operating point; a second transistor having an input terminal and an output terminal coupled to the corresponding amplifier stage for providing the amplifier current; and a resistor coupled between the inputs terminal of the first and second transistors so that the gain control current passes through the resistor, the voltage across the resistor due to a linear change in the gain control current producing an exponential change in the current produced by the second transistor. 3. A circuit according to claim 2 including a second resistor coupled between the first resistor and a supply voltage terminal for providing a current feed path. 4. A circuit according to claim 3 wherein the first and second transistors each have a base, collector and emitter and further including a primary bias current; the first transistor coupled at the base to the input terminal, at the collector to the primary bias current and coupled at the emitter to the reference current; and the second transistor coupled at the base to the first transistor and at the collect to the amplifier circuit. 5. A circuit according to claim 4 including an emitter-follower coupled to the first and second transistors for providing bias current. 6. A circuit according to claim 5 wherein the third transistor includes a base coupled to the collector of the first transistor, an emitter coupled to the base ofthe second transistor and a collector coupled to a voltage reference. 7. A circuit according to claim 6 including a compensation circuit coupled to the gain control circuit for maintaining a constant current at the collector of the first transistor independent of changes in the gain control current. 8. A circuit according to claim 7 wherein the compensation circuit comprises a fourth transistor having an emitter coupled to the collector ofthe third transistor and a base operably coupled to the base of the third transistor. 9. A circuit according to claim 8 including a current mirror coupled between the base of the fourth transistor and the base of the third transistor. 10. A circuit according to claim 1 wherein the amplifier circuit comprises a multi- tanh n-tuple having a given emitter area ratio. 11. A circuit according to claim 10 including means for synthesizing different emitter area ratios for each multi-tanh transistor pair while the emitter area for each transistor remains constant. 12. A method for controlling gain in an amplifier, comprising: providing an amplifier having a gain that varies linearly with an amplifier bias current; providing a gain control current for varying the amplifier bias current; and varying the amplifier bias current exponentially in response to linear changes in the gain control current so that the amplifier gain changes exponentially in response to the gain control current. 13. A method according to claim 12 wherein the step of varying the amplifier bias current includes generating a voltage across a resistor proportional to the gain control current, wherein the corresponding change in the amplifier bias current is an exponential function of the voltage. 14. A method according to claim 12 wherein the step of providing an amplifier includes the step of providing an amplifier having multiple stages, each stage having a gain that varies linearly with a corresponding amplifier bias current, and wherein the step of varying the amplifier bias current exponentially in response to linear changes in the gain control current includes varying each amplifier bias current exponentially in response to linear changes in the gain control current. 15. A method according to claim 12 wherein the step of providing an amplifier includes providing a multi-tanh n-tuple having a predetermined effective area ratio. 16. A method according to claim 15 further including synthesizing the predetermined effective area ratio. 17. A multi-stage linear-in-decibel amplifier system, comprising: multiple amplifier stages coupled together in series defining an amplifier system having an overall amplifier gain, the amplifier system receiving an input signal and generating an amplified output signal, each amplifier stage having a gain that varies according to a respective amplifier bias current; and a gain control circuit having an input for receiving a gain control current and multiple outputs, each gain control circuit output coupled to a corresponding amplifier stage for providing the amplifier bias current, the gain control circuit varying the amplifier bias current exponentially in proportion to linear changes in the gain control current thereby providing linear-in-decibel control of the corresponding amplifier stage. 18. An amplifier system according to claim 17 wherein the gain control circuit includes: a first transistor biased having an input terminal for receiving a gain control current and being biased to an operating point; a second transistor having an input terminal and an output terminal coupled to the corresponding amplifier stage for providing the amplifier current; and a resistor coupled between the inputs terminal of the first and second transistors so that the gain control current passes through the resistor, the voltage across the resistor due to a linear change in the gain control current producing an exponential change in the current produced by the second transistor. 19. An amplifier system according to claim 18 wherein the first transistor has a first emitter area and the second transistor has a second emitter area, the ratio of the second area to the first area being equal to A: 1. 20. An amplifier system according to claim 18 wherein the gain control circuit further includes an emitter-follower for aiding in biasing the first transistor. 21. An amplifier system according to claim 20 wherein the gain control circuit further includes means for providing beta compensating the emitter-follower. 22. An amplifier system according to claim 18 wherein the gain control circuit further includes means for shunting the gain control current. 23. An amplifier system according to claim 17 wherein each amplifier stage includes a multi-tanh n-tuple. 24. An amplifier system according to claim 17 further including a second gain control circuit coupled to one or more of the amplifier stages for providing respective gain control currents thereto. 25. An amplifier system according to claim 17 further including an automatic gain control detector coupled to the amplifier system for detecting the amplitude of the output signal. 26. An amplifier system according to claim 17 further including a fixed gain amplifier stage in series with the multiple amplifier stages.

Inventors: GILBERT BARRIE, GILBERT, BARRIE
Applicants: ANALOG DEVICES INC, GILBERT BARRIE, ANALOG DEVICES, INC., GILBERT, BARRIE
Application year: 1996
Main classification: H03F3
IPC codes: H03G3, H03G7, H03G11