CIRCUIT FOR SRAM TEST MODE ISOLATED BITLINE MODULATION

Abstract: A circuit and method provide isolated modulation of SRAM bitline voltage levels for improved voltage bump retention testing of the SRAM cells. A first FET is connected to Vcc, bitline load gates of the SRAM cell, and test mode operation control logic. A second FET is connected to the bitline load gates, the test mode logic, and an external pin of the SRAM device. During test mode operation, the first FET disables Vcc to the bitlines, and the second FET enables the internal bitline voltage levels to be modulated by a voltage supply received through the external pin of the device. Modulation of the bitline voltage levels is isolated from normal operating voltage levels of peripheral circuitry such as the wordlines. An alternate embodiment provides a CMOS transmission gate in place of the second FET.

Description: CIRCUIT FOR SRAM TEST MODE ISOLATED BITLINE MODULATION Technical Field This invention relates to semiconductor memory technology and, more specifically, to a circuit and method for testing static random access memory (SRAM) using bitline level modulation. Background of the Invention SRAM memory arrays use more n-channel (NMOS) field effect transistors (FETs) than conventional dynamic random access memory (DRAM) arrays and are thus capable of storing data without the need to constantly refresh the memory cells as is required in DRAM technology. However, the cross-coupled, nature of the SRAM cell allows manufacturing defects to exist within the cell and not necessarily cause the cell to improperly function within the normal operating range when it is first tested, but which may cause it to fail later. Semiconductor devices in general are commonly subjected to a series of test procedures in order to assure product quality and reliability. Product reliability is a product's ability to function over time within given performance limits under specified operational conditions. These testing procedures conventionally include probe testing, in which an individual die, while still on a wafer, is initially tested to determine functionality and possibly speed. If the wafer has a yield of functional dice which indicates that the quality of the functional dice is likely to be good, each individual die is assembled in a package. Conventionally, the packaging includes mounting the die on a lead frame and encapsulating it in a plastic housing with external leads for electrical connection purposes. The packaged devices are then subjected to another series of accelerated life testing, which includes burn-in and discrete functional testing. Burn-in detects and weeds out infant mortality failures by exercising the devices and subjecting them to temperature and voltage stresses. Infant mortality refers to those devices that would fail early in their lives due to manufacturing defects. Burn-in accelerates device failure by electrically exercising the devices at elevated temperatures in a burn-in oven adapted for that purpose. Functional testing permits the devices to be tested for speed and for errors which may occur after assembly and after burn-in. Functional tests can include low and high Vcc margin and bump retention tests. In a bump retention test, for example, voltage is dropped down to a predetermined low level during a read to detect whether the memory device will read correctly or whether it will unacceptably change its memory state. The ability of a cell to retain its data (and not change states) when being read is known as its static noise margin (SNM). Defective cells have a lower SNM than good cells. In other words, the more SNM the cell has, the less likely it is to change states during a read. Although normal acceptable working voltage levels for a five (5) volt SRAM device may be in the range of 4.5 to 5.5 volts, a bump retention test may drop the voltage down to as low as 2.2 volts to test the extreme functional limits of the device. If the device retains its data and reads properly during the low voltage test state, it is deemed a functional device. On the other hand, if a memory cell (or cells) in the device unacceptably changes states, the device fails the test and is discarded. Alternatively, instead of using a predetermined low voltage, a more complete voltage search test may be performed wherein various low voltage levels are applied incrementally to determine what the functional voltage limits of the array of cells is. This test is often used to determine a point of full array failure, meaning the voltage level at which most, if not all, of the cells unacceptably change states. However, this test is time consuming and costly and so is performed only when deemed cost effective. Bump retention tests can be performed either at wafer sort or in packaged part testing. Although this type of testing screens out most defective SRAM cells, it retains certain inherent limitations. For example, it is known that some defective cells are not detected during a low voltage bump retention read test due to, possibly, the reaction of peripheral circuitry characteristics in the SRAM device during the low voltage portion of the test. Essentially, when extreme low, or high voltages are applied to an SRAM device for specific test purposes, all circuitry in the device is subject to the same test voltage level without any isolating effects for peripheral circuitry. The problem associated with all circuitry being subject to the same test voltage level is that certain peripheral circuitry (for example, wordlines) should selectively retain a normal acceptable voltage level (different from the test voltage level) for improved testing conditions and to better isolate defective aspects of the cells. Accordingly, objects of the present invention are to provide a circuit and method for isolating test voltages for improved functional testing of SRAM devices. Summary of the Invention According to principles of the present invention in its preferred embodiment, a test mode circuit and method provide for isolated, external modulation of SRAM bitline levels for improved voltage bump retention testing of the SRAM cells. A first FET is connected to vcc, bitline load gates of the SRAM cell, and test mode control logic. A second FET is connected to the bitline load gates, the test mode logic, and an external pin of the SRAM device. During test mode operation, the first FET disables Vcc to the bitline load gates, and the second FET enables a voltage received from the external pin to be applied to the bitline load gates to modulate bitline voltage levels while retaining a normal operating voltage level applied to peripheral circuitry of the SRAM. According to further principles of the present invention, an alternate embodiment provides a CMOS transmission gate in place of the second FET, and the test mode control logic is modified accordingly. Advantages of the present invention are that it provides an improved means for detecting the low voltage level of a full array failure for a more reliable screen of defective SRAM devices. A further advantage includes faster low voltage read testing cycle time since the periphery wordline supply voltage is isolated from the externally modulated bitline voltage while in test mode. Other objects, advantages, and capabilities of the present invention will become more apparent as the description proceeds. Brief Description of the Drawings Figure 1 is a schematic of the present invention circuit connected to a conventional SRAM cell for external modulation of internal bitlines during test mode of the cell. Figure 2 is an Alternate embodiment of the present invention. Detailed Description of the Invention Figure 1 is a schematic of the present invention circuit 15 connected to a conventional SRAM cell 10 for external modulation of internal bitlines 20 during test mode of the cell. Although SRAM cell 10 is shown having resistor loads 12, the present invention is equally applicable to all SRAM cell architectures, such as those having a p-channel load or a thin film transistor (TFT) load, for example. Furthermore, where electrical functions and connections are described in this disclosure, it is understood that it is possible, within the scope of this invention, to use equivalent circuits to perform the described functions. As an example, a transistor can be used as a diode or resistor. Likewise, two electrical components which are connected may have interceding components which physically separate the two components. "Connected" is, therefore, intended to include components which are in electrical communication despite intervening components. In the preferred embodiment, one active area of p-channel FET 25 is connected to bitline load gates 30, and the other active area is connected to Vcc. The gate of FET 25 is connected to test mode control logic circuitry 35. Similarly, the gate of FET 40 is connected to test mode logic 35, and one active area of n-channel FET 40 is connected to bitline load gates 30. However, the other active area of FET 40 is connected to an external pin 45 (terminal or bonding pad) of the device, rather than to Vcc, for providing external voltage modulation through FET 40 to bitline load gates 30. Test mode control logic 35 provides a test mode operation control signal (bitline isolation mode control signal) for memory device 10. Specifically, during normal operation of SRAM cell 10, test mode logic block 35 sends a normal operation control ground signal Vss to the gate of p- channel FET 25 to retain FET 25 in an "ON" state thereby allowing Vcc to pass through FET 25 and operate bitline load gates 30. Also during this normal operating state, the gate of n-channel FET 40 likewise receives the Vss signal but is retained in an "OFF" state to disallow any externally applied voltage at terminal 45 to pass through FET 40. In this normal operating condition, the voltage levels for bitlines 20 is calculated as Vcc - Vt where Vt is the threshold voltage of bitline load transistors 30. FETs 25 and 40 are referred to as enabling circuitry for selectively enabling a voltage signal to the bitline load gates 30. In contrast, during test mode operation, logic block 35 sends a test mode (isolation) operation control signal Veep to FETs 25 and 40. Veep is some voltage signal greater than Vcc which may be produced by Vcc pump logic circuitry contained on the SRAM device, or may be passed in through an external pin. The manner in which test mode logic circuitry 35 is implemented or enabled is not particularly germane to this invention except that it must produce signals to operate FETs 25 and 40 so that external modulation of bitlines 20 occurs from external pin 45. When test mode logic 35 sends the Veep signal, p-channel FET 25 is turned "OFF" to disable the Vcc voltage to bitline load gates 30, and n- channel FET 40 is turned "ON" to enable an external test voltage (Ve) applied at terminal 45 to pass through FET 40 to bitline load gates 30. In this test mode condition, the voltage levels for bitlines 30 is calculated as Ve - Vt. As the bitline levels drop in response to the reduced test voltage Ve, the SNM of cell 10 decreases and allows for detection of a defective cell. However, the present invention isolates this drop in bitline levels from the peripheral circuitry of cell 10 for improved SRAM testing. Namely, although Ve (a second voltage signal relative to a first voltage signal Vcc) is applied at terminal 45 and at the gates of bitline loads 30 (first circuitry) to modulate bitlines 20, the Vcc signal remains selectively connected to second (peripheral) circuitry such as the active areas of bitline loads 30, pull up resistors 12, and wordlines 55. In this context, Ve is isolated (as applied to load gates 30 for bitlines 20) relative to Vcc (as applied to the peripheral circuitry). The advantages of the present invention in isolating the bitline voltage level from the peripheral circuitry voltage level is that (1) it allows a lower test voltage to be applied to the bitlines while retaining completely functional peripheral circuitry for reliable test conditions; (2) the point of full array failure is better detected because a lower voltage search limit can be applied to the bitlines while retaining functionally isolated wordlines; and (3) testing occurs at a much faster cycle time (cell addressing) because the periphery (wordline) supply voltage is isolated from the bitline voltage. Referring now to Figure 2, an alternate embodiment of the present invention is shown. Although the general principle of externally modulating bitlines 20 remains the same, this embodiment provides some noted distinctions. Particularly, a complementary metal oxide semiconductor (CMOS) transmission gate 60 is used instead of an NMOS pass gate (FET 40 of Figure 1), and logic block 35 sends a Vcc test mode signal rather than a Veep signal. The gate of n-channel device 65 of CMOS gate 60 is connected to logic block 35. Furthermore, inverter 70 is connected between logic block 35 and the gate of p-channel device 75 of CMOS gate 60. This embodiment provides an advantage in that no voltage pump is required to produce a Veep signal (as in Figure 1), thus less die space is used. However, this embodiment cannot be used on, for example, a 3.3 volt part that has 5 volt compatible Input/Outputs due to the issue of forward- bias of the p+ nwell diode on p-channel device 75 of CMOS transmission gate 60. The resulting function of this embodiment is similar to that of Figure 1. Namely, during normal operation of SRAM cell 10, test mode logic block 35 sends a ground signal Vss to the gate of p-channel FET 25 to retain FET 25 in an "ON" state, thereby enabling Vcc to pass through FET 25 and operate bitline load gates 30. The gate of n-channel device 65 also receives the Vss control mode signal, and the gate of p-channel device 75 receives an inverted signal through inverter 70 so that CMOS transmission gate 60 is retained in an "OFF" state to disable the pass through of any externally applied voltage at terminal 45. During test mode operation, logic block 35 sends a test mode signal Vcc (not Veep) to FETs 25 and 65, and FET 75 receives an inverted Vcc signal. When test mode logic 35 sends the Vcc signal, p-channel FET 25 is turned "OFF" to disable the Vcc voltage to bitline load gates 30, and FETs 65 and 75 are turned "ON" to allow an external test voltage (Ve) applied at terminal 45 to pass through CMOS gate 60 to bitline load gates 30. As the bitline voltage levels drop in response to the reduced test voltage Ve, the SNM of cell 10 decreases. However, since the bitline voltage level drop is isolated from the Vcc selectively applied to the peripheral circuitry of cell 10, such as at wordlines 55, read testing for a defective cell is enhanced. What has been described above are the preferred embodiments for a circuit and method to provide isolation and external modulation of bitline levels for improved voltage bump retention testing of SRAM cells. It is clear that the present invention provides a powerful tool for improving SRAM device testing and reliability. While the present invention has been described by reference to specific embodiments, it will be apparent that other alternative embodiments and methods of implementation or modification may be employed without departing from the true spirit and scope of the invention.

Claims: WHAT IS CLAIMED IS: 1. A circuit for isolating a first voltage signal from a second voltage signal in a test mode of a memory device, the memory device having first and second logic circuitry, comprising circuit means connected to the memory device and responsive to a control signal for selectively: (a) disabling the first voltage signal to the first logic circuitry and enabling the second voltage signal to the first logic circuitry, and wherein the first voltage signal remains selectively enabled to the second logic circuitry and is isolated from the second voltage signal as enabled to the first logic circuitry; and, (b) disabling the second voltage signal to the first logic circuitry and enabling the first voltage signal to the first logic circuitry, and wherein the first voltage signal remains selectively enabled to the second logic circuitry. 2. The circuit of claim 1 wherein the first circuitry includes bitline load gates connected to the circuit means for selectively coupling bitlines of the memory device to the first and second voltage signals, and the second circuitry includes active areas of the bitline loads and wordlines connected to the memory device. 3. The circuit of claim 2 wherein the circuit means includes a first field effect transistor (FET) having a gate for receiving the control signal, a first active area for receiving the first voltage signal, and a second active area connected to the first, circuitry, and wherein the first FET is for selectively enabling and disabling the first voltage signal to the first circuitry of the memory device. 4. The circuit of claim 3 wherein the circuit means further includes a second FET having a gate for receiving the control signal, a first active area for receiving the second voltage signal, and a second active area connected to the first circuitry, and wherein the second FET is for selectively enabling and disabling the second voltage signal to the first circuitry of the memory device. 5. The circuit of claim 4 wherein the control signal includes, selectively: (a) a normal operation control signal for enabling normal operating conditions of the memory device; and, (b) an isolation operation control signal for (i) enabling isolation of the first voltage signal from the first circuitry, the second voltage signal from the second circuitry, and the first voltage signal from the second voltage signal with respect to the first and second circuitry; and, (ii) isolated modulation of the bitlines during test mode operation of the memory device. 6. The circuit of claim 5 wherein the first FET is a p-channel FET, the second FET is an n-channel FET, the normal operation control signal is a ground signal voltage, and the isolation operation control signal is a signal voltage greater than the first voltage signal. 7. The circuit of claim 3 wherein the circuit means further includes a complementary metal oxide semiconductor (CMOS) transmission gate having a first gate for receiving the control signal, a second gate for receiving the control signal through an inverter means, a first active area connected to the second voltage signal, and a second active area connected to the first circuitry, and wherein the CMOS transmission gate is for selectively enabling and disabling the second voltage signal to the first circuitry of the memory device. 8. A circuit for test mode isolated modulation of bitline voltage levels in a semiconductor memory device, comprising: (a) bitline load means connected to bitlines of the memory device for selectively enabling and disabling a voltage signal to the bitlines; (b) first enabling circuitry connected to the bitline load means for receiving a control signal and a first voltage signal and for selectively enabling and disabling the first voltage signal to the bitline load means; and, (c) second enabling circuitry connected to the bitline load means for receiving the control signal and a second voltage signal and for selectively enabling and disabling the second voltage signal to the bitline load means, and whereby when the second voltage signal is enabled to the bitline load means the first voltage signal is disabled to the bitline load means but remains enabled to peripheral circuitry of the memory device. 9. The circuit of claim 8 wherein the control signal includes a normal mode operation control signal for enabling normal bitline voltage level operating conditions of the memory device, and a test mode operation control signal for enabling isolated modulation of the bitline voltage levels during test mode operating conditions of the memory device. 10. The circuit of claim 9 wherein the first enabling circuitry includes a field effect transistor (FET) having a gate for receiving the control signal, a first active area for receiving the first voltage signal, and a second active area connected to the bitline load means. 11. The circuit of claim 10 wherein the FET is a p-channel FET, the normal mode operation control signal is a ground signal voltage, and the test mode operation control signal is a signal voltage greater than the first voltage signal. 12. The circuit of claim 9 wherein the second enabling circuitry includes a field effect transistor (FET) having a gate for receiving the control signal, a first active area for receiving the second voltage signal, and a second active area connected to the bitline load means. 13 A method of isolating bitline voltage levels in a semiconductor memory device comprising: (a) sensing a test mode signal indicative of the memory device being in a test mode operating condition; (b) disabling a normal operating voltage supply to bitline load means in response to the test mode signal, wherein the bitline load means are connected to bitlines of the memory device; and, (c) enabling a test mode operating voltage supply to the bitline load means in response to the test mode signal, wherein the test mode operating voltage supply is externally modulated, and wherein a normal operating voltage supply remains enabled to peripheral circuitry of the memory device.

Inventors: MARR KENNETH W, MARR, KENNETH, W.
Applicants: MICRON TECHNOLOGY INC, MICRON TECHNOLOGY, INC.
Application year: 1996
Main classification: G11C29
IPC codes: G01R31, G11C11, G11C29