An apparatus and method for a data path implemented using non-differential current mode techniques

Abstract: The differential output signals from the sense amplifiers of a dynamic random access memory unit are applied to apparatus which converts these output signals to a non-differential current mode signal. The non-differential current mode signal is applied to a data line. The output signal from the data line is converted to a small swing voltage signal. The small swing voltage signal is compared with a reference voltage level thereby generating a full swing voltage output signal. The reference voltage level is generated by a sample and hold circuit which samples the small swing voltage level when the differential signals from the sensors are equal. The sampled level is stored for comparison with the small swing voltage level resulting from the sensing of the stored voltage level. The full swing voltage output signal is suitable for use with CMOS circuits associated with the dynamic random access memory unit.

Description: BACKGROUND OF THE INVENTION FIELD OF THE INVENTION This invention relates generally to dynamic random access memory (DRAM) units and, more particularly, to the signal paths which couple the local input/output (I/O) devices and the storage cells in dynamic semiconductor memories. DESCRIPTION OF THE RELATED ART In order to increase the speed of DRAM units, the use of current-mode techniques, as opposed to voltage mode techniques have been proposed to minimize the effect of parasitic capacitance over long data lines. However, typical current-mode circuits are implemented using differential circuit techniques. While the differential techniques have the advantage that the two interconnect lines simplify the detection of the signal, the two interconnect lines provide an undesirable increase in the area required to implement the signal path on the semiconductor chip. A need has therefore been felt for apparatus and an associated technique which can take advantage of the increased speed of the current-mode techniques without incurring the penalty of increased implementing area. SUMMARY OF THE INVENTION The invention is defined by claims 1, 11 and 22. The aforementioned and other features are accomplished, according to the present invention, by apparatus for converting the differential output signals from the sense amplifiers of a dynamic random access memory unit to a non-differential current mode signal. The current mode signal is applied to a data line. The non-differential current mode Signal transmitted by the data line is applied to apparatus which converts the current mode signal first to a small swing voltage signal and then to a large swing voltage signal suitable for use with circuits coupled to the dynamic random access memory unit. To convert the small swing voltage signal to a large swing voltage signal, sample and hold apparatus stores a reference signal against which the small swing voltage signal is compared. The comparison of the reference signal and the small voltage signal determined by the logic state detected by the sense amplifiers generates a full voltage swing output signal. BRIEF DESCRIPTION OF THE DRAWINGS The present invention will now be further described, by way of example with reference to the accompanying drawings in which; Figure 1 is a block diagram of the data path non-differential current mode apparatus of the present invention; Figure 2 is a schematic circuit diagram of the data path non-differential current mode apparatus of the present invention; Figure 3 illustrates a simulated READ '0' transition for the present invention; and Figure 4 illustrates a simulated READ '1' transition for the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS DETAILED DESCRIPTION OF THE DRAWINGS Referring now to Fig. 1, a block diagram of the non-differential, current mode data path, according to the present invention, along with associated memory components of a memory unit, for retrieving data from a storage cell array is shown. The local input/output signal (LOCAL I/O SIGNAL) and the logical complement (LOCAL I/O SIGNAL_), both from the storage cell array 6 is applied to the differential voltage-to-current conversion unit 5. The output signal (I o ± DELTA I) from the differential signal-to-current conversion unit is applied through the data line 2 to the current-to-small swing voltage conversion sub-unit 11 of the current-to-full swing voltage conversion unit 10. The output signal (V o ± DELTA V) from the current-to-small swing voltage conversion sub-unit is applied to the small swing voltage-to-full swing voltage conversion subunit 12, sub-unit 12 providing the output signal V OUT (0→V DD ) for the non-differential, current mode data path. This signal V OUT is applied to buffer unit 9. For storing data in the storage cell array 6, buffer unit 9 applies signals through data line transmitter 8 to the data line 2. The signals transmitted by the data line 2 are applied through data line receiver unit 7 to the LOCAL I/O signal terminal and the LOCAL I/O_ signal terminals to the storage cell array 6. Referring to Fig. 2, a schematic diagram of the non-differential, current mode data path, according to the present invention, is shown. The LOCAL I/O SIGNAL is applied to a gate terminal of N-channel field effect transistor MN1, while the LOCAL I/O SIGNAL_ is applied to a gate terminal of N-channel field effect transistor MN2. The BIAS SIGNAL is applied to a gate terminal of n-channel field effect transistor MN3 and to a gate terminal of n-channel field effect transistor MN9, while a source terminal of transistor MN3 is coupled to supply terminal V ss . A drain terminal of transistor MN3 is coupled to a source terminal of transistor MN1 and to a source terminal of transistor MN2. A drain terminal of transistor MN1 is coupled to a drain and a gate terminal of p-channel field effect transistor MP1 and to a gate terminal of p-channel field effect transistor MP2. The source terminal of transistor MP1 and the source terminal of transistor MP2 are coupled to supply terminal V DD . The drain terminal of transistor MP2 is coupled to a drain terminal of transistor MN2, to a gate and drain terminal of p-channel field effect transistor MP4, to a gate and a drain terminal of n-channel field effect transistor MN4, and to a gate terminal of P-channel field effect transistor MP3. The source terminal of transistor MN4 is coupled to voltage supply terminal V SS . The source terminal of transistor MP4 and the source terminal of transistor MP3 are coupled to the voltage supply terminal V DD . The drain terminal of transistor MP3 is coupled through data line RES10 to a drain and a gate terminal of n-channel field effect transistor MN5 and to a gate terminal of n-channel field effect transistor MN6. The data line RES10 has both distributed resistance and distributed capacitance associated therewith. The source terminal transistor MN5 and the drain terminal of transistor MN6 are coupled to the voltage supply terminal Vss. A drain terminal of transistor MN6 is coupled to a drain and a gate terminal of p-channel transistor MP5, to a gate terminal of transistor of n-channel field effect transistor MN7, and to a drain terminal of n-channel field effect transistor MN10. The source terminal of transistor MP5 is coupled to the voltage supply terminal V DD . A drain terminal of transistor MN7 is coupled to a drain terminal and a gate terminal of p-channel field effect transistor MP6 and to a gate terminal of p-channel transistor field effect transistor MP7. A source terminal of transistor MP6 and a source terminal of transistor MP7 are coupled to the voltage supply terminal V DD . A source terminal of transistor MN7 is coupled to a drain terminal of transistor MN9 and a source terminal of n-channel field effect transistor MN8. A source terminal of transistor MN9 is coupled to the voltage supply terminal V SS . A gate terminal of transistor MN10 is coupled to an EQ SIGNAL. A source terminal of transistor MN10 is coupled to a gate terminal of transistor MN8 and through capacitor C1 to the voltage supply terminal v ss . A drain terminal of transistor MN8 and a drain terminal of transistor MP7 are coupled to the output terminal. Referring to Figs. 3 and 4, simulated waveforms for the READ '0' transition (i.e., LOCAL I/O SIGNAL -> low, LOCAL I/O SIGNAL_ -> high) and the READ '1' (LOCAL I/O SIGNAL -> high, LOCAL I/O SIGNAL_ -> low), respectively are shown. During the first 20 nanoseconds, the voltage V 1 (i.e., the voltage applied to the gate terminal of transistor MN7) and the voltage V REF (i.e., the voltage applied to the gate of transistor MN8) are equalized. After the equalization period, then the data read, '0' in Fig. 3 and '1' in Fig. 4, is initiated. OPERATION OF THE PREFERRED EMBODIMENTS The general concept of the present non-differential, current mode data path is shown in Fig. 1. The LOCAL I/O SIGNALS (and their complements) are conventional full swing differential signals originating from sense amplifiers. These differential input signals are converted to non-differential, current mode signals with an approximately constant voltage and a current swing of I o ± DELTA I. Because the voltage swing is limited (ideally zero), the capacitance of the data line has little effect on the propagation delay. At the receiver end of the data line, the current mode signal is converted to a full swing CMOS output signal level suitable for use by the coupled circuitry. The current-to-full swing conversion is accomplished in practice in two increments. The first increment converts the current swing to a small swing voltage signal V o ± DELTA V. This small swing voltage signal is then converted to a full swing CMOS level by the second stage. The implementation of the non-differential, current mode data line, according to the present invention is shown in Fig. 2. The differential voltage of the LOCAL I/O SIGNALS is converted to a signal voltage output using a differential amplifier (i.e., transistors MP1-MP2 and MN1-MN3). The output of the differential amplifier drives the gate of transistor MP3, the transistor MP3 modulating the current through the data line. The voltage applied to the gate of transistor MP3 is limited by transistors MP4 and MN4 to ensure that the transistor MP3 remains in saturation. At the receiver end of the data line, a current mirror is formed by transistors MN5 and MN6. The mirrored current through MN6 is passed through a diode-connected transistor MP5, thereby creating a voltage swing at the gate of transistor MN7. In the typical differential data line implementation, the conversion to a full voltage swing signal is easily accomplished because the differential voltage between the two lines is increasing either positively or negatively. For the non-differential situation, this conversion is more difficult because the voltage signal is swinging around the positive voltage. To perform the conversion in the preferred embodiment voltage applied to the gate of transistor MN7 should be compared to a reference voltage. In the preferred embodiment, the reference voltage is supplied by a sample and hold technique, i.e., sampling the initial voltage a the gate of MN7 during precharge and holding this sampled voltage during the data sense operation. This sampling process eliminates the potential problem of having a reference voltage that shifts independently of the operation point of the data path circuitry, a process which could result in a reduced operation margin. The comparator consists of a differential amplifier formed by transistors MP6-MP7 and MN7-MN9. The small swing voltage at the gate of transistor MN7 is coupled to one end of the differential amplifier. The voltage at the gate of transistor MN8 is generated before the sensing begins by bringing the EQ SIGNAL high. The LOCAL I/O SIGNALS are equalized at this time and the voltage at the gate of transistor MN7 is therefore at the equilibrium center value. With the EQ SIGNAL high, transistor MN10 is on, a condition which equalizes the voltage applied to the gate of transistor MN7 and the voltage applied to the gate of transistor MN8 and charges the capacitor C1. When the EQ SIGNAL turned off, capacitor C1 maintains the gate voltage of transistor MN8 at the precharged level. Once the LOCAL I/O SIGNALS separate, the gate voltage at transistor MN7 either swings up or swings down from the initial value, the polarity of the swing depending on the sensed state. The voltage V OUT therefore swing positively or negatively, accordingly. In practice, an inverter or latch unit would be the next stage to ensure that the full swing voltage level is maintained. While the invention has been described with particular reference to the preferred embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents substituted for elements of the preferred embodiment without departing from the invention. In addition, many modifications may be made to adapt a particular situation and material to a teaching of the present invention without departing from the essential teachings of the present invention. As is evident from the foregoing discussion, certain aspects of the invention are not limited to the particular details of the examples illustrated, and it is therefore contemplated that other modifications and applications will occur to those skilled in the art. For example, certain control signals needed to activate and coordinate the memory unit are not shown. Similarly, in the implementation of the present invention, provision would have to be made to eliminate the current drain when the device is in a standby mode of operation. It is accordingly intended that the claims shall cover all modifications and applications as do not depart from the scope of the invention.

Claims: Circuitry for conducting a signal, comprising: a differential voltage to current conversion circuit (5) having a first input for receiving a first signal (LOCAL I/O SIGNAL) having a voltage swing of a first magnitude, a second input for receiving a second signal (LOCAL I/O SIGNAL_) that is a complement of the first signal and having a voltage swing of said first magnitude, and transmitting a single current signal (I 0 +ΔI) responsive to the first and second signals (LOCAL I/O SIGNAL, LOCAL I/O SIGNAL_), the current signal (I 0 + ΔI) having a voltage swing of a second magnitude that is substantially smaller than said first magnitude; and a current to voltage conversion circuit (10) for receiving said current signal (I 0 + ΔI) and for transmitting an output voltage (V OUT ) responsive to said current signal (I 0 + ΔI). The circuitry of claim 1, wherein said current to voltage conversion circuit (10) further comprises: a current to small-signal voltage conversion circuits (11) for receiving said current signal (I 0 + ΔI) and transmitting a small-signal voltage (V 0 + ΔV) having a voltage swing of a third magnitude; and a small-signal to large-signal voltage conversion circuit (12) for receiving said small-signal voltage (V 0 + ΔV) and for transmitting said output voltage (V OUT ) responsive to said small-signal voltage, said output voltage having a voltage swing of a fourth magnitude that is substantially greater than said third magnitude. The circuitry of claim 2, wherein said small-signal to large-signal voltage conversion circuit further comprises: a differential circuit having at least two inputs and receiving said small-signal voltage at a first input. The circuitry of claim 2 or claim 3, wherein said small-signal to large signal voltage conversion circuit further comprises: a differential circuit having at least two inputs, wherein said two inputs are coupled together by the source-drain path of a transistor responsive to a control signal. The circuitry of any preceding claim, wherein said current signal has a current magnitude which varies responsive to the differential voltage between the first signal and the second signal. The circuitry of any preceding claim, wherein the voltage present at said two inputs of said differential circuit is made approximately equal responsive to a first logic state of said control signal The circuitry of any preceding claim, wherein said differential circuit further comprises: a sample and hold circuit coupled to one of said at least two inputs, said sample and hold circuit maintaining a reference voltage at said one of said at least two inputs responsive to a second logic state of said control signal. The circuitry of any preceding claim, wherein the fourth magnitude voltage swing is approximately the magnitude of a Vdd supply voltage. The circuitry of any preceding claim, wherein said signal being conducted is a data signal. The circuitry of any preceding claim, wherein said signal being conducted is a data signal received from a sense amplifier. A method for conducting a signal in a memory integrated circuit, comprising the steps of: receiving a first signal (LOCAL I/O SIGNAL) having a voltage swing of a first magnitude; receiving a second signal (LOCAL I/O SIGNAL_) which is a complement of said first signal, said second signal having a voltage swing of said first magnitude; outputting a single ocurrent signal (I 0 + ΔI) responsive to said first and second signals, said current signal having a voltage swing of a second magnitude; transmitting said current signal along a path; generating a first output voltage (V 0 + ΔV) responsive to said current signal (I 0 + ΔI), said first output voltage having a voltage swing of a third magnitude; and generating a second output voltage (V OUT ) responsive to said first output voltage (V 0 + ΔV), said second output voltage having a voltage swing of a fourth magnitude that is substantially greater than said third magnitude. The method of claim 11, wherein said first magnitude is substantially greater than said second magnitude. The method of claim 11 or claim 12, wherein said third magnitude is substantially greater than said second magnitude. The method of claim 11, claim 12 or claim 13, wherein said fourth magnitude is substantially greater than said second magnitude. The method of any of claims 11 to 14, wherein said fourth magnitude is approximately equal to the magnitude of a Vdd supply voltage to the memory integrated circuit. The method of any of claims 11 to 15, wherein said step of outputting a current signal comprises the step of outputting a signal with a substantially constant voltage and a variable current magnitude. The method of any of claims 11 to 16, wherein said second magnitude is approximately zero. The method of any of claims 11 to 17, wherein the step of generating a second output voltage further comprises the steps of: receiving said first output voltage at a first input to a differential circuit; receiving a reference voltage at a second input to said differential circuit; and outputting said second output voltage, said second output voltage having a magnitude that is responsive to the difference between said first output voltage and said reference voltage. The method of claim 18, wherein said step of receiving a reference voltage at a second input further comprises the steps of: providing a voltage at said first input; coupling said first and second inputs together responsive to a first logic state of a control signal; and maintaining said voltage of said first input at said second input responsive to a second logic state of said control signal. The method of claim 18 or claim 19, wherein the step of maintaining said voltage of said first input at said second input comprises the steps of: providing a sample and hold circuit at said second input; and storing said voltage of said first input in said sample and hold circuit. The method of any of claims 11 to 20, wherein the method for conducting a signal further comprises the step of conducting a data signal. A memory unit comprising: a storage cell array; a buffer unit; a data line; write apparatus for applying signals from said buffer unit through said data line to said storage cell array; and read apparatus for applying signals from said storage cell array through said data line to said buffer unit, said read apparatus further comprising: a differential voltage-to-current conversion unit (5) for receiving a differential signal and applying a single current signal (I 0 + ΔI) to said data line; a current-to-small swing voltage conversion unit (11) for receiving said current signal (I 0 + ΔI) from said data line and generating a small swing voltage signal (V 0 + ΔV) therefrom; and a small swing voltage-to-full swing voltage conversion unit (12) for receiving said small swing voltage signal (V 0 + ΔV) and generating a full swing output voltage (V OUT ) therefrom.

Inventors: HAUKNESS BRENT S, HAUKNESS, BRENT S.
Applicants: TEXAS INSTRUMENTS INC, TEXAS INSTRUMENTS INCORPORATED
Application year: 1996
Main classification: G11C7
IPC codes: G11C11