Timing characterization circuit and method for memory devices

Abstract: The circuit (2) includes a memory element (33) connected to an enabling input (15) receiving an enabling signal (ATD), and in turn including a first reset circuit (45) receiving an internal reset signal (RES), and a second reset circuit (44) receiving an external timing control signal (OE), to generate an operating step enabling signal (PCn) having a first switching edge on receiving the enabling signal (ATD), a second switching edge on receiving the reset signal (RES), and a third switching edge on receiving the external timing control signal (OE). A control input (13) receives a timing mode signal (TLEV), and is connected to the first and second reset circuits (45, 44) to enable them selectively. By enabling the second reset circuit (44) and supplying the external timing control signal (OE), in successive cycles, with different delays in relation to the enabling signal (ATD), different readings of the memory are enabled to characterize the response and optimize the timing of the memory device.

Description: The present invention relates to a timing characterization circuit and method for memory devices. As is known, the reading of a memory (e.g. a nonvolatile memory such as an EPROM, to which reference is made herein by way of example) is often scanned by basic time events such as the propagation or precharge intervals of basic lines (e.g. word lines, bit lines, redundancy) and the instant in which the data item in a given memory location is evaluated. As such events are not independent and cannot always be optimized at the design stage, solutions are required capable of characterizing each structure and subsequently modifying timing according to existing conditions. It is an object of the present invention to provide a timing characterization circuit and method for characterizing the timing structure of a memory device and so optimizing and defining the limits of the timing system. According to the present invention, there are provided a timing characterization circuit, a memory device, and a timing characterization method as claimed respectively in Claims 1, 7 and 9. A preferred, non-limiting embodiment of the present invention will be described by way of example with reference to the accompanying drawings, in which: Figure 1 shows a basic diagram of a memory device in accordance with the present invention; Figure 2 shows the electric diagram of the characterization circuit according to the present invention; Figure 3 shows a time plot of a number of electric quantities in the Figure 2 diagram. In Figure 1, the memory device is indicated as a whole by 1, and comprises a nonvolatile memory, such as an EPROM, of which are shown only the parts pertinent to the present invention. Memory device 1 comprises a timing characterization circuit 2; a memory array 3 including a number of memory cells 4; a logic stage 5 incorporating all the other timing and control components of memory 1; an output buffer stage 6; a third-level circuit 7; and three contact pads 8, 9, 10. Characterization circuit 2 presents a first input 13 connected to and supplied by third-level circuit 7 with a voltage level TLEV (for enabling the characterization step); a second input 14 supplied with signal OE (for controlling the characterization step); a third, fourth and fifth input 15, 16, 17 connected to and supplied respectively by logic stage 5 with signal ATD (indicating address transition at the start of the read step), signal CE (for enabling circuit 2), and RES (for resetting at the end of the read step); and an output 18 connected to logic stage 5 and supplying a precharge signal PCn. Third-level circuit 7 (of a known type) comprises a number of diode-connected transistors 20 in series between contact pad 8 and a node 21 grounded via an NMOS transistor 22 having a gate terminal connected to supply line 23 at V DD . Node 21 is also connected to input 13 of characterization circuit 2 via two inverters 24, 25 cascade connected to each other, so that, when a high voltage (e.g. of 8 to 12 V) is applied to pad 8, input 13 presents a third-level voltage (greater than V DD ). Pad 9 (supplied externally with signal OEn) is connected to the input of an inverter 27, the output of which is connected both to input 14 of characterization circuit 2 and to one input of output buffer stage 6. Output buffer stage 6 also has an input connected to memory array 3, and an output connected to pad 10, so as to receive the data read by memory array 3 and supply it externally of device 1 to pad 10 when enabled by signal OE, which provides for enabling/disabling output buffer stage 6 independently of the internal timing. Figure 1 also shows the connection between the output 18 of circuit 2 and memory array 3, for supplying memory array 3 with signal PCn; and the connection between logic stage 5 and memory array 3, for supplying memory array 3 with an equalizing signal EQ used in known manner for reading memory cells 4. With reference to Figure 2, inputs 15 and 16 are connected to respective gate terminals of two NMOS transistors 30, 31; transistor 31 has the source terminal grounded, and the drain terminal connected to the source terminal of transistor 30; and transistor 30 has the drain terminal connected to the input node 32 of a latch 33 presenting an output node 34 connected via an inverter 35 to output 18. Latch 33 comprises two PMOS transistors 38, 39, and two NMOS transistors 40, 41. More specifically, PMOS transistors 38, 39 have the source terminals connected to supply line 23 at V DD , the gate terminals connected respectively to output node 34 and input node 32, and the drain terminals connected respectively to input node 32 and output node 34; and NMOS transistors 40, 41 have the source terminals grounded, the gate terminals connected respectively to output node 34 and input node 32, and the drain terminals connected respectively to input node 32 and output node 34. The output node 34 of latch 33 is grounded via three reset branches 43, 44, 45. More specifically, reset branch 43 comprises an NMOS transistor 46 having the drain terminal connected to output node 34 of latch 33, the gate terminal connected to input 16 of circuit 2 via an inverter 47, and the source terminal grounded. Reset branch 44 comprises two NMOS transistors 48, 49; transistor 48 has the drain terminal connected to output node 34 of latch 33, the gate terminal connected to input 14 of circuit 2, and the source terminal connected to the drain terminal of transistor 49; and transistor 49 has the gate terminal connected to a node 50, and the source terminal grounded. Reset branch 45 comprises two NMOS transistors 52, 53; transistor 52 has the drain terminal connected to output node 34 of latch 33, the gate terminal connected to input 17 of circuit 2, and the source terminal connected to the drain terminal of transistor 53; and transistor 53 has the gate terminal connected to a node 55, and the source terminal grounded. Three inverters 56, 57, 58 are cascade connected between input 13 of circuit 2 and node 55; and the output of inverter 57, between inverters 56 and 58, forms node 50. Finally, a capacitor 60 is connected between output 18 of circuit 2 and ground. With reference also to Figure 3, circuit 2 in Figure 1 operates as follows. Let it be assumed to begin with that signal TLEV at input 13 and signal OE are low, and that enabling signal CE is high. In this condition, with signal RES low and pending the arrival of signal ATD indicating an address transition and enabling of a read step in device 1, transistor 46 is off; node 50 is low; transistor 49 is off; node 55 is high; transistor 53 is on; and transistor 52 is off. Consequently, reset branches 43-45 are all disabled; transistor 31 is on; and transistor 30 is off, so that latch 33 maintains its former condition wherein input 32 is high, output node 34 is low, and output signal PCn is high. Upon signal ATD switching to high, transistor 30 is turned on and grounds input 32 of latch 33; output 34 switches to high (Figure 3); and, at the same time, logic stage 5, receiving signal PCn, switches signal EQ to high. (The known circuit generating signal EQ is not shown. Signal EQ may, for example, be generated quite simply from signal PCn by means of asymmetric inverters, i.e. presenting different switching times depending on the switching edge at the input, so that signal EQ switches to high when PCn switches to low, and switches to low with a predetermined delay in relation to low-to-high switching of PCn). At the end of the precharge step (to commence evaluation of the memorized data item), stage 5 generates a pulse in signal RES in known manner, which turns on transistor 52, enables reset branch 45, grounds output node 34, and switches latch 33, so that input node 32 switches to high, signal PCn switches back to high, and signal EQ also switches (continuous line plots in Figure 3). According to Figure 2, the above succession of events may be modified to characterize the timing circuits of device 1 by means of a third-level signal TLEV (or appropriate code) for disabling reset branch 45 and enabling reset branch 44, which is controllable externally by signal OEn supplied to pad 9 (Figure 1). In fact, a high voltage at pad 8 (Figure 1) switches signal TLEV and node 50 to high, and node 51 to low, so that branch 44 is enabled (even though it remains off, in the absence of signal OE), and branch 45 is disabled (transistor 53 off). On receiving signal ATD, therefore, circuit 2 initially functions as described above, with latch 33 switching and PCn switching to low. In this case, however, the switching of signal RES is ineffective, and the reset condition and the switching of PCn and EQ are now controlled by OE, supplied externally, so as to shorten or lengthen the active state duration of signals PCn and EQ as shown by the dotted lines in Figure 3. Therefore, by commencing normal read cycles with a high external OEn signal and switching it to low at different instants in successive cycles, it is possible to obtain different durations of signals PCn and EQ and observe the read characteristics. That is, by evaluating, externally by means of appropriate test algorithms, the data read by memory array 3 and supplied externally by output buffer 6 (also enabled by signal OE - Figure 1), it is possible to characterize the response of the internal circuits of device 1 to different PCn an EQ intervals, and by evaluating the data for intervals of different durations, it is possible to determine the best interval for effectively performing all the readings with no useless delays. The findings may then be used to modify and regulate the internal circuits of stage 5 to generate, among other things, the instant at which the RES signal is switched, and the disabling switch delay of signal EQ. For example, the characterizations so obtained may be used to regulate the timing circuit described in EP-A-O 668 592, for switching the memory elements governing fast or slow read timing conditions. The same mode may also be applied for investigation purposes, for determining any discrepancy between process parameters and nominal values (e.g. resistance of propagation lines, increase in parasitic capacitance, characteristics of the device 1 components and stages) or for characterizing the functionality, criticality and limitations of the various components and stages of device 1 to determine its marginality and reliability. The advantages of the circuit described will be clear from the foregoing description. In particular, the circuit and method described provide for perfecting the succession of read events of a memory device on the basis of real performance and contingent local situations by providing for flexible timing basically controlled externally; they represent a convenient means of investigation and characterizing propagation in the event of malfunctioning; and, finally, the circuit itself is straightforward, easy to integrate, compact and reliable. Clearly, changes may be made to the circuit and method as described and illustrated herein without, however, departing from the scope of the present invention. In particular, the characterization step may be enabled by means of an appropriate code or signal, instead of a third level, as described.

Claims: A timing characterization circuit (2) for a memory device (1), comprising an enabling input (15) receiving an enabling signal (ATD); a reset input (17) receiving a reset signal (RES); an output (18); and timing source means (33) connected to said enabling and reset inputs and to said output, and in turn comprising a first reset circuit (45) for generating an operating step enabling signal (PCn); said operating step enabling signal presenting a first switching edge on receiving said enabling signal (ATD), and a second switching edge on receiving said reset signal (RES); characterized by a control input (14) receiving an external timing control signal (OE); and a second reset circuit (44) connected to said control input (14) and determining a third switching edge of said operating step enabling signal (PCn) on receiving said external timing control signal (OE). A circuit as claimed in Claim 1, characterized by a control input (13) receiving a timing mode signal (TLEV); and disabling means (49, 53, 58) controlled by said timing mode signal and connected to said first and second reset circuits (45, 44) to selectively and alternately disable said first and second reset circuits. A circuit as claimed in Claim 2, characterized in that said timing mode signal (TLEV) comprises a third level. A circuit as claimed in Claim 3, characterized in that said timing mode signal (TLEV) comprises a coded signal. A circuit as claimed in any one of the foregoing Claims, characterized in that said timing source means comprises a memory element (33) connected between a first and a second line at a first (V DD ) and a second reference potential respectively, and having an input (32) connected to said enabling input, and an output (34) connected to said output (18) of said characterization circuit (2), said memory element (33) bringing its own said output (34) to said first reference potential on receiving said enabling signal (ATD) ; and in that said first and second reset circuits (45, 44) are connected to and bring said output (34) of said memory element (33) to said second reference potential on receiving said reset signal (RES) and said external timing control signal (OE) respectively. A circuit as claimed in Claim 5, characterized in that said memory element is a latch (33); and in that said first and second reset circuits (45, 44) each comprise controlled switching means (52, 48) interposed between said output (34) of said memory element (33) and said second reference potential line, and respectively receiving said reset signal (RES) and said external timing control signal (OE). A memory device (1) comprising a data output (10); a memory array (3); timing means (2, 5) for generating operating step control signals and connected to said memory array; and output means (6) connected between said memory array and said data output; characterized by a timing characterization circuit (2) as claimed in any one of the foregoing Claims from 1 to 6. A memory device as claimed in Claim 7, characterized by a characterization control input (8) receiving an external characterization control signal and connected to said first and second reset circuits (45, 44) for selective enabling thereof; and a characterization control input (9) receiving said external timing control signal (OE) and connected to said second reset circuit (44) and to said output means (6). A timing characterization method for a memory device, comprising the steps of: generating first switching edges of operating step enabling signals (PCn, EQ) of said memory device; generating a reset signal (RES); and enabling first reset circuits determining second switching edges of said operating step enabling signals on receiving said reset signal; characterized by the steps of generating external timing control signals (OE) with a predetermined delay in relation to said first switching edges; and enabling second reset circuits determining third switching edges of said operating step enabling signals on receiving said external timing control signals. A method as claimed in Claim 9, characterized in that said step of generating external timing control signals (OE) is preceded by the step of disabling said first reset circuits. A method as claimed in Claim 10, characterized by the further steps of: evaluating said memory device; repeating, with different delays, said disabling step, said step of generating external timing control signals, and said step of enabling second reset circuits; and determining optimum delay times on the basis of said evaluation step.

Inventors: PASCUCCI LUIGI, PASCUCCI, LUIGI
Applicants: ST MICROELECTRONICS SRL, STMICROELECTRONICS S.R.L.
Application year: 1996
Main classification: G11C16
IPC codes: G11C16