INTEGRATED DRIVER FOR HALF-BRIDGE CIRCUIT

Abstract: A half-bridge driver circuit including a lower drive module and a floating upper drive module for driving respective external upper and lower power transistors of a high voltage half bridge is contained in an integrated circuit chip which includes an on-chip bootstrap diode emulator which is turned on in response to a control signal applied to its gate in order to pass current from a power supply to charge an external bootstrap capacitor that powers the upper drive module. The upper drive module is accommodated in an insulated well and the diode emulator includes as its main current carrying element, a JFET transistor formed along the periphery of the well. The JFET transistor is driven into a conducting state at the same time the lower power transistor is driven into a conducting state. The source electrode of the JFET is coupled to the power supply via a diode, such that the voltage at said source electrode cannot rise above a level which is one diode drop below the voltage at said power supply output and control circuitry derives the control signal in a manner that it is constrained not to rise a level which is three diode drops below the voltage at the power supply output and limits the current that may flow in the gate electrode.

Description: Integrated Driver For Half-Bridge Circuit. The present invention relates to a circuit for driving a half-bridge formed by lower and upper power transistors connected between an output terminal and respective lower and upper rails of a high voltage DC supply, and for charging a bootstrap capacitor having first and second ends, the first end being connected to said output terminal, said circuit comprising: means for generating lower and upper drive command signals for commanding driving said respective lower and upper power transistors to non-contemporaneous conducting states; power supply means for generating at a power supply output a relatively low control voltage with respect to said lower rail; a lower drive module connected to the power supply output for being powered by said relatively low control voltage and comprising means for applying a lower drive control signal between a control electrode of the lower power transistor and the lower rail in response to said lower drive command signal; an upper drive module adapted to be connected to the first end of the bootstrap capacitor for being powered by a bootstrap voltage across said bootstrap capacitor and comprising means for applying an upper transistor control signal between a control electrode of the upper power transistor and the output terminal in response to said upper drive input control signal; and bootstrap diode emulator means for charging said bootstrap capacitor to said bootstrap voltage, said bootstrap diode emulator means comprising a transistor. Such a circuit for driving a half-bridge is known from US 5,373,435. Applications of half-bridge circuits include electronic ballasts for gas discharge lamps, switched mode power supplies, motor drives, and DC to AC converters. In the known circuit for driving a half-bridge the transistor is an LDMOS transistor. The source of the LDMOS in the known circuit is connected to the power supply output. As a consequence the voltage at the gate needs to be at a higher level than said relatively low control voltage in order to render said LDMOS transistor conductive. For this reason it is relatively complicated to render the LDMOS transistor conductive. The invention aims to provide a circuit for driving a half-bridge in which the conductive state of the transistor comprised in the diode emulator can be controlled by relatively simple means. A circuit for driving a half-bridge as described in the opening paragraph is therefore according to the invention characterized in that said transistor is a JFET transistor having a source electrode coupled to said power supply output, a drain electrode adapted to be connected to the second end of the bootstrap capacitor, a gate electrode coupled to a further control signal derived from said lower drive command signal for driving said JFET transistor to a conducting state when the lower power transistor is driven to a conducting state. The JFET is a depletion mode device, so the device is on with a gate to source voltage V^ of zero. The device can be controlled in an off state by controlling the voltage of the gate at a voltage that is lower than said relatively low control voltage. The circuitry controlling the conductive state of the transistor can therefore be relatively simple. Preferably said source electrode is coupled to said power supply output via a diode, such that the voltage at said source electrode cannot rise above a level which is one diode drop below the voltage at said power supply output. Preferably said diode is a zener diode. This diode drop assures that when the JFET is turned on its drain rises up to Vdd minus a diode drop hence charging the bootstrap capacitor. The source of the JFET is a diode drop below Vdd since when the device is turned on the source voltage is allowed to float between Vdd-Vdiode to Vzener+Vdd. The JFET is always operated in the third quadrant of its IV characteristics with the source voltage greater than the drain voltage and as a result the drain to source current I DS flows in the reverse direction from the source to the drain. Preferably, the source and the drain of the JFET are n-type and the gate is p-type. Because of this, it necessary prevent the turn on of the parasitic diodes between gate source and gate drain. This is accomplished by making sure that the gate does not swing to Vdd. This can be accomplished in case the circuit further comprises control circuitry for deriving said control signal in a manner that said control signal is constrained to rise a level which is a plurality of diode drops below the voltage at said power supply output. Said plurality can for instance be three. In that case the gate is allowed to swing only to Vdd less three diode drops. In a preferred embodiment the circuit further comprises means for deriving said further control signal from said lower drive command signal, said means for deriving comprising a buffer fed by said lower drive command signal to produce a buffer output signal having a voltage range between said lower rail and said relatively low supply voltage, and means for translating the voltage range of said buffer output signal to a range of voltage difference between a point coupled to said gate electrode and said source electrode. An embodiment of the invention will be further explained with reference to a drawing. In the drawing, Figure 1 is a schematic diagram of the driver circuit of the present invention in which components comprised in an integrated circuit chip are enclosed in a dashed box labelled IC; and Figure 2 is a schematic plan view of the integrated circuit chip corresponding to the dashed box IC in Figure 1, including an elongated area in which a high voltage JFET T3 is formed; and Figure 3 is a cross-sectional view through the line 3-3 showing the structure of the JFET T3. Referring first to Figure 1, there is shown a driver circuit in accordance with the present invention, contained in a monolithic high voltage integrated circuit IC, connected for driving an external half-bridge formed by power MOSFET' s T, and T 2 connected in series across a high voltage (up to about 500 Volts) DC supply. The general circuit architecture of the half-bridge and driver is the same as shown and described in the aforementioned U.S. Patent No. 5,373,435, with the exception of the provision of an on-chip bootstrap diode emulator BDE in accordance with the present invention. In the half-bridge, power transistor T t is referred to as the upper transistor because its drain electrode is connected to the high side or upper rail of the DC supply, indicated in Figure 1 as at the potential V κ and power transistor T 2 is referred to as the lower transistor because its source electrode is connected to the low side or lower rail of the DC supply, indicated in the figure as at the potential of power ground. The source electrode of upper transistor T, and the drain electrode of lower transistor T 2 are joined at the output terminal OUT of the half-bridge which is also connected to one end of a load LD. In power supply applications such as powering gas discharge lamps, the other end of the load may be maintained at a potential of half the supply voltage by being connected to the midpoint of a capacitive voltage divider (not shown) across the DC supply. As is well known, the transistors T, and T 2 are operated in a switch mode with respect to a high frequency (greater than 20kHz) repetitive cycle, e.g. on the order of lOOKHz, where each is turned on (i.e. driven into a conducting state) during a different one of two time intervals or phases during a cycle, which are separated from each other by relatively small dead zone intervals on the order of about 500ns. Switching transients at current turnoff due to load LD having in many applicauons a somewhat inductive impedance are limited by the inherent body diodes D, and D 2 of T, and T 2 , respectively. D, is directed for limiting a positive voltage transient produced at output terminal OUT when the lower power transistor T 2 is turned off and diode D 2 is directed for limiting a negative voltage transient produced at the output terminal when the upper power transistor T, is turned off. These cycles are established by a controller CON, which in response to an external input signal IN produces an essentially binary command signal IN L and its logical inverse INN L for controlling the conducting state of lower transistor T, and via level shifter LS produces pulse command signals T ON and T OFF for controlling the conducting state of the upper transistor T 2 . Command signal IN L has one binary state only during the time interval or phase when lower transistor T, is to be driven into a conducting state. The command signals T ON and T OFF are provided in pulse form for noise and transient immunity purposes; TQ N and T OFF indicate the instants when the upper transistor T 2 is to be turned on and off, respectively. The lower transistor command signals IN L and INN L are fed to a lower drive module DL which in response thereto drives the gate G L of lower transistor T 2 to turn on the lower transistor only during the phase defined by the lower transistor command signals. In a similar manner, command signals T ON and T OFF are fed to an upper drive module DU which in response thereto drives the gate G υ of upper transistor T, to turn on the upper transistor during the phase defined by the upper transistor command signals. An R S flip flop (not shown) within the upper drive module DU converts the command signals T 0N and T 0FF to binary form similar to IN L and INrj , in order that the balance of the upper drive module may be of the same design as the lower drive module DL. Lower drive module DL is powered by a relatively low power supply voltage \ u , e.g. 12 Volts, and upper drive module is powered by the voltage V, across an external bootstrap capacitor C,, having a capacitance on the order of 70 nf, which is too large to be produced in integrated circuit IC with reasonable cost of area. The other end of bootstrap capacitor C, is coupled to the supply voltage V*, via on-chip bootstrap diode emulator BDE, so that a charging current flows in Cl when the output terminal OUT is maintained substantially at ground potential during the time when lower transistor T, is in a conducting state, to bring V, to a voltage of V*. less any small voltage drops across BDE and T 2 . Now referring also to Figure 2, as is known, the upper drive module DU comprises CMOS circuitry formed in an insulated well WL, in integrated circuit chip IC, e.g. an N-well surrounded by P isolation. Thus, well WL is insulated from the balance of the integrated circuit by a structure similar to that used to produce a LDMOS transistor. A high voltage diode cannot be integrated in junction isolation technologies because it results in large substrate currents. This could upset the operation of other circuitry. In accordance with the principles of the present invention, a bootstrap diode emulator provided on-chip comprises a JFET T 3 that is formed along the periphery of the well WL. JFET T 3 inherently has the same breakdown voltage as the well isolation (in excess of 500 Volts) and because current flows perpendicular to the well periphery, adequate current carrying capacity can be obtained by choice of the extent of the well periphery along which it is formed. Since an LDMOS structure is already used to form the floating well, and additional layers required to make up a JFET from the already existing LDMOS structure are not required, the bootstrap diode does not expend additional silicon area and yet adds an extra function on chip. A cross-sectional view of the JFET is shown in Figure 3. The n+ region near the P-Iso forms the source, the P-channel region the gate, and the n+ region on the right hand side forms the drain. The diffusion is in an N-Well with p-buried layer. The p-buried layer is interrupted to prevent premature pinch-off of the device. The high voltage capability is achieved by the lateral structure of the device. The drive circuitry for JFET T3 is shown in the box BDE in Figure 1. JFET T3 is operated in a source follower configuration with its drain connected to the bootstrap capacitor Cl and its source tied to one diode drop below Vdd via zener diode D4. This is done so that when the JFET T3 is turned on its drain rises up to Vdd minus a diode drop to provide a charging voltage to the bootstrap capacitor Cl. The source of the JFET is a diode drop below Vdd since when JFET T3 is turned on, the source voltage of JFET T3 is o allowed to float between Vdd-Vdiode to Vzener+Vdd. This is done as experimental results have shown that JFET T3 pinches off very cleanly at a higher source bias, and hence very little or no leakage current flows when it is off. JFET T3 is always operated in the third quadrant of its IV characteristics with the source voltage greater than the drain voltage and as a result the current I M flows in the reverse direction from the source to the drain. In addition since the source and the drain are n-type and the gate is p-type, care should be taken to prevent the turn on of the parasitic diodes between gate source and gate drain. This is accomplished by making sure that the gate of JFET T3 does not swing to Vdd, hence due to the action of series diodes DI, D2 and D3 the gate is allowed to swing only to Vdd minus three diode drops. Further the gate current is limited by resistor R L in series with these diodes. Since JFET T3 is a depletion mode device, it is on with a gate to source voltage VQ S of zero. During normal operation, JFET T3 can be turned off when the gate to source voltage VQ S is -(Vdd-Vdiode). The gate drive circuitry has a level shifting inverter INV to level shift a signal from IN L used internally to 10-12v followed by three buffer stages. The first stage is formed by transistors Ml, M2. The second stage by transistors M3, M4, and the third stage by transistors M5, M6. The turn on of JFET T3 is coincident with the turn on of the lower power transistor T2 of the half bridge. During one phase of the clock, phi l, the lower power device is on. During this phase the gate drive is applied to the gate of JFET T3 such that it is turned on charging the bootstrap capacitor Cl. JFET T3 then turns off coincident with the tum off of the lower power transistor T2. At this instant the voltage from gate to source V os is -(Vdd-Vdiode) hence the device is turned off. Zero voltage switching mode of operation, which is typically used in the system, leads to certain special considerations in the design of the circuit. The two power transistors Tl, T2 in the half-bridge are on during different phases of the clock with a dead time in between. Consider the half bridge circuit with a load LD as indicated in Figure 1. During the latter part of a first phase, the current in the inductor is flowing into the ground. When the lower power transistor T2 is turned off at the end of the first phase, the current in the inductor, which cannot change instantaneously, flows in the parasitic body capacitor C DS (not shown) between drain and source of the upper and lower power transistors Tl, T2. The floating node OUT rises from zero towards Vcc with a high dv/dt. The drain of JFET T3 which is connected to the bootstrap capacitor Cl also rises in the same manner. This high voltage capability of JFET T3 is achieved by the lateral distance between the drain and the source. After a time equal to the dead time, a second phase occurs in which the upper gate GU is turned on. During this second phase, the bootstrap capacitor Cl discharges through the floating well circuitry. The current in the inductive portion of the load LD eventually flows in the opposite direction. At the end of the second phase, the upper device is turned off but since the current in the inductor cannot change instantaneously, it is provided mainly by the capacitance Co between drain and source of the lower and upper transistors Tl , T2 which discharges totally pulling the floating node OUT to a diode drop below ground. After a time equal to the dead time, the lower power transistor is turned on and the cycle is repeated. It should now be apparent that the objects of the present invention have been satisfied in all respects. Further, while the present invention has been described in particular detail, it should also be appreciated that its principles have broad general applicability. Consequently, numerous modifications are possible in the details given within the intended spirit and scope of the invention.

Claims: CLAIMS: 1. A circuit for driving a half-bridge formed by lower and upper power transistors connected between an output terminal and respective lower and upper rails of a high voltage DC supply, and for charging a bootstrap capacitor having first and second ends, the first end being connected to said output terminal, said circuit comprising: means for generating lower and upper drive command signals for commanding driving said respective lower and upper power transistors to non-contemporaneous conducting states; power supply means for generating at a power supply output a relatively low control voltage with respect to said lower rail; a lower drive module connected to the power supply output for being powered by said relatively low control voltage and comprising means for applying a lower drive control signal between a control electrode of the lower power transistor and the lower rail in response to said lower drive command signal; an upper drive module adapted to be connected to the first end of the bootstrap capacitor for being powered by a bootstrap voltage across said bootstrap capacitor and comprising means for applying an upper transistor control signal between a control electrode of the upper power transistor and the output terminal in response to said upper drive input control signal; and bootstrap diode emulator means for charging said bootstrap capacitor to said bootstrap voltage, said bootstrap diode emulator means comprising a transistor, characterized in that said transistor is a JFET transistor having a source electrode coupled to said power supply output, a drain electrode adapted to be connected to the second end of the bootstrap capacitor, a gate electrode coupled to a further control signal derived from said lower drive command signal for driving said JFET transistor to a conducting state when the lower power transistor is driven to a conducting state. 2. A circuit as claimed in Claim 1, wherein said source electrode is coupled to said power supply output via a diode, such that the voltage at said source electrode cannot rise above a level which is one diode drop below the voltage at said power supply output. 3. A circuit as claimed in Claim 1 or 2, further comprising control circuitry for deriving said control signal in a manner that said control signal is constrained to rise a level which is a plurality of diode drops below the voltage at said power supply output. 4. A circuit as claimed in Claim 3, wherein said plurality is three. 5. A circuit as claimed in Claim 2, further comprising means for deriving said further control signal from said lower drive command signal, said means for deriving comprising a buffer fed by said lower drive command signal to produce a buffer output signal having a voltage range between said lower rail and said relatively low supply voltage, and means for translating the voltage range of said buffer output signal to a range of voltage difference between a point coupled to said gate electrode and said source electrode.

Inventors: AMATO MICHAEL, JANASWAMY ANAND, JAYARAMAN RAJSEKHAR, VELDMAN PAUL, AMATO, MICHAEL, JANASWAMY, ANAND, JAYARAMAN, RAJSEKHAR, VELDMAN, PAUL
Applicants: PHILIPS ELECTRONICS NV, PHILIPS NORDEN AB, PHILIPS ELECTRONICS N.V.
Application year: 1996
Main classification: H02M3
IPC codes: H02M3, H02M7, H03K17