Interrupt system in microprocessor

Abstract: A symmetrical multiprocessing system is provided that includes a central interrupt control unit. The central interrupt control unit is coupled to a plurality of processing units and to a plurality of interrupt sources. The interrupt sources include a plurality of peripheral devices coupled to a first peripheral bus,. such as a PCI bus. The interrupt sources also include devices coupled to a second peripheral bus, such as an ISA bus. The central interrupt control unit is operative in two modes. In a first mode, referred to as a pass through mode, interrupts from ISA peripheral devices are provided through an interrupt controller, such as cascaded type 8259 interrupt controllers, to the central interrupt control unit. The central interrupt control unit then passes the interrupt directly to a master processing unit. PCI interrupts are provided through a PCI mapper to other available interrupt inputs of the interrupt controller. The pass through mode advantageously allows backwards compatibility of the system with traditional operating systems such as DOS. During the advanced operating mode, the central interrupt control unit causes the PCI mapper to be disabled. In the advanced mode, interrupts from both PCI devices and ISA devices are provided directly to the central interrupt control unit. Since the PCI mapper is disabled during the advanced mode, additional ISA peripheral devices may be supported within the system without contending with PCI interrupts.

Description: This invention relates to computer systems and more particularly to interrupt control architectures and schemes employed within symmetrical multiprocessing systems. Computer systems employing multiple processing units hold a promise of economically accommodating performance capabilities that surpass those of current single-processor based systems. Within a multiprocessing environment, rather than concentrating all the processing for an application in a single processor, tasks are divided into groups or "threads" that can be handled by separate processors. The overall processing load is thereby distributed among several processors, and the distributed tasks may be executed simultaneously in parallel. The operating system software divides various portions of the program code into the separately executable threads, and typically assigns a priority level to each thread. Figure 1 is a block diagram of a so-called symmetrical multiprocessing system 10 including a plurality of processing units 12A-12C. Each processing unit 12A-12C includes a processing core 14A-14C, a cache memory 16A-16C, and a bus interface 18A-18C, respectively. The processing units 12A-12C are coupled to a main memory 20 via a system bus 22. A pair of I/O devices 24 and 26 are further coupled to system bus 22. The multiprocessing system 10 of Figure 1 is symmetrical in the sense that all processing units 12A-12C share the same memory space (i.e., main memory 20) and access the memory space using the same address mapping. The multiprocessing system 10 is further symmetrical in the sense that all processing units 12A-12C share equal access to the same I/O subsystem. In general, a single copy of the operating system software as well as a single copy of each user application file is stored within main memory 20. Each processing unit 12A-12C executes from these single copies of the operating system and user application files. Although processing cores 14A-14C may be executing code simultaneously, it is noted that only one of the processing units 12A-12C may assume mastership of the system bus 22 at a given time. Thus, a bus arbitration mechanism (not shown) is provided to arbitrate concurrent bus requests of two or more processing units and to grant mastership to one of the processing units based on a predetermined arbitration algorithm. A variety of bus arbitration techniques are well-known. The high speed cache memory 16A-16C of each processing unit 12A-12C, respectively, stores data most recently accessed by the respective processing unit along with address tags that indicate the main memory address to which the associated data corresponds. Since programs tend to execute the same sections of code and access the same data structures repeatedly, many of the locations accessed will already be stored in the cache if the cache is sufficiently large. The cache mechanisms provide two significant benefits. First, because the caches are implemented with high-speed memory and can be accessed without bus arbitration and buffer delays, an access to a location stored in a respective cache is much faster than a main memory access. Second, because an access to a location stored in the respective cache does not require access to the system bus, the bus utilization of each processor is greatly reduced. The system bus is therefore available to service other requested transactions. Typically, the higher the "hit rate", the better the overall system performance. The hit rate is the percentage of accesses by a particular processing core that are to locations already stored in the cache. Well designed systems with moderately large caches can achieve hit rates of over ninety percent. An important consideration with respect to multiprocessing systems that employ cache memories is data coherency. Since multiple copies of the data (and instructions) stored by main memory 20 may concurrently reside in one or more of the cache memories 16A-16C, a specialized mechanism must be employed to maintain the integrity of data in the event that one of the memory subsystems is updated (i.e., written with new data). For example, consider a situation wherein a particular section of data is updated within cache memory 16A by processing core 14A but is not updated within the corresponding section of main memory 20. If processing core 14B subsequently accesses the same section of code, there must be some reliable mechanism to track which section is up-to-date and which section is no longer valid to ensure that processing core 14B accesses the proper data. A variety of techniques have therefore been developed with the goal of efficiently maintaining cache coherency, including those based on so-called write-through and write-back techniques. Various cache coherency techniques are described within a host of publications of the known prior art, and are not discussed further herein. Another important consideration with respect to symmetrical multiprocessing systems is the handling and distribution of interrupts generated by various system resources. For example, in the system of Figure 1, I/O devices 24 and 26 may each assert a respective interrupt signal based on the occurrence (or non-occurrence) of a particular event. As will be appreciated by those of skill in the art, interrupts are routinely generated,by system resources such as keyboard devices, printers, and timers, among other things. Many systems also accommodate software interrupts whereby an interrupt may be asserted in response to software command. Due to the number of different interrupts that may occur within a system, it is desirable to provide a mechanism to efficiently manage and distribute the interrupts to achieve optimal system performance and bus utilization. One technique for handling interrupts employs a centralized interrupt controller that is capable of receiving a plurality of interrupts and of prioritizing and distributing the interrupts amongst the various processing units. A problem associated with a centralized interrupt control technique is that the total number of interrupts which can be accommodated is typically limited by the number of input pins provided to the centralized interrupt controller. In other words, for example, if the centralized interrupt controller includes a total of sixteen interrupt input pins, greater than sixteen interrupt generating devices typically cannot be accommodated within the system. This limits system flexibility. Furthermore, within such systems a dedicated interrupt line must be connected to each interrupt source. Such dedicated interrupt lines may not be available on remote cabling networks that connect one or more peripherals to the computer system. Again, system flexibility may consequently be limited. It is also important that the interrupt scheme employed by a multiprocessing system be capable of supporting interrupting devices that reside on differing I/O buses. In traditional single-processor systems, interrupt controllers such as the particularly popular AM8259 interrupt controller manufactured by Advanced Micro Devices, Inc. are used to support a relatively large number of peripheral devices, such as ISA peripheral devices. Furthermore, peripheral devices that reside on a PCI bus within such systems may also be flexibly supported by allowing their interrupts to be mapped through an interrupt mapper, which routes the PCI interrupts to available inputs on the 8259 interrupt controllers. Unfortunately, interrupt controllers such as the 8259 are not adapted to distribute the interrupts among multiple processors. To further complicate the matter, traditional operating systems such as DOS assume the presence of an 8259-type interrupt controller within the system. An interrupt mechanism and method for a multiprocessing system are desirable wherein interrupts from peripheral devices residing on a plurality of I/O buses are supported. The interrupt mechanism and method should further accommodate advanced multiprocessing operating systems while being backwards compatible with traditional operating systems, such as DOS. In accordance with a first aspect, the present invention provides a symmetrical multiprocessing system as defined in accompanying claim 1. In accordance with a second aspect, the present invention provides a method of routing a plurality of interrupt signals in a multiprocessing system as defined in accompanying claim 10. A symmetrical multiprocessing system in accordance with one embodiment of the present invention includes a central interrupt control unit. The central interrupt control unit is coupled to a plurality of processing units and to a plurality of inter sources. The interrupt sources include a plurality of peripheral devices coupled to a first peripheral bus, such as a PCI bus. The interrupt sources also include devices coupled to a second peripheral bus, such as an ISA bus. The central interrupt control unit is operative in two modes. In a first mode, the advanced mode, interrupts from both PCI devices and ISA devices are provided directly to the central interrupt control unit. In a second mode, referred to as a pass through mode, interrupts from ISA peripheral devices are provided through an interrupt controller, such as cascaded type 8259 interrupt controllers, to the central interrupt control unit. The central interrupt control unit then passes the interrupt directly to a master processing unit. PCI interrupts are provided through a PCI mapper to other available interrupt inputs of the interrupt controller. The pass through mode advantageously allows backwards compatibility of the system with traditional operating systems, such as DOS. It will be appreciated that during the advanced operating mode, the central interrupt control unit causes the PCI mapper to be disabled. Since the PCI mapper is disabled during the advanced mode, additional ISA peripheral devices may be supported within the system without contending with PCI interrupts. BRIEF DESCRIPTION OF THE DRAWINGS Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings, in which: Figure 1 is a block diagram of a typical symmetrical multiprocessing system including a plurality of processing units. Figure 2 is a bock diagram of a symmetrical multiprocessing system including a centralized interrupt controller mechanism. Figure 3 is a block diagram of a central interrupt control unit. Figure 4 is a block diagram of an I/O interrupt controller. Figure 5 is a block diagram illustrative of an interrupt channel. Figure 6 is a diagram of an interrupt channel control register and its associated fields. Figure 7 is a block diagram that illustrates the hardware associated with the symmetrical multiprocessing system during one cascading mode of an interrupt input processor. Figure 8 is a block diagram that illustrates hardware associated with another cascading mode of the symmetrical multiprocessing system. Figure 9 is a block diagram of a processor interrupt generator. Figure 10 is a block diagram illustrative of a processor channel. Figure 10A is a diagram that illustrates a CPU channel control register along with its associated fields. Figure 10B is a diagram that illustrates an interprocessor interrupt register along with its associated fields. Figure 11 is a flow diagram which illustrates the operation of the boot processing unit upon system reset. Figure 12 is a diagram that illustrates hardware which enables the CPU channel registers unit of each CPU channel. Figure 13 is a block diagram that illustrates circuitry embodied within the central interrupt control unit. Figure 14 is a flow diagram that depicts the initialization sequence for each slave processing unit. Figure 15 is a block diagram which illustrates one of the processing units coupled to the central interrupt control unit. Figure 16 is a block diagram of a multiprocessing system which accommodates specially defined interrupt cycles for initiating an interrupt. Figure 17 is a block diagram that illustrates an interrupt channel including hardware configured to decode an interrupt cycle. Figure 18 is a block diagram that illustrates a portion of the central interrupt control unit including an internal portion of the central controller. Figure 19 is a flow diagram that illustrates the delivery of an interrupt during the broadcast mode. Figure 20 is a block diagram of the central control unit including a programmable latency timer. Figure 21 is a block diagram of a symmetrical multiprocessing system employing an adaptive interrupt mapping mechanism and technique in accordance with the present invention. While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the scope of the present invention as defined by the appended claims. DETAILED DESCRIPTION OF THE INVENTION Referring next to Figure 2, a block diagram is shown of a symmetrical multiprocessing system 200 including a centralized interrupt controller mechanism. The system 200 includes a plurality of processing units 202-1 through 202-m coupled to a main memory 204 via a CPU local bus 207. Each processing unit 202-1 through 202-m includes a respective processing core 204-1 through 204-m, a respective cache memory 205-1 through 205-m, and a respective bus interface 206-1 through 206-m. A bus bridge 208 couples CPU local bus 207 to an I/O bus 210. A plurality of I/O peripheral devices 212-1 through 212-n are coupled to I/O bus 210. An additional I/O device 214 and an interrupt controller 216 are further coupled to I/O bus 210. I/O devices 212-1 through 212-n are coupled to a central interrupt control unit 220. I/O devices 212-1 through 212-n and 214 are accessible by each of the processing units 202-1 through 202-m through the bus bridge 208. The central interrupt control unit 220 is provided to manage interrupts received from I/O devices 212-1 through 212-n and interrupt controller 216, and to distribute the interrupts among the processing units 202-1 through 202-m. The central interrupt control unit 220 further manages interprocessor interrupts and software interrupts generated by the processing units 202-1 through 202-m. In its preferred form, the central interrupt control unit 220 is implemented with a variety of programmable features as discussed below to accommodate optimal system flexibility. I/O bus 210 may be any suitable bus for coupling peripheral devices such as CD-ROM units, local area network (LAN) devices, and printers to computer system 200. Exemplary peripheral bus standards include the ISA (industry standard architecture) bus, the EISA (extended industry standard architecture) bus and the PCI (peripheral component interconnect) bus. Bus bridge 208 provides an interface between I/O bus 210 and CPU local bus 207. Processing cores 204-1 through 204-m are data processing units which operate according to a predetermined instruction set. Exemplary processing units include model 80486 processing units, Pentium compatible processing units, and PowerPC processing units. It is understood, however, that processing units 202-1 through 202-m could operate in accordance with still other instruction sets. Cache memories 205-1 through 205-m are implemented using high speed memory devices. Each cache memory 205-1 through 205-m is associated with a cache controller (not shown separately in the figure) that orchestrates and manages the transfer of data between the associated processing core 204-1 through 204-m, the associated cache memory 205-1 through 205-m, and CPU local bus 207. In the preferred form, the cache controller of each processing unit operates concurrently with the associated processing core to provide maximum sustained performance. CPU local bus 207 has a predetermined bit width and is the computer system's primary bus. Main memory 204 is physical memory of a predetermined size and may be implemented with DRAM (dynamic random access memory). A memory controller (not shown separately) is associated with main memory 204 which controls and orchestrates the transfer of data, address, and control signals communicating between CPU local bus 207 and main memory 204. Interrupt controller 216 is provided for sorting and managing interrupt signals derived from a variety of interrupt sources, such as I/O device 214. Interrupt controller 216 is illustrative of, for example, a model 8259A series programmable interrupt controller manufactured by Advanced Micro Devices, Inc. The 8259A programmable interrupt controller is described within the publication "MOS Microprocessors and Peripherals"; pp. 3-371 through 3-388 (Advanced Micro Devices, Inc. 1987). Before proceeding with a detailed discussion of central interrupt control unit 220, it is noted at the onset that a variety of configuration registers are embodied within the central interrupt control unit 220. These configuration registers may be programmed and accessed via I/O bus 210. Accordingly, the central interrupt controller 220 is independent of the type of CPU local bus 207, and thus may be employed within a variety of systems using differing types of processing units. As a result, the central interrupt control unit 220 may be used in conjunction with and is compatible with a variety of multiprocessing systems. Referring next to Figure 3, details regarding the central interrupt control unit 220 are next considered. Figure 3 is a block diagram of one embodiment of central control unit 220 including a central controller 302 coupled to an I/O interrupt controller 304 and to a processor interrupt generator 306. An I/O bus interface unit 308 is further shown coupled to central controller 302. I/O bus interface unit 308 provides an interface between I/O bus 210 and central controller 302 to allow programming of the central control unit 220, as well as to accommodate other functions of the central control unit 220, as will be explained in greater detail below. It is understood that the central interrupt control unit 220 could alternatively or additionally include a CPU bus interface unit for coupling the CPU local bus 206 to the central control unit 220 for programming and other functions. As explained previously, the central interrupt control unit 220 is capable of accepting interrupts from a variety of different I/O devices. These interrupts are received at a plurality of interrupt pins, labeled INTR1-INTRn, and are provided to I/O interrupt controller 304. The central interrupt control unit 220 is configured such that each interrupt INTR1-INTRn can be individually programmed to designate a specific type of interrupt, to specify a particular delivery mode, and to indicate its priority level. In addition, each interrupt pin can be utilized in a cascaded mode to expand the number of interrupt signals which can be received and identified at the particular pin. This will be explained further below. Central controller 302 prioritizes the various interrupt signals and routes them to the processor interrupt. generator 306, which responsively routes the interrupt signals to one or more of the processing units 202-1 through 202-m based on the delivery mode for each interrupt and the current task priority of each processing unit, among other things. The central controller 302 maintains an interrupt stack and a device table for the system, and further maintains the current task priorities of all processing units. The central controller 302 finally includes a mechanism for distributing selected interrupts that need to be handled by all processors in a broadcast fashion. This distribution mechanism will be explained in greater detail below. As stated previously, processor interrupt generator 306 routes the various interrupts to a designated destination processing unit (or processing units). In this embodiment, the central interrupt control unit 220 is configured to distribute interrupts among a maximum of 256 processing units. The number of processing units provided within the system is programmed upon system initialization, as will be understood from the description below. Figure 4 is a block diagram of I/O interrupt controller 304. The I/O interrupt controller 304 receives interrupts from I/O devices via pins INTR1, INTR2, ... INTRn. The I/O interrupt controller 304 includes a plurality of interrupt channels 402-1 through 402-n coupled to pins INTR1-INTRn, respectively. A central controller interface 404 is coupled to each to interrupt channel 402-1 through 402-n. The interrupt channels 402-1 through 402-n provide dedicated channels through which interrupts received at the associated interrupt pins INTR1-INTRn, respectively, are processed. In one embodiment, the I/O interrupt controller 304 includes a total of sixteen interrupt input pins, each of which can be cascaded with sixteen interrupt signals to support a maximum of 256 unique interrupt vectors. A plurality of registers (not shown in Figure 4) are provided within each interrupt channel 402-1 through 402-n to control the processing of each incoming interrupt. These registers are mapped either within the memory space or the I/O space of the system. Further details regarding the' internal registers of interrupt channels 402-1 through 402-n are provided below. Each interrupt channel 402-1 through 402-n detects the assertion of an interrupt signal at its associated input pin INTR1-INTRn and processes the interrupt signal to verify whether the interrupt should be dispatched to the processing units. Interrupt characteristics can be programmed individually, and implied positional dependence is not attached to any of the interrupt channels 402-1 through 402-n. Figure 5 is a block diagram illustrative of each of the interrupt channels 402-1 through 402-n. The interrupt channel 402 of Figure 5 includes an interrupt input processor 502 coupled to a registers unit 504 and an interrupt acceptance unit 506. The interrupt input processor 502 processes the interrupt signal (or signals, if cascade mode is programmed) on the INTR pin and determines the mode of transfer for cascaded interrupts. If the pin is programmed to be a cascaded pin, the index of the current cascaded interrupt is determined and stored in a cascade interrupt address (CIA) register. It is noted that when the interrupt channel 402 is operated in a cascade mode, the number of registers units 504 and the number of interrupt acceptance units 506 are effectively duplicated fifteen times, such that a separate interrupt sub-channel is provided for each possible cascaded interrupt signal. These sub-channels are illustrated in phantom within Figure 5. Each interrupt signal is associated with a programmable control register 504A, a destination CPU register 504B, an affinity CPU register 504C, and an ID (vector) register 504D. Based on the information within the control register 504A, the interrupt acceptance unit 506 processes the signal on the INTR pin. If the interrupt is a genuine, enabled, and acceptable signal, it is passed on the central controller interface 404 (of Figure 4) to be delivered to one or more of the processing units. As stated previously, each INTR pin can be programmed in a cascade mode wherein the interrupt pin may receive a cascaded signal representing sixteen distinct interrupts. When a pin is programmed to be cascaded, sixteen individual sets of registers units and interrupt acceptance units will be associated with the interrupt channel, as illustrated in phantom in Figure 5. The cascade modes of central control-unit 220 will be explained in greater detail below. The various registers of each interrupt channel (or sub-channel) are next considered. As stated previously, a separate set of registers are provided for each possible interrupt signal. These registers are labeled the control register 504A, the destination CPU register 504B, the affinity CPU register 504C, and the ID register 504D. These registers are visible to software and are located in either memory mapped or I/O mapped system space. A separate control register 504A is provided for each interrupt signal and is programmable. The control register 504A for each interrupt signal defines and dictates the functionality of each INTR pin, and each may be embodied by a 32-bit register. Figure 6 illustrates the fields associated with the control register 504A, and Table 1 describes the various fields of the control register 504A. Table 2 indicates the cascade mode encoding, Table 3 indicates the delivery mode encoding, and Table 4 indicates the status bits encoding. As indicated by Tables 1-4, the control register 504A stores various information for defining the type of interrupt signal that will be provided to the channel, the mode of the interrupt pin (i.e., normal or cascade mode), whether the interrupt signal is currently masked, the priority level associated with the interrupt, the delivery mode, along with other parameters associated with the interrupt. IIC Control Register Fields Field Name Bits Explanation TT Trigger Type 1 Interrupt is edge triggered or level triggered IP Interrupt Polarity 1 Polarity of the interrupt (active high or low) EN Enable 1 Corresponding interrupt is being used CSD Cascade 1 Enables the pin to be a cascaded interrupt MSK Mask 1 Interrupt is masked CM Cascade Mode 2 Cascaded Interrupt vector delivery mode - refer to Table 2 PL Priority Level 4 Priority Level assigned to the interrupt DM Delivery Mode 3 Mode of delivering the interrupt - refer to Table 2 AC Affinity CPU 1 This interrupt has an affinity CPU ST Status 2 Current status of the interrupt - refer to Table 4 EOI EOI enabled 1 Enable EOI latency timer for level triggered interrupts ISA ISA mode 2 System is in ISA mode Cascade Mode Definition CM(1:0) Definition 00 Serial coded mode 01 Serial 16-bit mode 10 8259 mode 11 TBD Delivery Mode Definition DM(2:0) Definition 000 Fixed: Deliver the interrupt to the CPU/CPUs in destination CPU register 001 Lowest Priority: Delivery the interrupt to the processor executing at lowest priority 010 Broadcast: Deliver the interrupt to all the CPUs 011 TBD 100 NMI: Deliver a level triggered interrupt to destination CPUs as NMI 101 Reset 110 SMI: Deliver a level triggered interrupt to destination CPUs as SMI 111 TBD Status Bits Definition ST(1:0) Definition 00 Idle 01 Being serviced (dispatched and acknowledged) 10 Dispatched from the CIC (but not acknowledged) 11 Queued in the CC Referring back to Figure 5, the definition of the destination CPU register 504B depends on the delivery mode and the current status of the associated interrupt signal. If the interrupt is not being serviced, the destination CPU register 504B has the ID of the processing unit or group of processing units that the interrupt is being targeted to. If the interrupt is being serviced, the destination CPU register 504B has the ID of the processing unit that is servicing the interrupt. If the delivery mode is broadcast or lowest priority, this register conveys no associated meaning. The affinity CPU register 504C holds the ID of the processing unit 202-1 through 202-m (Figure 2) that serviced the interrupt most recently. The ID register 504D contains the ID (or vector) of the interrupt. Interrupts are processed by the respective interrupt acceptance unit 506 before passing them on to the central controller 302 via central controller interface 404. If the interrupt is enabled (EN of ICR) and not masked (MSK of ICR), it is passed on to the central controller 302 along with the information about the delivery mode, destination processing unit (if any), priority level and interrupt ID. As stated above, the architecture allows for each interrupt pin INTR1-INTRn of the central interrupt control unit 220 to be programmed as either a direct interrupt or as a cascaded interrupt. If the cascade bit in the control register 504A is set, the associated interrupt channel accommodates a total of fifteen additional expansion interrupts. Each of these expansion interrupts are associated with a dedicated'interrupt control register (ICR) 504A, a destination CPU register 504B, an affinity CPU register 504C, and an ID register 504D, as illustrated in phantom in Figure 5. Except for the fact that the CSD, CM and ISA fields of the expansion interrupt control registers are undefined, these registers are identical to the ones defined by Tables 1-4. The CM field determines the method used to access one of sixteen interrupts in cascade mode. The index of one of sixteen interrupts is determined by the CIA register located in the interrupt input processor. The CM mode determines the mechanism of computing the CIA. Figures 7 and 8 illustrate hardware configurations for cascading a particular pin. It is noted that the central interrupt control unit 220 supports interrupt expansion via three different cascading modes. The first two modes allow a single physical interrupt pin INTR1-INTRn to route the interrupts of multiple I/O devices to selected interrupt sub-channels. The third mode allows-for the integration of a conventional 8259-type interrupt controller within the computer system. This provides traditional PC hardware and software compatibility. Referring first to Figure 7, a hardware configuration is illustrated for what is referred to as the "serial coded" mode. Figure 7 is a block diagram that illustrates internal portions of the interrupt input processor 502 which are activated when the particular interrupt channel is set in the serial coded cascade mode. As illustrated in Figure 6, the interrupt input processor 502 includes a control unit 570 coupled to a shifter control 572 and a serial decode circuit 574. The control unit 570 is responsive to the CSD and CM fields of the corresponding control register 504A. When the CM field (i.e., cascade mode field) indicates that the current mode is serial coded cascade mode, the control unit 570 activates the shifter control 572 and the serial decode circuit 574 such that serially transmitted encoded data at the corresponding interrupt pin INTR is decoded to identify activity of a particular interrupt signal. The interrupt input processor 502 is shown coupled to a remote interrupt handler 580 which includes an interrupt data encoder coupled to a shift register 584 and to a parallel interrupt detect circuit 586. A plurality of interrupt signals 0 to 15 are provided to parallel interrupt detect circuit 586. The remote interrupt handler 580 gathers the device interrupts and communicates the status of each interrupt signal to the central interrupt control unit via a coded serial message on the INTR line of the associated interrupt channel. Parallel interrupt detect circuit 586 monitors the interrupt signals provided to the remote interrupt handler 580. If a transition occurs in any of the interrupt signals, the interrupt data encoder 582 causes an encoded serial message to be broadcast to the interrupt input processor 502 via shift register 584. The serial data is transmitted on a serial coded message line which is provided to the INTR line of the interrupt channel. The shift register 584 provides a synchronizing shift clock to the interrupt input processor 502 as each serial coded message is being transmitted. In one embodiment, the encoded messages consist of a cascaded interrupt signal number and interrupt state in a 6-bit form. A possible encoding scheme is as follows: Bits 5:4 Interrupt State 00 interrupt transitioned to low 01 interrupt transitioned to high 10 reserved 11 reserved Bits 3:0 interrupt number for cascaded interrupt input signals numbered 0 to 15 Consider, for example, a situation in which interrupt signal 3 transitions from low to high. This transition is detected by the parallel interrupt detect circuit 586. The interrupt data encoder 582 responsively generates an encoded value indicative of the type of transition that occurred and the particular interrupt signal that made the transition. For example, if the above coding scheme is employed, an encoded value of "010111" would represent a transition to high ("01") in interrupt signal 7 ("0111"). The encoded value is then provided to shift register 584, which initiates a serial transmission which is received by the shifter control unit 572. The serial decode unit 574 then decodes the received message in accordance with the coding scheme of the interrupt data encoder 582, and provides the message to the interrupt acceptance unit 506 of the designated interrupt sub-channel. The interrupt acceptance unit 506 for the corresponding interrupt signal then passes the interrupt on to the central controller 302 if the interrupt is enabled (EN of the control register) and not masked (MSK of control register). Similar to the previous description, when an interrupt acceptance unit 506 passes an interrupt on to the central controller 302; the interrupt is passed along with the information regarding the delivery mode, the destination CPU (if any), the priority level, and the interrupt ID for the interrupt signal. In accordance with the serial coded cascade configuration of Figure 6, the serial channel is active only when activity occurs on one or more of the interrupt signal lines, and thus provides a low power and electrically-quiet expansion technique. Furthermore, the encoding scheme provides reserved values to accommodate additional types of messages. Figure 8 is a block diagram of an alternative cascading configuration. Circuit portions that correspond to those of Figure 7 are numbered identically. In this configuration, rather than encoding a value indicative of activity of a particular interrupt signal, the state of the parallel interrupt detect circuit 586 is communicated continuously and directly to interrupt input processor 502 via shift register 584. As such, shift register 584 continuously generates a serial signal indicative of the state of parallel interrupt detect circuit 586, and shifter control unit 572 converts the serial transmission to parallel data. The parallel data is then decoded by message decoder 590 which passes a detected interrupt signal transmission to the corresponding interrupt acceptance unit 506 along with the associated control and vector information within the corresponding registers unit 504. In this configuration, the interrupt input processor 502 continually clocks the remote interrupt shift register 584. It must then keep track of which interrupt the current data belongs to and route it to the appropriate channel. The data is simply "interrupt high" or "interrupt low". The central controller (or interrupt acceptance unit 506) must then determine if the data represents a change in the interrupt state and therefore what action, if any, should be taken. Additional aspects of the central interrupt control unit 220 of Figure 2 are considered next. Referring to Figure 9, a block diagram is shown which is illustrative of the processor interrupt generator 306. As stated previously, the processor interrupt generator 306 receives interrupt information from the central controller 302 and generates processor interrupt signals labeled INT1-INTm to be delivered to the processing units. As illustrated in the figure, the processor interrupt generator 306 includes a central controller interface 602, an interprocessor interrupt (IPI) and software interrupt register set 604, and a set of CPU channels 606-1 through 606-m. Each processing unit in the system receives an interrupt from an associated CPU channel 606-1 through 606-m of the processor interrupt generator 306. The CPU channels 606-1 through 606-m receive interrupts from the central controller 302 (Figure 3) through central controller interface 602 and dispatches them to the appropriate processing unit (or units). Figure 10 is a block diagram illustrative of each of the processor channels 606-1 through 606-m. The CPU channel 606 of Figure 10 includes a CPU channel registers unit 650 and an interrupt queue 652 coupled to an interrupt dispatch control unit 654. The interrupt dispatch control unit 654 dispatches pending interrupts to the corresponding processing unit. The CPU channel registers unit 650 includes a current task priority register 650A, a current interrupt ID register 650B, a processor ID register 650C, and a control register 650D. The functions and bit definitions of each of these registers is described next. Each processing unit in the system is assigned a dedicated control register 650D to dictate the functionality as seen by the central interrupt control unit 220. These are 32-bit programmable registers which are mapped within either I/O or memory space of the system. Figure 10A illustrates a CPU channel control (CIG) register 650D along with its associated fields, and Tables 5 through 7 describe each of the fields within the control register. CIG Control Register Fields Field Name Bits Explanation EN Enable 1 This CPU channel is being used IEN Interrupt Enable 1 The CPU connected to this channel will accept the interrupts ITM Interrupt Transmit Mode 2 Mechanisms for delivering the interrupts to the CPU - refer to Table 6 RMI Real Mode Interrupt 1 This interrupt is delivered in "real mode" IML Interrupt Mask Level 4 Mask all the interrupts at or below this priority level IST Interrupt Status 2 Reflects the status of the interrupt on this channel - refer to Table 7 Interrupt Transmission Mechanism Definition ITM(1:0) Definition 00 Deliver the interrupts on separate pins 01 Deliver the interrupts on the CPU bus 10 Use dedicated interrupt delivery bus (say, 4-bit wide) to deliver the interrupts 11 TBD Interrupt Status Definition IST(1:0) Definition 00 No interrupt is being serviced 01 Interrupt being serviced by the CPU 10 Interrupt dispatched to the CPU, not yet acknowledged 11 TBD The processor ID register 650C contains the ID of the processing unit 202-1 through 202-m associated with the specific channel. The current interrupt ID register 650B is provided to store the ID (vector) of the interrupt that is being serviced by the processing unit connected to the channel. The current interrupt ID register 650B is valid only when the status field of the control register indicates that an interrupt is being serviced. The current task priority register 650A reflects the priority of the task being executed by the processing unit affiliated with the channel. Referring back to Figure 9, the interprocessor interrupt and software interrupt register set 604 provides a set of registers logically accessible at the same locations from all of the CPU channels. The space in this register set provides unique register views to each CPU channel by using the processor ID as an index. Thus, when two processors generate read/write cycles to these registers mapped at the same logic location, they will actually be accessing separate physical registers. The processing units write to these registers to initiate interprocessor interrupts or to schedule software interrupts. Figure 10B illustrates the interprocessor interrupt (IPI) register format and its fields. All IPI registers are accessible to the software at either an I/O location or a memory location of the system. The ID of the processing unit is used as an index to determine which register is being accessed. Tables 8 through 11 provide descriptions of the various fields within each IPI register. CIG IPI Register Fields Field Name Bits Explanation TT Trigger Type 1 Interrupt is edge triggered or level triggered IP Interrupt Polarity 1 Polarity of the interrupt (active high or low) EN Enable 1 Corresponding interrupt is being used ST Status 2 Current Status of the IPI - refer to Table 9 DTC Destination Code 2 IPI's destination code - refer to Table 10 PL Priority Level 4 Priority Level assigned to the interrupt DM Delivery Mode 3 Mode of delivering the interrupt - refer to Table 11 DID Destination ID 8 Destination processor ID to which the IPI is scheduled for SID Source ID 8 Originating processor ID IPI Register Status Field Definition ST(1:0) Definition 00 Idle 01 Being serviced (dispatched and acknowledged) 10 Dispatched from the CIC (but not acknowledged) 11 Queued in the CC IPI Register Destination Code Field Definition DTC(1:0) Definition 00 Destination ID field (DID) of the IPI register 01 Self 10 Broadcast 11 All processor excluding self IPI Register Delivery Mode Field Definition DM(2:0) Definition 000 Fixed: Deliver the interrupt to the CPU/CPUs in destination CPU register 001 Lowest Priority: Deliver the interrupt to the processor executing at lowest priority 010 TBD 011 TBD 100 NMI: Deliver a level triggered interrupt to all CPUs as NMI 101 Reset: 110 TBD 111 TBD A processing unit performs a write to its IPI register when it has scheduled an interprocessor interrupt. If a processing unit can schedule multiple interprocessor interrupts, it should monitor the ST (status) field of the IPI register. If this field is idle, then the processing unit can inject an interprocessor interrupt into the system. If a processing unit injects an interprocessor interrupt without checking the status of the IPI register and if the ST field is not idle, then the current interprocessor interrupt and any previously scheduled interprocessor interrupts destiny will be undetermined. It is noted that a software interrupt register for each processor channel may further be provided which has a format identical to that specified for the interprocessor interrupt register. For software interrupts, however, a requested interrupt is delivered only to the interrupt-requesting processing unit. Referring back to Figure 2, details regarding the start-up of the computer system 200 as well as the initialization of the various configuration registers within central interrupt control unit 220 are next considered. During system configuration, one of the processing units 202-1 through 202-m is designated as the "boot" processing unit. It is assumed in the below discussion that processing unit 202-1 has been designated as the boot processing unit. Figure 11 is a flow diagram which illustrates the operation of the boot processing unit upon system reset. During a step 852, the processing unit 202-1 begins a power-on self test procedure and an initialization procedure. It is noted that initially, the other processing units 202-2 through 202-m are held in reset by central control unit 220. During step 854, the processing unit 202-1 initializes the registers unit 504 (i.e., the control register 504A, and the ID (vector) register 504D) of each interrupt channel. As stated previously, the registers unit 504 of each interrupt channel is mapped within the I/O or memory space of the computer system. Each register of each interrupt channel is designated with a predetermined and unique address. The initialization data provided to the registers unit 504 of each interrupt channel is typically stored within the BIOS code of main memory 204. As such, the BIOS code for initializing the registers unit.504 of each interrupt channel is dependent upon the particular system configuration (i.e., the number and type of interrupt-generating resources) and must be provided by the system programmer. The CPU channel 606-1 of central interrupt control unit 220 that connects to processing unit 202-1 must also be initialized. It is noted, however, that the current task priority register 650A, the current interrupt ID register 650B, the processor ID register 650C, and the control register 650D for a particular CPU channel 606-1 through 606-m reside and are mapped at the same system address locations (either I/O or memory space) as the corresponding registers for the other CPU channels. That is, the address of the current task priority register 650A is identical for each CPU channel 606-1 through 606-m. Similarly, the address of current interrupt ID register 650B for each CPU channel is identical, as are the address values for the processor ID register 650C and the control register 650D of each CPU channel. A processing unit ID value is thus associated with each processing unit 202-1 through 202-m which is embedded within a designated command for initializing or updating the CPU channel registers unit 650 of each CPU channel 606-1 through 606-m. This will be explained in greater detail below. Figure 12 is a diagram that illustrates in greater detail the hardware which enables the CPU channel registers unit 650 of each CPU channel 606-1 through 606-m to be initialized and updated during normal execution. Figure 12 illustrates an ID register 902-1 which is associated with processing unit 202-1. Identical ID registers 902-2 through 902-m are also associated with processing units 202-2 through 202-m. Each ID register 202-1 through 202-m contains a value which uniquely identifies the particular processing unit. The ID value of each processing unit may be a hardwired value or may be provided during system configuration. For example, if fifteen processing units are connected within the system, the ID values within ID registers 902-1 through 902-16 may range from 0 to 15, respectively. Each ID register 902-1 through 902-m may be accessed through software command via associated control decoders 904-1 through 904-m of each processing unit. The ID registers may be mapped within either memory or I/O space. It is noted, however, that each processing unit accesses its corresponding ID register 902 via the same address value. For example, the ID register 902 of each processing unit 202-1 through 202-m may be mapped at a memory location of 2000:H. Thus, if a designated processing core 204-1 through 204-m executes a read cycle to the memory location 2000:H, the value residing within the corresponding ID register 902 for that processing unit will be provided to the processing core. Each processing core would read a unique value in these situations. Figure 13 illustrates circuitry embodied within the central interrupt control unit 220 that allows data to be written (or read) from the respective CPU channel registers unit 650 of each CPU channel 606-1 through 606-m. In this illustration, it is assumed that a total of sixteen processing units may be connected within the system; however, it is understood that the circuitry may alternatively be configured to accommodate, for example, 256 unique processing units. Figure 13 illustrates the CPU channel registers units 650-1 through 650-16 for the separate sixteen CPU channels. As stated previously, each CPU channel registers unit 650-1 through 650-16 includes a current task priority register 650A, a current interrupt ID register 650B, a processor ID register 650C, and a control register 650D. Each of these registers is coupled to receive (or provide) data from the data lines of CPU local bus 207. A 4-to-16 decoder circuit 920 is further coupled at its inputs to selected data lines of CPU local bus 207. The outputs of the 4-to-16 decoder circuit 920 are coupled to respective select lines of the CPU channel registers units 650-1 through 650-16. It is noted that each CPU channel registers unit 650-1 through 650-16 receives a separate select signal from decoder circuit 920. An address decoder 922 is further coupled at its input to the address lines of I/O bus 210. Four latch enable lines are provided at an output of address decoder 922. An address decoder enable line is coupled to the latching enable inputs of each current task priority register 650A of the CPU channel registers units 650-1 through 650-16, and similarly address decoder enable lines are further connected to each current ID register 650B, each processor ID register 650C, and each control register 650D. In accordance with the hardware implementation as depicted by Figures 12 and 13, when the CPU channel registers unit 650 of a designated CPU channel 606-1 through 606-m must be initialized or updated, the operating system programmer may structure the executing code such that the processor ID value within a designated ID register 902 is embedded as an index to direct attached data to the correct CPU channel registers units 650. For example, consider a situation in which the ID register 902 of each processing unit 202-1 through 202-m is mapped at a memory location 2000:H, and wherein the control register 650D of each CPU channel 606-1 through 606-m is mapped at an I/O address of 3000:H. If the operating system must update the configuration information within control register 650D for a particular processing unit, the programmer may first cause the designated processing unit to execute a memory read cycle to memory location 2000:H to read the value within the particular processing unit's ID register. The programmer may then invoke a command to append the ID value with the configuration data to be stored within the associated control register 650D. Subsequently, an I/O write command to address location 3000:H is executed to write the combined information (i.e., the configuration data along with the processor ID value). This I/O cycle is decoded by address decoder 922 which responsively causes the control registers 650D of each CPU channel registers unit 650-1 through 650-16 to be enabled. The processor ID value which is appended with the configuration data is then decoded by 4-to-16 decoder 920, which provides a select signal to a selected one of the CPU channel registers units 650-1 through 650-16. This causes the configuration data to be stored within only the selected and enabled registers. Configuration data is thereby provided to the designated CPU channel 606-1 through 606-m without requiring separate, dedicated address locations for the configuration registers of each CPU channel. It is noted that cycles for updating the registers of each CPU channel as well as read cycles are accomplished similarly. Exemplary code that carries out the required processor ID read operation as well as the code to append the ID to the configuration data and to write the configuration data to a designated CPU channel is as follows: OS Code to Init a given CPU's control reg procedure init_channel id:= get mem(2000); - read ID register command:= id<< 28 or config data put io(3000), command end Referring back to Figure 11, after the boot processing unit has initialized the I/O channels in the central interrupt control unit 220 (the configuration registers of each I/O channel are mapped at dedicated locations separately from the configuration registers from the other I/O channels), the boot processing unit 202-1 must initialize the CPU channel 606-1. This is accomplished using the method described above in conjunction with Figures 12 and 13. Thus, during step 856, the processing unit 202-1 reads its corresponding ID register 902. During step 858, the processing unit 202 appends its ID register value to the desired configuration data which must be stored within a designated register of CPU channel registers unit 650. The processing unit 202-1 then executes a cycle to write the combined data to the selected register of CPU channel registers unit 650. It is noted that during this cycle, the 4-to-16 decoder 920 of Figure 13 is employed to select the registers unit 650-1 of the CPU channel 906-1. Similar operations may be initiated to write additional initialization data into other registers of the CPU channel registers unit 650 of CPU channel 606-1. For one implementation, the current task priority register 650A and the control register 650D are written with initialization data by processing unit 202-1 during the initialization sequence. After the processing unit 202-1 has initialized its CPU channel 606-1, the processing unit 202-1 provides a command to the central interrupt control unit 220 which causes the central interrupt control unit 220 to release the remaining processing units 202-2 through 202-m from reset (step 862). Subsequently (step 864), the boot processing unit 202-1 waits for the slave initialization sequence as depicted in Figure 14 to complete. This completes the initialization sequence. Figure 14 is a flow diagram that depicts the initialization sequence of each slave processing unit 202-2 through 202-m. When the master processing unit 202-1 causes the central interrupt control unit 220 to release the remaining processing units from reset, each processing unit 202-2 through 202-m reads its associated ID register 902-2 through 902-m respectively during step 870, appends the ID value with the configuration data to be stored within the control register 650D (step 872), and writes the combined data to the CPU channel registers unit 650 (step 874). The decoder circuit 920 of Figure 13 is active during these cycles to select the appropriate CPU channel registers unit 650-1 through 650-16 in accordance with the processor ID identified during each particular cycle. Similar operations are repeated to initialize the task priority register 650A of each CPU channel (step 876). 'It is noted again that since a unique ID value residing within each of the ID registers 902-2 through 902-m is appended to the data written to each register of CPU channel registers unit 650, each processing unit 202-2 through 202-m effectuates its own CPU channel configuration. Referring back again to Figures 2 and 4, it was stated previously that each designated interrupt channel 402-1 through 402-n may be programmed in what is referred to as the "8259" mode. This allows a programmable interrupt controller such as interrupt controller 216 to be connected to central interrupt control unit 220 when a particular interrupt channel is programmed in the 8259 mode (as indicated by the CM field of the associated control register 504A). During the 8259 mode of operation, the interrupt signal from the 8259 interrupt controller is passed through the central interrupt control unit. 220 in accordance with its programmed priority, and the acknowledge signal from the receiving processing unit 202-1 through 202-m is passed back through the central interrupt control unit 220 to the interrupt controller 216. This is depicted within Figure 15 which shows one of the processing units 202 coupled to the central interrupt control unit 220 and to a buffer 219. When an ISA interrupt is received at an interrupt input of the 8259 interrupt controller 216, the interrupts are passed through the central interrupt control unit 220 and, in accordance with the programmed priority level and other central control routing, is passed to a designated processing unit 202. When the designated processing unit 202 acknowledges the cycle, the interrupt acknowledge signal INTA is passed through the central interrupt control unit 220 and is received at the interrupt acknowledge line of the 8259 interrupt controller 216. The interrupt controller 216 responsively drives the interrupt vector on an X-bus 210 (or any other bus), and the interrupt vector is passed to the processing unit 202 via a buffer 219. It is noted that buffer 219 may be embedded within bus bridge 208. Accordingly, for the 8259 cascade mode, the central interrupt control unit 220 does not directly respond to the interrupt acknowledge cycle of the receiving processing unit 202, and instead allows the vector information to be provided from the 8259 interrupt controller 216. It is further noted that accommodation of the 8259 cascading mode as described above advantageously allows the use of integrated interrupt sources such as a model 82C206 integrated circuit which includes a system timer 834 and a real time clock 835. Referring back to Figure 2, the multiprocessing system 200 may further be configured to allow the transfer of interrupt information across various interfaces using a specially defined cycle which is transferred across one or more of the buses incorporated within the system. This will be best understood with reference to Figure 16. Figure 16 is a block diagram of the multiprocessing system as generally represented in Figure 2 with an additional I/O device 280 coupled to a second I/O bus 282. The second I/O bus 282 is coupled to I/O bus 210 via a bus bridge 284. The bus bridge 284 is illustrative of, for example, a docking station for coupling a portable computer as represented by I/O device 280 to the multiprocessing system. For the system of Figure 16, the I/O device 280 may provide an interrupt signal to bus bridge 284. However, due to the cost and the possible unavailability of dedicated interrupt pins that coupled bus bridge 284 to central interrupt control unit 220, bus bridge 284 may not be configured to assert an interrupt signal at a dedicated line that is received by central interrupt control unit 220. Instead, in response to the assertion of an interrupt by I/O device 280, the bus bridge 284 may effectuate a specialized cycle, or a memory or I/O cycle to a dedicated memory location, to which a particular interrupt channel of central interrupt control unit 220 will respond. Figure 17 illustrates an interrupt channel including hardware configured to decode an interrupt cycle as executed by bus bridge 284 and to assert a corresponding interrupt signal within the corresponding interrupt channel. As illustrated in Figure 17, a control unit 290 is responsive to the CM field of control register 504A and correspondingly enables the interrupt cycle decoder 292 if the interrupt channel mode is designated as an I/O bus mode. When control unit 290 enables interrupt cycle decoder 292, the specialized interrupt cycle generated by bus bridge 284 is detected by interrupt cycle decoder 292, which correspondingly asserts an interrupt signal at the INTR input of interrupt input processor 502. It is noted that for situations in which I/O bus 210 is a PCI standard configuration bus, the special interrupt cycle may be defined by pre-specified coding of the cycle definition bits of the PCI bus. Alternatively, the special interrupt cycle may be defined as a cycle to a predetermined address in either the memory or I/O space of the system. The prioritization of interrupts by central controller 302 is next considered. Figure 18 is a block diagram that depicts a portion of central interrupt control unit 220 including I/O interrupt controller 304, central controller 302, and processor interrupt generator 306. Rather than automatically associating a particular interrupt with a fixed priority depending upon its interrupt vector, the central interrupt control unit 220 allows each interrupt to have a separate programmable interrupt vector and a separate priority. The priority is stored within the PL field of the associated control register 504A for the interrupt channel.. As stated previously, upon system initialization, the vector for each interrupt channel is set. In addition, the priority level for the interrupt channel is also set. Once a particular interrupt request is accepted by the I/O interrupt controller 304, the interrupt vector and priority data is processed by an interrupt scheduler 305 of the central controller 302 which correspondingly provides the interrupt vector and priority data for each interrupt within a pending interrupt queue 652 (Figure 10) of a designated CPU channel of the processor interrupt generator 306. The interrupts are provided to the various interrupt queues of the CPU channels in a prioritized manner based upon the priority level indicated by the interrupts control register as well as based upon the current task priorities of the available processing units. Figure 18 illustrates a decoder unit 309 within the I/O bus interface unit 308 which allows separate programming of the vector information and priority information for each interrupt via designated I/O or memory cycles on I/O bus 210. For one simple configuration, the pending interrupt requests are provided to the interrupt queues of the CPU channels in their prioritized order. Referring again to Figure 2, it was stated previously that selected interrupts such as a timer tick interrupt may need to be provided in a broadcast fashion to each processing unit 202-1 through 202-m. If the delivery mode for a particular interrupt signal is designated as broadcast mode (i.e., DM field of the control register 504A for the interrupt), the central controller 302 operates in accordance with an auto-chaining technique as depicted in the flow diagram of Figure 19. As illustrated in Figure 19, if the interrupt request signal for an interrupt designated as broadcast is asserted as determined during step 470, the interrupt is provided to the processing unit 202-1 through 202-m that has the lowest current task priority level (as indicated by the current task priority register 650A for that CPU channel) during step 472. During step 474, the designated processing unit services the interrupt and returns an End Of Interrupt (EOI) command to the central controller 302. If all processing units 202-1 through 202-m have not yet received the interrupt (step 476), the interrupt is provided to the next processing unit 202-1 through 202-m which has not yet received this interrupt and which has the lowest current task priority value (of those remaining processing units that have not yet received the interrupt). This next processing unit then services the interrupt and returns an End Of Interrupt command to the central controller 302. This process repeats until each processing unit 202-1 through 202-m has serviced the interrupt. When all processing units have received and serviced the interrupt, the busy bit for the interrupt (i.e., the idle state of the ST field of the control register 504A for the interrupt channel) is cleared (step 478). It is understood that a similar auto-chaining procedure may be carried out if a designated set of processing units must receive a particular interrupt, rather than all the processing units. In accordance with the auto-chaining technique described above in which interrupts such as timer tick interrupts are provided to two or more of the processing units, the central controller 302 intelligently selectively passes the interrupt to the processing unit having the lowest current task priority level indicated. The interrupt is not passed to subsequent processing units until the prior processing unit has completed its service of the interrupt. As a result, bus contention is minimized and system performance is maximized by interrupting the processing units with the lowest relative current task priority values before interrupting processing units with high relative task priorities. The central interrupt control unit 220 is further configured to prevent the occurrence of spurious interrupts. As stated previously, when a level triggered interrupt is being serviced by a designated processing unit, an I/O command is typically associated with the interrupt service routine that, when executed, causes the interrupt source to deassert the interrupt signal. Subsequently, an End Of Interrupt (EOI) command is executed to inform the central interrupt control unit 220 that the interrupt service has completed. A spurious interrupt may occur if a significant latency is introduced between the time at which the processing unit executes the I/O command (to cause the interrupt source to deassert the interrupt signal) and the time at which the interrupt signal is deasserted. Such a latency may occur, for example, if the I/O device resides on a remote bus via several bus interface units. If the interrupt source does not deassert the interrupt signal before the centralized interrupt controller responds to the End Of Interrupt command, the continued assertion of the interrupt may be detected by the central interrupt control unit 220, thus, causing the interrupt to be unintentionally re-initiated. Referring to Figure 20, the central control unit 220 is advantageously associated with a programmable latency timer 595 coupled to I/O bus 210 through a decoder unit 596. The programmable latency timer 595 may be programmed by a system user to set a programmable time delay between the time at which the central controller 302 receives an End Of Interrupt command and the time at which the central controller 302 'resets the status (ST) field of the control register 504A of the particular interrupt channel. It will be appreciated that the I/O interrupt controller 304 is configured such that a designated interrupt signal is not monitored if the status indicates that the interrupt is either being serviced, has been dispatched from the central interface control unit 220 to a particular processing unit, or has been queued in the central controller 302. Once the central controller 302 resets the status to idle for a particular interrupt signal, the I/O interrupt controller 304 continues to monitor the particular interrupt signal for subsequent assertions. It is noted that since programmable timer 595 delays the resetting of the ST field of the control register for the particular interrupt channel, spurious interrupts may be prevented. It is further noted that the programmable timer 595 may be selectively enabled for each interrupt via the EOI field of that interrupt's channel control register 504A. It is also noted that decoder 596 may be embodied as an integral part of I/O bus interface unit 308. Referring finally to figure 21, a block diagram is shown of a symmetrical multiprocessing system that employs an adaptive interrupt mapping mechanism and technique. Circuit portions that correspond to those of Figure 2 are numbered identical for simplicity and clarity. As illustrated in Figure 21, a PCI bus 902 is coupled to CPU local bus 207 through a bus bridge 208. An ISA bus 904 is further coupled to PCI bus 902 through a bus bridge 906. A plurality of PCI devices 907-909 are coupled to PCI bus 902. A plurality of ISA devices 910-912 are similarly coupled to ISA bus 904. An interrupt controller 915 and a PCI mapper 916 are finally shown coupled to ISA bus 904. The central interrupt control unit 220 is configured to operate in an "advanced" mode or a "pass through" mode. The pass through mode is the default mode. The advanced mode is entered by setting a bit within a configuration register of central interrupt control unit 220 (i.e., by setting a bit within control register 504A). The operation of the multiprocessing system during the two modes will be explained further below. Generally speaking, interrupt controller 915 prioritizes and processes interrupts provided from a plurality of interrupting devices such as PCI devices 907-909 and ISA devices 910-912. Interrupt controller 915 may further provide other functions, such as masking functions. Interrupt controller 915 generates an interrupt signal at a line 920 which is coupled to central interrupt control unit 220. Interrupt controller 915 is illustrative of, for example, a pair of cascaded AM8259 interrupt controllers. PCI mapper 916 is configured to route an interrupt signal from each of the PCI devices 907-909 to a separate interrupt input (A-H) of interrupt controller 915. PCI mapper 916 advantageously allows the system BIOS to program the routing of each interrupt from PCI devices 907-909 through PCI mapper 916 to a designated input (A-H) of interrupt controller 915 (i.e., to inputs that are not already being used by any of the ISA devices 910-912). Accordingly, during system initialization, the system BIOS can determine what ISA devices are connected to the system, and can accordingly map interrupts from any PCI devices through PCI mapper 916 to unused interrupt inputs of interrupt controller 915. It is noted that interrupts from ISA devices 910-912 and from PCI devices 907-909 are further provided directly to central interrupt control unit 220. This will be explained further below. During the pass through mode, interrupts from ISA devices 910-912 are provided to interrupt controller 915. A corresponding interrupt is responsively generated by interrupt controller 915 at line 920, and is passed through central interrupt control unit 220 directly to the master processing unit 202-1. Similarly, interrupts from PCI devices 907-909 are provided to interrupt controller 915 through PCI mapper 916. Again, an asserted interrupt by one of the PCI devices 907-909 results in an assertion of an interrupt at line 920 from interrupt controller 915. The interrupt from interrupt controller 915 is then passed through central interrupt control unit 220 directly to the master processing unit 202-1. The central interrupt control unit is further configured to ignore the interrupts coming directly from PCI devices 907 and 909 and from ISA devices 910-912 during this mode. It is noted that during the pass through mode, the processing units 202-2 through 202-M remain idle, and the system operates as a single processor system. This mode advantageously accommodates traditional operating systems, such as DOS. During the advanced mode, which may be set following master initialization by an advanced operating system that supports multiprocessing (i.e., such as Windows NT), PCI mapper 916 is disabled such that all of its outputs are tri-stated. Interrupts from PCI devices 907-909 are provided directly to central interrupt control unit 220. Similarly, interrupts from ISA devices 910-912 are also provided directly to central interrupt control unit 220. Processing of these interrupts may then be achieved in a manner as described above. During the advanced mode, the interrupt output of interrupt controller 915 is ignored by central interrupt control unit 220. Table 12 below illustrates the effect of the pass through and advanced mode upon the various interrupts and upon the PCI mapper 916. PASS THRU ADVANCED 8259 INTERRUPT Internally connected thru central interrupt control unit 220 to a single CPU. "Virtual Wire" 8259 Interrupt input ignored. ISA INTERRUPTS Connected and operating thru 8259. Less available due to sharing with PCI. Connected and operating thru central interrupt control unit 220. All 8259's IRQ's available, no sharing with PCI Interrupt's. PCI INTERRUPTS Routed thru PCI mapper to a set of 8259/ISA IRQ's, possibly "Shared" with others. All direct connected and operating thru central interrupt control unit 220. No sharing with ISA, not shared (Higher System Performance). PCI MAPPER Operating, Connecting PCI Interrupts to ISA IRQ's. Disabled, no mapping done. The multiprocessing system of Figure 21 therefore employs an adaptive interrupt mapping mechanism and method whereby both advanced operating systems and traditional, single processing operating systems may be readily supported. Since the PCI mapper 916 is disabled during the advanced mode, additional ISA devices may be connected to ISA bus 904 during the advanced mode without contending with the interrupts from PCI devices 907-909. Accordingly, a wide range of system configurations are supported and the number of available ISA interrupt lines may be,maximized. In accordance with the symmetrical multiprocessing system as described above, efficient management of system interrupts is achieved while maintaining broad compatibility. Interrupt management is attained by way of a centralized interrupt control unit. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

Claims: A symmetrical multiprocessing system comprising: a plurality of processing units (202); a first peripheral device (910) operatively coupled to said plurality of processing units (202) through a first peripheral bus (904); a second peripheral device (911) operatively coupled to said plurality of processing units (202) through said first peripheral bus (904): characterised by: a third peripheral device (907) operatively coupled to said plurality of processing units (202) through a second peripheral bus (902); an interrupt controller (915) including a first input line coupled to receive a first interrupt signal from said first peripheral device (910) and a second input line coupled to receive a second input signal from said second peripheral device (911); an interrupt mapper (916) including an interrupt input line for receiving a third interrupt signal from said third peripheral device (907) and configured to route said third interrupt signal to a third input line of said interrupt controller (915); and a central interrupt control unit (220) coupled to said first peripheral bus (904), and coupled to said interrupt controller (915) via an interrupt controller interrupt request line, and coupled to said plurality of processing units (202), and coupled to said first input line, said second input line of said interrupt controller (915) and to said interrupt input line of said interrupt mapper (916), wherein said central interrupt control unit (220) is configured to receive said first interrupt signal, said second interrupt signal, and said third interrupt signal on a first central interrupt control unit input line coupled to said first input line, a second central interrupt control unit input line coupled to said second input line, and a third central interrupt control unit input line coupled to said interrupt input line, respectively, and to distribute said first interrupt signal, said second interrupt signal, and said third interrupt signal among said plurality of processing units (202) during a first mode of operation, and wherein said central interrupt control unit (220) is configured to assert a signal to disable said interrupt mapper (915) during said first mode of operation, and wherein in a second mode of operation, said central interrupt control unit (220) is configured to receive a signal indicative of said first interrupt signal, said second interrupt signal, and said third interrupt signal via said interrupt controller interrupt request line. A symmetrical multiprocessing system as claimed in claim 1, wherein said third input line is an unused interrupt input of said interrupt controller (915) and wherein during system initialization a system BIOS of said symmetrical multiprocessing system is configured to identify said unused interrupt input of said interrupt controller (915) and route said third interrupt signal through said interrupt mapper (916) to said unused interrupt input of said interrupt controller (915). A symmetrical multiprocessing system as claimed in claim 1 or claim 2, wherein said first mode of operation of said central interrupt control unit (220) and said second mode of operation of said central interrupt control unit (220) are programmable via a bit in a configuration register within said central interrupt control unit (220). A symmetrical multiprocessing system as claimed in claim 3, wherein during said second mode of operation said interrupt controller (915) is configured to generate a corresponding interrupt signal if any of said first, second or third interrupt signals are received at any of said first, second or third input lines. A symmetrical multiprocessing system as claimed in claim 4, wherein during said second mode of operation said corresponding interrupt signal is provided to only a designated one of said plurality of processing units (202). A symmetrical multiprocessing system as claimed in claim 5, wherein said designated processing unit is a master processing unit. A symmetrical multiprocessing system as claimed in claim 1, wherein said first (910), second (911) and third (907) peripheral devices are further coupled to said central interrupt control unit (220). A symmetrical multiprocessing system as claimed in claim 7, wherein during said first mode of operation said central interrupt control unit (220) is configured to process and distribute said first, second and third interrupt signals to one or more of said plurality of processing units (202). A symmetrical multiprocessing system as claimed in any preceding claim, wherein said first (910) and second (911) peripheral devices are ISA standard peripheral devices and said third (907) peripheral device is a PCI standard peripheral device. A method of routing a plurality of interrupt signals in a multiprocessing system characterised by the steps of: initializing said multiprocessing system in a pass through mode thereby enabling an interrupt mapper (916), wherein said interrupt mapper (916) is configured to route one or more interrupt signals from one or more peripheral devices (907, 910, 911) to an interrupt controller (915); providing a disable signal to said interrupt mapper (916) and entering an advanced mode; providing said one or more interrupt signals directly from said one or more peripheral devices to a central interrupt control unit (220), thereby bypassing said interrupt controller (915); and distributing said one or more interrupt signals from said central interrupt control unit (220) to one or more of a plurality of processing units (202). A method of routing a plurality of interrupt signals in a multiprocessing system as claimed in claim 10, wherein during said initializing step said multiprocessing system boots in a single processor mode. A method of routing a plurality of interrupt signals in a multiprocessing system as claimed in claim 10 or claim 11, further including the step of setting a bit within a configuration register (504A) of said central interrupt control unit (220).

Inventors: GEPHARDT DOUGLAS D, SCHMIDT RODNEY W, GEPHARDT, DOUGLAS D., SCHMIDT, RODNEY W.
Applicants: ADVANCED MICRO DEVICES INC, ADVANCED MICRO DEVICES INC.
Application year: 1996
Main classification: G06F13
IPC codes: G06F9, G06F15, G06F13