Data segment sync detection circuit and method thereof

Abstract: A circuit for detecting a data segment sync signal of data segment consisting of a plurality of symbols in a high-definition television, includes a correlator (510) for detecting a correlation value from a received data segment signal, a segment integrator (520) for accumulating the detected correlation value by segments and attenuating the accumulated correlation value in response to an overflow prevention signal, a maximum-value detector (530) for detecting a maximum accumulated correlation value in the segment from the segment integrator output, an overflow prevention circuit (540) for generating the overflow prevention signal by comparing the detected maximum accumulated correlation value with a predetermined reference value, a sync position detector (550) for detecting a symbol position having the detected maximum accumulated correlation value, and a synchronization signal generator (560) for generating a synchronization signal at the symbol position corresponding to the detected maximum accumulated correlation value. The circuit precisely detects data segment sync, by generating the maximum value among the accumulated correlation values in each data segment, even when the position of a data segment sync pulse changes due to errors in the received signal.

Description: The present invention relates to a data segment sync detection circuit and a method thereof, and more particularly, to a circuit for detecting a data segment synchronization signal by using a correlation characteristic of transferred sync pulses which are respectively inserted at the beginning of data segment lines, and a method thereof. Much effort has been made in recent years towards developing a television having a large screen and high resolution. As a result of these developments, the first high definition television broadcasts, based on multiple sub-Nyquist sampling encoding (MUSE) in an analog transmission mode, are on service in Japan. In the United States, the Grand Alliance (GA) committee have proposed technical standards for the HDTV system. The GA committee has adopted the vestigial side band (VSB) modulation as a GA-HDTV modulation standard. Specifically, 8-VSB using eight levels and 16-VSB using mode and the high speed cable mode, respectively, as modulation standards in the GA-HDTV. For proper synchronization between television transmitter and receiver, a sync signal (pulse) is inserted into the transmitted signal from a television station, at the beginning of each horizontal line, and the receiver detects these sync pulses in the received broadcast signal to process the required signal thereupon. Here, it should be noted that each of the 8-VSB and 16-VSB modes each require a specific transmission data format for one horizontal line, which is called a data segment. Figure 1 shows the structure of one data segment for 8-VSB modulation of a GA-HDTV transmission. The data segment is constituted of 832 symbols comprised of 828 symbols of data and a 4-symbol sync pulse. The data segment sync pulse is inserted into an 8-level ("-7" through "+7") digital data stream, at the starting portion of each data segment. Here, the sync pulse is formed of a predetermined pattern of four symbols having the sequential levels of +5, -5, -5 and +5, and the data (i.e., information signal) is formed of randomized signal levels. In the receiver which receives above GA-HDTV signals, a data segment sync pulse is detected in the initial 4-symbol period of each data segment, and then, signals are processed according to the detected data segment sync pulse. However, when a carrier frequency offset or symbol frequency offset is present in an input signal, the number of symbols in one data segment can be altered so that the position of the sync pulse changes accordingly. Thus, the sync detection circuit cannot properly detect synchronization signal. US 5,416,524 discloses a digital TV synchronization system and method. In this system, digital TV signals include data sent as multi-level symbols in successive data segments each including a synchronizing sync character. The detected synchronizing sync character produces a characteristic having two opposite plurality levels separated by a zero reference level, with the levels occurring at successive sampling points of the television signal, and a detection signal that has a peak occurring in time coincidence with the zero reference, level. The detection signal controls sampling of the received television signal. The gain of the received signal is controlled by an AGC circuit but also responds to the detection signal. With a view to solving or reducing the above problem, it is an aim of preferred embodiments of the present invention to provide a data segment sync detection circuit which enables precise detection of data segment sync under inferior channel conditions. It is another aim to provide a data segment sync detection circuit which enables the simplification of circuit structure by utilizing only the most significant bit of received data, when the data segment synchronization signal is detected by utilizing an accumulated correlation value of sync pulses. It is still another aim to provide a method of detecting the data segment synchronization signal precisely even under inferior channel conditions. According to a first aspect of the present invention, there is provided a circuit for detecting a data segment sync signal consisting of a plurality of symbols, the circuit comprising: correlation-value-detecting means for detecting a correlation value from a received data segment, which data segment comprises a predetermined number of symbols; accumulating means for accumulating the detected correlation value of data segments and dividing the accumulated correlation value by a predetermined value responding to an overflow prevention signal; maximum-value-detecting means for detecting a maximum accumulated correlation value in the segment from an output of the segment-accumulating means; overflow preventing means for generating the overflow prevention signal by comparing the detected maximum accumulated correlation value with a threshold value; sync-position-detecting means for detecting a position having the detected maximum accumulated correlation value; and sync generating means for generating a synchronization signal at the position corresponding to the detected maximum accumulated correlation value. Preferably, said correlation-value-detecting means comprises a sign bit selector for selecting only a sign bit of symbols of a received data segment; three unit delays, being connected in series, for delaying the received data segment by a unit of one symbol period, respectively; a first multiplier for multiplying the sign bit output by said sign bit selector by a first correlation value having a first sign; second to fourth multipliers for multiplying each output of said three unit delays by a second correlation value, the second correlation value and the first correlation value, respectively, the second correlation value having a second sign contrary to the first sign; and a summing circuit for summing the outputs of said first to fourth multipliers. Alternatively, said correlation-value-detecting means may comprise: a sign bit selector for selecting only a sign bit of symbols of a received data segment; three unit delays being connected in series, for delaying the received data segment by a unit of one symbol period, respectively; a first XOR element for exclusive-OR-operating the received data segment and a first correlation value having a first sign; second to fourth XOR elements for exclusive-OR-operating each output of said three unit delays and a second correlation value, the second correlation value and the first correlation vector, respectively, the second correlation value having a second sign contrary to the first sign; and a summing circuit for summing the outputs of said first to fourth XOR elements. Preferably, said accumulating means comprises: an adder for adding an output value of said correlation-value-detecting means to a feedback value; a segment delay for delaying an output value of said adder by one segment period; a divider for dividing an output value of said segment delay by a predetermined value; and a selector for selecting one of the output of said divider and the output of said segment delay responding to the overflow prevention signal to output the selected output as the feedback value to said adder. Said maximum-value-detecting means may comprise: a symbol delay for delaying the output value of said accumulating means by a unit of symbol; a first register for storing an output value of said symbol delay and; a first comparator for generating a first comparison signal by comparing an output value of said accumulating means with an output of said first register to update the value stored in said first register according to the first comparison signal. Said overflow-preventing means preferably comprises: a second comparator for comparing the maximum accumulated correlation value of the data segment output from said maximum-value-detecting means with a threshold value, and outputting a second comparison signal when the maximum accumulated correlation value is the predetermined threshold or more; and a signal generator for generating the overflow prevention signal which enables a data segment period responding to the second comparison signal. Preferably, said sync-position-detecting means comprises: a counter for periodically counting the number of symbols in the data segment according to a symbol clock and outputting a count value and a carry signal; a second register for storing the count value according to said first comparison signal; and a third register for storing an output value of said second register according to the carry signal output from said counter. Said sync generating means preferably comprises a third comparator for comparing the output value of said second register with that of said third register, and generating the synchronization signal when the compared output values are congruous. According to a second aspect of the invention, there is provided a method for detecting data a segment sync signal of a data segment consisting of a plurality of symbols, the method comprising the steps of: (a) detecting a correlation value from a received data segment signal comprising a predetermined-number of symbols; (b) accumulating the detected correlation value by segment units; (c) dividing the accumulated correlation value by a predetermined value responding to an overflow prevention signal; (d) detecting a maximum accumulated correlation value in the segment among the accumulated correlative value in the step (b); (e) generating the overflow prevention signal by comparing the detected maximum accumulated correlation value with a threshold value; (f) detecting a symbol position having the detected maximum accumulated correlation value; and (g) generating a synchronization signal at the symbol position corresponding to the detected maximum accumulated correlation value. For a better understanding of the invention, and to show how embodiments of the same may be carried into effect, reference will now be made, by way of example, to the accompanying diagrammatic drawings, in which: Figure 1 shows the data segment structure used in a GA-HDTV system; Figure 2 is a block diagram of an HDTV system to which the present invention is applied; Figure 3 is a detailed circuit diagram of the data segment sync detection circuit of Figure 2; Figure 4A shows an output waveform of the segment integrator shown in Figure 3; Figure 4B shows the sync timing signal which is generated in the sync generator shown in Figure 3; Figure 4C is an enlarged view of the sync timing signal shown in Figure 4B; and Figure 5 is a circuit diagram of the correlator shown in Figure 3 according to another embodiment. In Figure 2, which is a block diagram illustrating an HDTV system to which the present invention is applied, a tuner 100 converts received signals to an intermediate frequency (IF) signal, and an IF amplifier 110 amplifies the IF signal. An analog-to-digital converter 120 converts an analog IF signal output from amplifier 110 into digital form. A digital frequency and phase-locked loop (DFPLL) circuit 130 extracts a carrier using a pilot signal included the data output from analog-to-digital converter 120 and then restores baseband data by multiplying the reconstructed carrier by the output of analog-to-digital converter 120. A matched filter 140 adjusts the symbol rate (the symbol frequency) of the data output from DFPLL circuit 130. Namely, matched filter 140 adjusts into "fs" the symbol rate of the data output from DFPLL circuit 130 which is "2fs." A data segment sync detection circuit 500 calculates the correlation value of data output from matched filter 140 by a unit of four symbols and accumulates the obtained correlation value by segment units. By utilizing the fact that the accumulated correlation value of the data is the maximum across the four sync symbols, a synchronization signal is generated wherever maximum accumulated correlation values are is detected. The configuration and the operation of data segment sync detection circuit 500 will be described in detail later. A PLL circuit 150 recovers the symbol clock in response to the synchronization signal output from data segment sync detection circuit 500. And, analog-to-digital converter 120 samples data synchronized with the recovered symbol clock. An AGC generator 160 generates an AGC signal using the data segment sync pulse detected in data segment sync detection circuit 500 to provide the signal to a tuner 100. The gain of tuner 100 is controlled responding to the applied AGC signal. Meanwhile, the output of matched filter 140 is also applied to a phase tracking loop (PTL) circuit 180 through a equalizer 170. PTL circuit 180 removes the phase noise (i.e., error) which is not removed in the DFPLL 130. The output of PTL circuit 180 is trellis-decoded, de-interleaved, and error-corrected in a channel decoder (not shown). Additionally, the error-corrected data is source-decoded in a source decoder (not shown) and the output therefrom is displayed on a display (not shown). Figure 3 is a detailed circuit diagram of the data segment sync detection circuit 500 of Figure 2. In Figure 3, the circuit of the present invention comprises a correlator 510 for detecting a correlation value of the most significant bit (i.e., the sign bit) of the digital segment by a unit of four symbols, a segment integrator 520 for accumulating the output of correlator 510 by segment units, a maximum value detector 530 for detecting the maximum accumulated correlation value in the data segment by comparing an output of segment integrator 520 with a one-symbol-delayed accumulated value, an overflow prevention circuit 540 for generating an overflow prevention signal by comparing an output of maximum value detector 530 with a predetermined threshold value, a sync position detector 550 for detecting a symbol position in the segment data of the maximum accumulated correlation value which is generated in the data segment sync portion, and a sync generator 560 for generating a synchronization signal at the detected signal position. Referring to Figure 3, the correlator 510 comprises a sign bit selector 511 for selecting only the sign bit of data output from matched filter 140 of Figure 2; three unit delays 512-514 connected in series with the output of sign bit selector 511, for delaying the sign bit output from sign bit selector 511 by one symbol; first to fourth multipliers 515-518 for multiplying the sign bit output from sign bit selector 511 and delays 512-514 by correlation vectors +1, -1, -1 and +1, respectively; and an adder 519 for summing outputs of first to fourth multipliers 515-518. Here, correlator 510 can be configured without sign bit selector 511, but its use reduces calculation amounts and the size of hardware, and facilitates integration of the circuit. Segment integrator 520 having a feedback connection comprises an adder 521 for receiving the output of adder 519 as a first input, a segment delay 522 for delaying the output of adder 521 by segment periods, a divider 523 for dividing the output of segment delay 522 by two, and a multiplexer (MUX) 524 for receiving the outputs of segment delay 522 and divider 523 to output a selected output to a second input of adder 521. Maximum detector 530 comprises a symbol delay 531 for delaying the output of adder 521 for one symbol, a first register 532 (REG1) for latching the output of delay 531, and a first comparator (COMF1) 533 for comparing the outputs of adder 521 and first register 532 to output a first comparison signal to the part of first register 532. Overflow prevention circuit 540 comprises a second comparator (COMP2) 541 for outputting a second comparison signal based on the output of first register 532 and a preset threshold value, and a signal generator 542 for generating an overflow prevention signal having an enabling period of one data segment responding to the second comparison signal to output the signal to the selection control port of multiplexer 524. Sync position detector 550 comprises a symbol counter 551 for counting 832 symbols of one segment according to the internally generated symbol clock to generate a count value and a carry signal and output the carry signal to the reset port of first register 532 and to the clock port of second comparator 541, a second register (REG2) 552 for storing the count value according to the first comparison signal input to its hold port, and a third register (REG3) 553 for storing the output of second register 552 according to the carry signal which is applied to its hold port. Sync generator 560 comprises a third comparator (COMP3) 561 for generating a sync timing signal based on the outputs of second and third registers 552 and 553. The operation of the circuit shown in Figure 3 will be described referring to Figures 1, 2 and 4A-4C. In Figure 3, the digital segment signals of an HDTV system as shown in Figure 1 are input via matched filter 140 of Figure 2 to sign bit selector 511. Sign bit selector 511 selects only the sign bit of the n-bit (here, eight bits) data segment signal input and outputs the selected sign bit to symbol delay 512 and to a first input port of multiplier 515. The output of symbol delay 512 is input to a first input port of the multiplier 516. The output of the symbol delay 513 which delays the output of symbol delay 512 for one symbol is input to a first input port of multiplier 517, and the output of symbol delay 514 which delays the output of unit delay 513 for one symbol is input to a first input port of multiplier 518. The sign bit can have only two values of 1 and 0 in two's complement system. In the symbol correlator of the present invention, 0 which means positive is. represented by "1," and 1 which means negative is represented by "-1." Each of correlation vectors "+1," "-1," "-1" and "+1" is input to second input ports of multipliers 515-518. Thus, multipliers 515-518 perform concurrent correlation operations with correlation vectors "+1," "-1," "-1" and "+1," respectively, on a unit of four symbols consisting of current symbol data, one-symbol-delayed data, two-symbol-delayed data and three-symbol-delayed data. Here, first and fourth multipliers 515 and 518 output "1" when the sign bit input to the multipliers is "0," respectively, since the correlation vector "+1" is input to the second input ports. Also, second and third multipliers 516 and 517 output "1" when the sign bit input to the multipliers is "1," respectively, since the correlation vector "-1" is input to the second input ports. When a sign-bit 4-symbol input is "0110," an output of adder 519 becomes the maximum value of "4" since the output of each of the multipliers 515-518 becomes "1." Similarly, when the input is "1001," the output of adder 519 becomes the minimum value of "-4" since the output of each multiplier 515-518 becomes "-1." In the other cases, the output of adder 519 ranges between "+4" and "-4." Accordingly, in a data segment sync block having values of "+5, -5, -5 and +5," the output of adder 519 becomes the maximum value of "4" since the sign bit value becomes "0110." In this manner, the present invention utilizes the fact that the correlation value accumulated in the data segment sync interval becomes the maximum value when the 4-symbol correlation value is accumulated by the unit of one data segment. Meanwhile, adder 521 of segment integrator 520 adds the outputs of multiplexer 524 and adder 519. The output of adder 521 is simultaneously input to segment delay 522, unit delay 531 and the A input of first comparator 533 of maximum value detector 530. Segment delay 522 delays the output of adder 521 by a unit of one data segment and outputs the delayed result to the first input port (0) of multiplexer 524 and to divider 523. Divider 523 divides the output of segment delay 522 by 2 and outputs the divided result to the second input port (1) of multiplexer 524. Thus, first comparator 533 compare the two inputs, one of which is directly input from adder 521 and the other is one-symbol-delayed output of adder 521. First register 532 outputs the one-symbol-delayed output of adder 521 from unit delay 531, to the B input of first comparator 533. First comparator 533 generates the first comparison signal when the output of adder 521 input to its A port is greater than that of first register 532 input to its B port. The first comparison signal is output as the hold signals for first and second registers 532 and 552. Since the stored value in first register 532 is updated according to the first comparison signal, the maximum value among the accumulated correlation values is finally stored. First register 532 receives as a reset signal the carry signal output from symbol counter 551 and is initialized by one data segment period, so that the maximum accumulated correlation value is to be stored in every data segment. The maximum accumulated correlation value stored in first register 532 is input to the A port of second comparator 541 of overflow prevention circuit 540 and a predetermined threshold is input to the B port thereof. The input maximum accumulated correlation value is compared with the input threshold, being synchronized with the carry signal from symbol counter 551. When the maximum accumulated correlation value is greater than the threshold, the second comparison signal is output to signal generator 542. Signal generator 542 holds the second comparison signal by a unit of a segment period and generates the overflow prevention signal to output the signal to the selection control port of multiplexer 524. Multiplexer 524 selects the output of divider 523, which is input to its second input port during the enabled period of the overflow prevention signal, and the output of segment delay 522 which is input to its first input port otherwise, and feeds the selected output back to the second input of adder 521. Here, the output of divider 523 is a signal obtained by dividing the output of segment delay 522 by 2. When the maximum accumulated correlation value is greater than the threshold, the maximum accumulated correlation value divided by 2 is fed back to adder 521 at points P1-P4 shown in Figure 4A. Accordingly, overflow can be prevented even though continuous accumulating operations are made. On the other hand, symbol counter 551 of sync position detector 550 counts repeatedly the number of symbols for every data segment according to the symbol clock to output a count value and a carry signal. The count value of symbol counter 551 is stored in second register 552. since the stored count value is updated according to the first comparison signal, a count value corresponding to the position of the maximum accumulated correlation value is finally stored. The output of second register 552 is input to third register 553 to be stored and is simultaneously input to the B input of third comparator 561 of sync generator 560. The stored value of third register 553 is updated by the carry signal output from symbol counter 551, whereupon the stored value is input to the A port of third comparator 561. That is, a count value corresponding to the position where the maximum accumulated correlation value occurs in the relevant data segment is always stored in third register 553 according to the carry signal. Third comparator 561 of sync generator 560 compares the output of second register 552 with that of third register 553 and generates a sync signal when the two values are the same. The signal output from third comparator 561 can be used as a synchronization signal of the segment, since data segment sync exists where the maximum accumulated correlation value occurs and the value output from third register 553 is a count value corresponding to the position where the maximum accumulated correlation value in every data segment. Here, Figure 4A shows an output waveform of adder 521 and Figure 4B shows a sequence of the synchronization signals which are generated at the positions where the maximum accumulated correlation value occurs in each segment shown in Figure 4A. Figure 4C is an enlarged view of a part of synchronization signal sequence shown in Figure 4A, where one symbol of "high" pulse occurs at a period of one data segment. This synchronization signal indicates only synchronization timing information unlike an actual data segment sync signal of four symbols. However, the four multipliers used in correlator 510 shown in Figure 3 are of large size and complicated in hardware and thus increase the overall production cost. Figure 5 shows a circuit diagram according to another embodiment of symbol correlator 510, in which the hardware can be simplified by using exclusive OR gates instead of the multipliers. The operation of the symbol correlator shown in Figure 5 will be described. Sign bit selector 511 selects only the sign bit of a received data segment and outputs the selected bit to the series of symbol delays 512-514 and to a first input of an exclusive-OR (XOR) gate 51. The output of delay 512 is input to a first input of XOR gate 52, the output of delay 513 which delays the output of unit delay 512 for one symbol period is input to a first input of XOR gate 53, and the output of delay 514 which delays the output of delay 513 for one symbol is input to a first input of XOR gate 54. The sign bit has a value of "1" or "0," and "1" and "0" are negative and positive values, respectively, according to a system of 2's complement. Correlation vectors of "0" (ground), "1" (Vcc), "1" and "0" are input to the second inputs of XOR gates 51-54, respectively. Thus, XOR gates 51-54 perform correlation operations with their respective correlation vectors, by a unit of four symbols consisting of the current symbol data, one-symbol-delayed data, two-symbol-delayed data and three-symbol-delayed data. Since the second inputs of first and fourth XOR gates 51 and 54 are tied to correlation vectors of "0," a logic "0" output is produced only when the sign bit is "0." Similarly, since the second inputs of third XOR gates 52 and 53 are tied to correlation vectors of "1," a logic "0" output is produced only when the sign bit is "1." A low 1 bit having a value of "1" is expanded to each output of XOR gates 51-54. Thus, if any of the output of XOR gates 51-54 is "0," then the output of the corresponding XOR gate will becomes "01" in a 2's complement expression and "1" in a decimal expression. Similarly, if any of the output of XOR gates 51-54 is "1," then the output of corresponding XOR gate is "11" in a 2's complement expression and "-1" in a decimal expression. The outputs of XOR gates 51 and 52 of which lower bits are expanded as above are summed at an adder 55 and those of XOR gates 53 and 54 are summed at an adder 56. Then, the outputs of adders 55 and 56 are summed at a final adder 519'. Consequently, when the 4-symbol of the sign bit output from sign bit selector 511 is "0110," all the outputs of four XOR gates 51-54 become "0" and the results of the lower-bit expansion become "01," so that an output value of adder 519' becomes the maximum value of 4. When "1001," the outputs of four XOR gates 51-54 become "1" and the results of the lower-bit expansion become "11," so that an output value of adder 519' becomes the minimum value of -4. In the other cases, the output of adder 519' ranges somewhere between +4 and -4. Accordingly, in a data segment sync pulse whose four symbols have the sequential values of +5, -5, -5 and +5, the output of adder 519' becomes the maximum value of +4 since the sign bits of 4-symbol data segment sync signal are "0110." As described above, the data segment sync detection circuit of the present invention can precisely detect data segment synchronization, since a synchronization signal is generated by detecting the maximum value among the accumulated correlation values in each data segment, even though the position of the data segment sync pulse may fluctuate due to a carrier frequency offset, a symbol clock offset, noise, ghost signal or a symbol phase error in the received signal and so on. Also, the circuit enables a simplified hardware structure by using only the sign bit of data segment signal when embodying the correlator, and facilitates integration of circuits by reducing the amount of calculation while showing the same result as that of a computer-simulated floating point calculation. Further, the present invention enables practical hardware embodiment by preventing a hardware overflow condition according to the increase of an accumulated value, since the segment integrator of a feedback loop form keeps the accumulated summation value from going over a predetermined threshold.

Claims: A circuit for detecting a data segment sync signal consisting of a plurality of symbols, said circuit comprising: correlation-value-detecting means (510) for detecting a correlation value from a received data segment, which data segment comprises a predetermined number of symbols; accumulating means (520) for accumulating the detected correlation value of data segments and dividing the accumulated correlation value by a predetermined value, in response to an overflow prevention signal; maximum-value-detecting means (530) for detecting a maximum accumulated correlation value in the segment from an output of said segment-accumulating means (520); overflow preventing means (540) for generating the overflow prevention signal by comparing the detected maximum accumulated correlation value with a threshold value; sync-position-detecting means (550) for detecting a position having the detected maximum accumulated correlation value; and sync generating means (560) for generating a synchronization signal at the position corresponding to the detected maximum accumulated correlation value. A circuit for detecting data segment sync signal according to claim 1, wherein said correlation-value-detecting means comprises: a sign bit selector (511) for selecting only a sign bit of symbols of a received data segment; three unit delays (512-514), being connected in series, for delaying the received data segment by a unit of one symbol period, respectively; a first multiplier (515) for multiplying the sign bit output by said sign bit selector (511) by a first correlation value having a first sign; second to fourth multipliers (516-518) for multiplying each output of said three unit delays (512-514) by a second correlation value, the second correlation value and the first correlation value, respectively, the second correlation value having a second sign contrary to the first sign; and a summing circuit (519') for summing the outputs of said first to fourth multipliers (515-518). A circuit for detecting data segment sync signal according to claim 1, wherein said correlation-value-detecting means comprises: a sign bit selector (511) for selecting only a sign bit of symbols of a received data segment; three unit delays (512-514), being connected in series, for delaying the received data segment by a unit of one symbol period, respectively; a first XOR element (51) for exclusive-OR-operating the received data segment and a first correlation value having a first sign; second to fourth XOR elements (52-54) for exclusive-OR-operating each output of said three unit delays (512-514) and a second correlation value, the second correlation value and the first correlation value, respectively, the second correlation value having a second sign contrary to the first sign; and a summing circuit (55, 56, 519) for summing the outputs of said first to fourth XOR elements. A circuit for detecting data segment sync signal according to any of the preceding claims, wherein said accumulating means (520) comprises: an adder (521) for adding an output value of said correlation-value-detecting means (510) to a feedback value; a segment delay (522) for delaying an output value of said adder (521) by one segment period; a divider (523) for dividing an output value of said segment delay (522) by a predetermined value; and a selector (524) for selecting one of the output of said divider (523) and the output of said segment delay (522) responding to the overflow prevention signal to output the selected output as the feedback value to said adder (521). A circuit for detecting data segment sync signal according to any of the preceding claims, wherein said maximum-value-detecting means (530) comprises: a symbol delay (531) for delaying the output value of said accumulating means (520) by a unit of symbol; a first register (532) for storing an output value of said symbol delay (531); and a first comparator (532) for generating a first comparison signal by comparing an output value of said accumulating means (520) with an output of said first register (532) to update the value stored in said first register (532) according to the first comparison signal. A circuit for detecting data segment sync signal according to any of the preceding claims, wherein said overflow-preventing means (540) comprises: a second comparator (541) for comparing the maximum accumulated correlation value of the data segment output from said maximum-value-detecting means (530) with a threshold value, and outputting a second comparison signal when the maximum accumulated correlation value is the predetermined threshold or more; and a signal generator (542) for generating the overflow prevention signal which enables a data segment period responding to the second comparison signal. A circuit for detecting data segment sync signal according to any of the preceding claims, wherein said sync-position-detecting means (550) comprises: a counter (551) for periodically counting the number of symbols in the data segment according to a symbol clock and outputting a count value and a carry signal; a second register (552) for storing the count value according to said first comparison signal; and a third register (553) for storing an output value of said second register (552) according to the carry signal output from said counter (551). A circuit for detecting data segment sync signal according to claim 7, said sync generating means (560) comprising a third comparator (561) for comparing the output value of said second register (552) with that of said third register (553), and generating the synchronization signal when the compared output values are congruous. A method for detecting a data segment sync signal of a data segment consisting of a plurality of symbols, said method comprising the steps of: (a) detecting a correlation value from a received data segment signal comprising a predetermined-number of symbols; (b) accumulating the detected correlation value by segment units; (c) dividing the accumulated correlation value by a predetermined value, in response to an overflow prevention signal; (d) detecting a maximum accumulated correlation value in the segment among the accumulated correlative value in said step (b); (e) generating the overflow prevention signal by comparing the detected maximum accumulated correlation value with a threshold value; (f) detecting a symbol position having the detected maximum accumulated correlation value; and (g) generating a synchronization signal at the symbol position corresponding to the detected maximum accumulated correlation value.

Inventors: KIM KI-BUM, SHIN HYUN-SOO, KIM, KI-BUM, SHIN, HYUN-SOO
Applicants: SAMSUNG ELECTRONICS CO LTD, SAMSUNG ELECTRONICS CO., LTD.
Application year: 1996
Main classification: H04N5
IPC codes: H04N5, H04N7