Processing device for video signals

Abstract: A processing device for video signals comprising: a memory device (1) suitable to store discrete image elements of a video field; a filtering device (3) supplied by the memory device and suitable to recover errors introduced by the memory device. The filtering device (3) comprises: a filter (4) having an input supplied with digital signals representative of values of a plurality of discrete image elements (P1...P8,X) comprising an image element (X) to be examined and neighbouring image elements (P1...P8), the discrete image elements being stored in the memory device (1), and an output supplying digital signals (CO) representative of a filtered value of the image element to be examined (X); noise detector means (5) operating on fuzzy-logic rules having an input supplied with the digital signals representative of the plurality of values of the image elements (P1...P8,X) and an output supplying a weight signal (K) representative of a degree of erroneousness of the discrete image element to be examined (X), the noise detector circuit (5) determining the degree of erroneousness comparing the value of the image element to be examined (X) with the values of the neighbouring image elements (P1...P8); soft-switch means (7) having a first input supplied with the digital signals representative of the value of the image element to be examined (X), a second input supplied with the output (CO) of the filter (4), a third input supplied with the weight signal (K), and an output supplying digital signals (O) representative of a weighted average of the output of the filter (CO) and of the digital signals representative of the value of the image element to be examined (X) according to respective weights determined by the degree of erroneousness.

Description: The present invention relates to the field of Digital Signal Processing (DSP) circuits used in video applications. DSP techniques are more and more used in video applications, and particularly in television (TV) systems, because they allow to enhance the quality of the video signal without the need of changing the current transmission standard. Based on such techniques, a number of integrated devices are nowadays available which allow to add to a normal TV appliance several features, for example Line and field frequency doubling, noise reduction, brightness enhnacement, and so on. A TV appliance equipped with such devices is referred to as an "Improved Quality TV" (IQTV). As known, the video signal has a three-dimensional structure, having two spatial dimensions (horizontal and vertical) and a temporal dimension that conveys motion or scene change informations. IQTV circuits acting on all the three dimensions of the video signal, for example filters for scanning rate conversion (e.g. line frequency or field frequency doubling), require some kind of memory device. Generally, these memory devices are known under the name of field memories, due to the fact that they are capable of storing the image data related to one video field (generally 720*288*8 bits for the luminance signal and 360*288*2*8 bits for the chrominance signal, assuming that a 4:2:2 sampling format is adopted). If, due to some failure in the manufacturing process, some memory cells of the field memory do not work properly, noise is added to the image. In fact, one or more pixels could be wrong and an outlier would be visible in the image at the output of the field memory. Depending on the position of the defective memory cell, noise configurations like impulsive noise or salt&pepper noise are obtained. This kind of artifact is very annoying because the wrong pixels are always in the same position of the TV screen, causing a sort of dirty window effect. As a consequence, a field memory containing even a single defective memory cell is useless and must be discarded. This problem is exhacerbated by the fact that, thanks to the progress in integrated circuit technologies, in the future field memories will be only a part of a more complex integrated circuit, so that the presence of defective memory cells in the field memory will cause the refusal of the whole integrated device, with a great impact on the yield of the manufacturing process. As known, particular error-correction coding strategies have already been developed, such as Cyclic Redundancy Check (CRC), polynomial codes and so on, but all these techniques require extra memory bits in addition to those necessary to store the video signal informations. The overhead caused by the additional memory bits negatively affect the overall yield. The European patent application EP 710 001 which constitutes prior art for the present application under Article 54(3) EPC, discloses all the features of the pre-characterizing part of claim 1. Specifically, EP 710 001 discloses a filter performing a reduction of pulsed noise on video images in accordance with fuzzy logic of the type comprising an interface circuit receiving at input consecutive digital signals in time corresponding to said video images and designed to generate an image window centred in a digital signal to be processed. Said filter comprises also a comparator block having a plurality of input terminals coupled to output terminals of the interface circuit through a plurality of digital subtractors and a memory circuit-connected in cascade to the comparator block. This circuit comprises a plurality of memory elements designed to store values of a parameter obtained on the basis of outputs of the comparator block from a procedure performed with fuzzy logic procedures. The filter also comprises a filtering circuit having inputs connected to some outputs of the interface circuit and designed to organize the values of said inputs and an arithmetic block having a first input terminal connected to an output terminal of the memory circuit and a second input terminal designed to receive the digital signal to be processed and a third input terminal connected to an output terminal of the filtering circuit with this block being designed to perform a switch between the digital signal to be processed and the output of the filtering circuit on the basis of the values taken by the parameter. The European patent application EP 680 224 discloses a filter architecture for high-resolution video applications of the type comprising at least one filter block having a plurality of digital inputs which receive through an interface components of a television signal and some outputs through which to take the result of a filtering operation for noise associated with the television signal also comprises in the filter block at least one interpolator block connected to said inputs and operating with fuzzy logic to execute a television signal scanning conversion to be presented on additional outputs of the filter block. In view of the state of the art described, it is an object of the present invention to provide a processing device for video signals which allows to recover field memory errors without the need of adding extra memory bits to the field memory, thus allowing to increase the manufacturing process yield. According to the present invention, such object is attained by means of a processing device characterized by comprising: a memory device suitable to store discrete image elements of a video field; a filtering device supplied by said memory device and suitable to recover errors introduced by the memory device, the filtering device comprising: a filter having an input supplied with digital signals representative of values of a plurality of discrete image elements comprising an image element to be examined and neighbouring image elements, said discrete image elements being stored in the memory device, and an output supplying digital signals representative of a filtered value of the image element to be examined; noise detector means operating on fuzzy-logic rules having an input supplied with said digital signals representative of the plurality of values of the image elements and an output supplying a weight signal representative of a degree of erroneousness of the discrete image element to be examined, the noise detector means determining said degree of erroneousness comparing the value of the image element to be examined with the values of the neighbouring image elements; soft-switch means having a first input supplied with the digital signals representative of the value of the image element to be examined, a second input supplied with the output of the filter, a third input supplied with the weight signal, and an output supplying digital signals representative of a weighted average of the output of the filter and of the digital signals representative of the value of the image element to be examined according to respective weights determined by said degree of erroneousness. The processing device according to the present invention comprises a decision-directed filter, because the filtering action on an image element under examination is performed only when it is recognized that such an image element is erroneous. Thanks to the provision of noise detector means operating on fuzzy-logic rules, the degree to which the value of the image element under examination is corrected by an interpolated (filtered) value depends on the degree to which said image element under examination is recognized to be erroneous; a smooth filtering action is thus achieved which guarantees that the processed image is highly faithful to the original one, i.e. the filtering device of the present invention does not deteriorate the quality of a received image. Thanks to the processing device of the present invention, it is possible to recover errors introduced by the field memories containing defective memory cells. This allows to increase the yield of the manufacturing processes of field memories. These and other features and advantages of the present invention will be made more apparent by the following detailed description of some particular embodiments, described as non-limiting examples in the annexed drawings, wherein: Fig. 1 is a schematic block diagram showing a field memory and a filtering device for recovering errors in the field memory according to the present invention; Fig. 2 shows a window of neighbouring pixels used by the filtering device of the present invention to detect and recover errors in the field memory; Fig. 3 is a schematic block diagram of the filtering device of Fig. 1; Fig. 4 is a schematic block diagram of a noise detector circuit of the filtering device shown in Fig. 3; Fig. 5 is a block diagram showing a first practical embodiment of the noise detector circuit shown in Fig. 4; Fig. 6 is a block diagram showing a second, preferred practical embodiment of the noise detector circuit shown in Fig. 4. With reference to the drawings, in Fig. 1 a field memory 1 is shown, generally belonging to an IQTV circuit for video appliances. Field memory 1 is supplied with digital signals IN, typically eight digital signals globally representative of eight-bit digital codes which represents the values (e.g. gray Levels) of discrete image elements (pixels) of a video field. It should be understood that digital signals IN are generated in a per-se known way by an analog-to-digital converter (not shown) supplied by an analog TV signal, such as the luminance signal (in this case field memory 1 is a 720*288*8 bits memory) or the chrominance signal (in this case field memory 1 is a 360*288*2*8 bits memory, assuming that 4:2:2 sampling format is adopted). No assumptions are made on the detailed structure of the field memory. An address generator circuit 2 generates address signals ADD for addressing the field memory 1, to select the memory cells wherein the information carried by the incoming digital signals IN is to be stored. Field memory 1 supplies nine groups of digital signals X and P1...P8 to a filtering device 3, each group of digital signals comprising in this example eight digital signals. The groups of digital signals X and P1...P8 form a so-called processing window, shown in detail in Fig. 2, comprising groups of three pixels (P1,P2,P3), (P4,X,P5) and (P6,P7,P8) belonging to three consecutive image lines L1, L2 and L3, respectively. X represents the current pixel which has to be examined in order to detect if errors have been introduced by the field memory 1; P1...P8 are neighbouring pixels used by the filtering device 3 to ascertain if such errors have been introduced and to correct said errors. Even if in the present example a 3*3 pixels processing window is shown, larger processing windows could obviously be employed. The processing window shifts one pixel at a time along the direction of the lines (from left to right in Fig. 2), so that all the pixels of Line L2 can be examined. When all the pixels of a given line have been examined, the processing window is shifted one line down, to examine the pixels of the next line. Fig. 3 is a schematic block diagram of the filtering device 3 according to the present invention. Filtering device 3 comprises a classical filter 4, such as a linear filter or, preferably, a non-linear filter, for example a so-called median filter, and a noise detection circuit 5. As will be described in greater detail in the following, the noise detection 5 is a fuzzy computation unit operating on fuzzy logic rules. The classical filter 4 and the noise detection circuit 5 are supplied by the groups of digital signals P1...P8 and X representative of the pixels in the current processing window. On the basis of the values of pixels P1...P8, classical filter 4 calculates an interpolated value for the pixel X according to known algorithms. Classical filter 4 generates an output digital code C0 representative of said interpolated value which is supplied to a first input of a soft-switch circuit 7. A median non-linear filter is preferred to a linear filter because the former has better impulsive noise reduction and edge-preserving capabilities; as known, median filters are the most widely used to recover image information without further reducing bandwith. The noise detection circuit 5 generates a signal K with value in the range [0,1], determined in a way which will be explained in detail later on, and the signal K is supplied to a second input of the soft-switch circuit 7. A third input of the soft-switch circuit 7 is supplied by the group of digital signals X, representative of the value of pixel X in the processing window (i.e. the pixel currently examined). An output digital code 0 of the soft-switch circuit 7 forms the output of the filtering device 3. Fig. 4 is a block diagram schematically showing the noise detection circuit 5. The noise detection circuit 5 comprises eight digital subtraction circuits 8, each one supplied with the group of digital signals X and a respective one of the groups of digital signals P1...P8. Each subtraction circuit 8 generates a respective subtraction signal D1...D8 according to the following table: D1=X-P1 D5=X-P5 D2=X-P2 D6=X-P6 D3=X-P3 D7=X-P7 D4=X-P4 D8=X-P8. Subtraction signals D2 and D7 (associated to the vertical direction) are supplied to a first fuzzy line processing circuit F11, subtraction signals D4 and D5 (associated to the horizontal direction) are supplied to a second fuzzy line processing circuit F12, subtraction signals D1 and D8 (associated to a direction slanted of -45° with respect to the horizontal direction) are supplied to a third fuzzy Line processing circuit F13, and subtraction signals D3 and D6 (associated to a direction slanted of 45° with respect to the horizontal direction) are supplied to a fourth fuzzy line processing circuit F14. Fuzzy Line processing circuits F11,F12,F13 and F14 form a first level of fuzzy processing. Fuzzy Line processing circuits F11 and F12 have respective fuzzy-valued output signals Kv and Ko which are supplied to a first second-level fuzzy processing circuit F21; fuzzy Line processing circuits F13 and F14 have respective fuzzy-valued output signals Kd1 and Kd2 which are supplied to a second second-level fuzzy processing circuit F22. Fuzzy processing circuits F21 and F22 form a second level of fuzzy processing. Second-level fuzzy processing circuits F21 and F22 have respective fuzzy-valued output signals Kov and Kd12 which are supplied to a third-level fuzzy processing circuit F3, whose output signal is the signal K. The operation of the filtering device 3 will be now explained. Address generator 2 generates addresses of three groups of three pixels (P1,P2,P3), (P4,X,P5) and (P6,P7,P8) belonging to three consecutive image Lines of the image field, to form the processing window shown in Fig. 2. The data stored in the field memory 1 are supplied to the filtering device 3. The classical filter 4, on the basis of the values of pixels P1...P8, and according to known algorithms (depending on the specific type of filter used), determines an interpolated value for the pixel X; this value, represented by the digital code C0 in Fig. 3, is supplied to the soft-switch circuit 7. Simultaneously, the noise detection circuit 5 processes the pixel data to ascertain if pixel X is erroneous or not and if correction is required. More specifically, each one of the four fuzzy line processing circuits F11...F14 determines the degree to which the value of pixel X can be considered "erroneous" in view of the values of the pixels along the associated direction. This is done by means of an inference mechanism which involves verifying the following fuzzy rules: IF Di IS HIGH-POSITIVE AND Dn IS HIGH-POSITIVE THEN Km IS HIGH; IF Di IS HIGH-NEGATIVE AND Dn IS HIGH-NEGATIVE THEN Km IS HIGH; ELSE Km IS LOW. wherein Di, Dn and Km are respectively: for F11: Di=D1, Dn=D7 and Km=Kv; for F12: Di=D4, Dn=D5 and Km=Ko; for F13: Di=D1, Dn=D8 and Km=Kd1; and for F14: Di=D3, Dn=D6 and Km=Kd2. As known to anyone skilled in the field of fuzzy systems, this involves defining fuzzy sets such as "HIGH-POSITIVE" and "HIGH-NEGATIVE" for the input variables (antecedents) Di, Dn and "HIGH" or "LOW" for the output variable (consequent) Km (the fuzzy sets are sub-sets of the range of values that the input and output variables can take), defining degree-of-membership functions for each fuzzy set, and verifying which fuzzy rules, and with which degree, are verified by the current values of the input variables. The value of Km represents the truth value of the sentence "the value of pixel X is erroneous". It should be noted that at the first level of processing even if processing in one or more of the four directions detects that, in view of the pixel values in such direction, the value of pixel X is erroneous, this does not mean that the value of pixel X is actually erroneous: for example, if in the image area covered by the processing window a 45° diagonal Line is present, processing along the vertical, horizontal and -45° directions detects that X is erroneous (Kv, Ko and Kd1 belong to the fuzzy set "HIGH"), but pixel X is not actually erroneous (and in fact Kd2 belongs to the fuzzy set "LOW"). This is the reason why a decision on the "erroneousness" of pixel X is not taken after the first level of fuzzy processing. The second-level fuzzy processing circuits F21,F22 implements the following fuzzy rules: IF Ka IS HIGH AND Kb IS HIGH THEN Kab IS HIGH; ELSE Kab IS LOW. wherein for F21 it is Ka=Kv, Kb=Ko and Kab=Kov, while for F22 it is Ka=Kd1, Kb=Kd2 and Kab=Kd12. The third-level fuzzy processing circuit F3 implements the following rule: IF Kov AND Kd12 IS HIGH THEN K IS HIGH; ELSE K IS LOW. It should be noted that while the first fuzzy processing level (F11...F14) is performed on the image domain (which means that the input variables D1...D8 must be preliminary "fuzzified"), the second and third levels of fuzzy processing Layers are performed on fuzzy parameters (Kv, Ko, Kd1, Kd2, Kov and Kd12). It should also be noted that the noise detection process performed by the noise detection circuit 5 is isotropic, so that the first and the second Levels of fuzzy processing could employ only one fuzzy processing circuit each, provided that a time sharing architecture is designed. The computed value of K, varying in the range [0,1], corresponds to the degree of "erroneousness" of pixel X. The value K is supplied to the soft-switch circuit 7, which performs a weighted average of the actual value of pixel X and the interpolated value of pixel X determined by the classical filter 4, the weights being determined by the value of K. The output 0 of soft-switch circuit 7 is given by: 0 = K*CO + (1-K)*X. 0 is a digital code representing the value of the pixel X to be shown on the TV screen, or to be used in further processing of the video signal by the IQTV circuits. The filtering device 3 is decision-directed filter, because filtering is performed only when an erroneous pixel is detected; this guarantees that the processed image is highly faithful to the original one. The choice of dividing the fuzzy process in a cascade of three levels allows to use fuzzy processing circuits having only two antecedents each. This allows one to limit the width of the memory devices required to store the output of the fuzzy calculus (it is known that when a fuzzy process is implemented by a look-up table, the larger the number of antecedents the wider the memory required to store the output of the fuzzy calculus). Fig. 5 is a block diagram showing a first example of practical embodiment of the noise detection circuit 5. The circuit comprises a digital subtractor 9 which receives at its inputs the groups of signals P1...P8 and X and generates the eight subtraction signals D1...D8 according to the table given above. The eight subtraction signals D1...D8 are supplied to an absolute-value circuit 10 which computes, for each subtraction signal, its absolute value. The absolute-value circuit 10 supplies a circuit 11 suitable to determine the subtraction signal having the minimum absolute value, i.e. performing the following operation: M=min(|D1|,|D2|,...,|D8|). The output M of circuit 11 is supplied to a fuzzy processing circuit 12 which "fuzzifies" the input variable M and, on the basis of predetermined fuzzy sets and respective membership functions, determines the value of a signal K' within the range [0,1]. The signal K' supplies a sign correction circuit 13, which is also supplied by an output signal S of a sign-check circuit 14 which receives at its inputs the sign bits of the subtraction signals D1...D8 to verify if all the subtraction signals D1...D8 have the same sign: the signal S is a two-levels logic signal indicating if this condition is met or not. If the condition is met, the signal K at the output of the sign correction circuit 13 is made equal to K', otherwise K is forced to zero. To understand why the circuit of Fig. 5 is an implementation of the schematic circuit of Fig. 4, it should be observed that the fuzzy rules implemented at each level of the fuzzy processing have the general form: IF A1 IS HIGH AND A2 IS HIGH THEN Ka IS HIGH; ELSE Ka IS LOW. wherein A1, A2 and Ka are generic variables expressing, respectively, the antecedents and the consequent of the rule. Using the "min" (minimum) operator as an aggregator, and using the centroids method for the defuzzification process, the output of each fuzzy processing is expressed by the following equation: Ka = (α1 * C H )/(α 1 + α ELSE ) wherein: α 1 = min[f(A1),f(A2)], α ELSE = 1 - α 1 . f(A1), f(A2) are the membership functions of A1 and A2 to the fuzzy set "HIGH"; C H is the centroid of the consequent part. Since each parameter Ka can take values in the range [0,1], C H =1, so that: Ka = α 1 = min[f(A1),f(A2)]. Assuming that the membership function associated with the fuzzy set "HIGH" is increasing monotonic, it follows that: Ka = f[min(A1,A2)]. Extending this consideration to the cascade of the three levels of fuzzy processing, it is obtained: K' = f[min(D1,D2,D3,D4,D5,D6,D7,D8)]. The fuzzy processing of the first level (F11...F14) requires that all the subtraction signals have the same sign (this means that in order for the pixel X to be really an erroneous pixel, its value must be the greatest or the Lowest among pixels P1...P8); the sign-check circuit 14 and the sign correction circuit 13 allows to take into account this condition. Fig. 6 is a block diagram of another, preferred practical embodiment of the noise detector circuit 5 of Fig. 4. The circuit comprises a first circuit block 15 supplied with the groups of digital signals P1...P8 and determining which of these eight pixels have the maximum and minimum values, respectively. Circuit block 15 has a first output signal MAX and a second output signal MIN, respectively representative of the maximum value and minimum value among the values of pixels P1...P8. Signal MAX supplies a first digital comparator 16 also supplied with the group of digital signals X; signal MIN supplies a second digital comparator 17 also supplied with the group of signals X; signals MAX and MIN also supply a multiplexer 18 controlled by two signals C1 and C2 representing the output of the first and second comparators 16 and 17, respectively. An output of multiplexer 18 supplies a digital subtractor 19 which is also supplied with the group of signals X. An output of digital subtractor 19 supplies an absolute-value circuit 20, which in turn supplies a fuzzy processing circuit 21. The output signals C1 and C2 of the digital comparators 16 and 17 supply an EXOR Logic circuit 22: an output of the EXOR circuit 22 is activated if only one of the signals C1, C2 is activated; this means that the output of EXOR 22 is activated only if the value of pixel X is higher than the maximum value of pixels P1...P8, or if the value of pixel X is lower than the minimum value of pixels P1...P8. The output of EXOR 22 supplies a sign correction circuit 23 which is also supplied by the output of the fuzzy processing circuit 21. The output K of the sign correction circuit 23 is made equal to the output of the fuzzy processing circuit 21 only if the output of EXOR circuit 22 is activated, otherwise the output signal K is forced to zero. To understand why the circuit of Fig. 6 is a practical implementation of the circuit schematically shown in Fig. 4, the same considerations made in connection with the circuit of Fig. 5 hold true, and it should be further observed that: all the subtraction signals D1...D8 have the same sign only if the pixel X has the biggest or smallest value among the pixels in the processing window; to detect if pixel X has the biggest value, the maximum among the pixels P1...P8 is detected: if X is greater than the pixel P1...P8 with the biggest value, then certainly X will have the biggest value and all the subtraction signals will have the same sign; if X has the maximum value among the pixels in the processing window, then the subtraction signal with the minimum value is X-MAX; to detect if the pixel X has the smallest value, the minimum among the pixels P1...P8 is detected: if X is smaller than the pixel P1...P8 with the smallest value, then certainly X will have the smallest value and all the subtraction signals will have the same sign; if X has the minimum value among the pixels in the processing window, then the subtraction signal with the minimum value is X-MIN. The circuit architecture shown in Fig. 6 is preferred to that shown in Fig. 5 because only one absolute value, instead of eight, must be computed, and the sign check circuit (represented by the EXOR 22) has only two inputs, instead of eight. It should be observed that the filtering device according to the present invention is capable of recovering erroneous pixels only when one pixel (the central one) out of nine (the pixels in processing window) is wrong. This means that if we consider the address of the field memory as composed by two parts: A=[R,P] where R is the address part related to the row and P the address part related to the pixel position in the row, the filter can correct the error only if the distance between two wrong data is greater than 1 for both R and P. The safe area is given by R-j, P-j with j=0,1. A possible way to assure that no more than one wrong pixel exists in the processing window is to provide an address generator circuit for the memory device which, taking account of the probability distribution of defects in the memory device, allows to store the data of adjacent pixels in non-adjacents memory locations. The filtering device previously described is not limited to recovering of field memory errors, being more generally useful for reducing image noise.

Claims: Processing device for video signals comprising: a memory device (1) suitable to store discrete image elements of a video field; a filtering device (3) supplied by said memory device and suitable to recover errors introduced by the memory device, the filtering device comprising: a filter (4) having an input supplied with digital signals representative of values of a plurality of discrete image elements (P1...P8,X) comprising an image element (X) to be examined and neighbouring image elements (P1...P8), said discrete image elements being stored in the memory device (1), and an output supplying digital signals (CO) representative of a filtered value of the image element to be examined (X); noise detector means (5) operating on fuzzy-logic rules having an input supplied with said digital signals representative of the plurality of values of the image elements (P1...P8,X) and an output supplying a weight signal (K) representative of a degree of erroneousness of the discrete image element to be examined (X), the noise detector means (5) determining said degree of erroneousness comparing the value of the image element to be examined (X) with the values of the neighbouring image elements (P1...P8); soft-switch means (7) having a first input supplied with the digital signals representative of the value of the image element to be examined (X), a second input supplied with the output (CO) of the filter (4), a third input supplied with the weight signal (K), and an output supplying digital signals (0) representative of a weighted average of the output of the filter (CO) and of the digital signals representative of the value of the image element to be examined (X) according to respective weights determined by said degree of erroneousness, characterized in that said neighbouring image elements (p1...p8) are at least 8. Processing device according to claim 1, characterized in that in said weighted average a weight of the output of the filter (4) is represented by the weight signal (K), and a weight of the digital signals representative of the value of the image element to be examined (X) is represented by 1 minus the weight signal (K). Processing device according to claim 2, characterized in that said filter (4) is a non-linear filter. Processing device according to claim 3, characterized in that said filter (4) is a median filter. Processing device according to claim 2, 3 or 4, characterized in that said noise detector means (5) comprise: digital subtraction means (9) supplied with said digital signals representative of values of said plurality of image elements (P1...P8,X) and supplying difference digital codes (D1...D8), each one representative of a difference between the value of the image element to be examined (X) and the value of a respective one of the neighbouring image elements (P1...P8); first means (10,11) for determining which of said difference digital codes (D1...D8) has the minimum absolute value and generating a minimum digital difference code (M) representative of the difference digital code having the minimum absolute value; fuzzy processing means (12) supplied by said minimum digital difference code (M) and generating a fuzzy-valued signal (K') representative of a degree of deviation of the value of the image element to be examined (X) from the values of the neighbouring image elements (P1...P8); sign-check means (13,14) for checking signs of said difference digital codes (D1...D8) and suitable to make said weight signal (K) selectively equal to said fuzzy-valued signal (K') or to a prescribed value representative of the non-erroneousness of the image element to be examined (X), respectively if all said difference digital codes (D1...D8) have the same sign or not. Processing device according to claim 5, characterized in that said prescribed value is zero. Processing device according to claim 5, characterized in that said first means (10,11) comprise absolute-value means (10) for calculating absolute values of said difference digital codes (D1...D8) and second means (11) for determining the minimum absolute value. Processing device according to claim 5, characterized in that said fuzzy processing means (12) comprise means for evaluating degrees of membership of said minimum absolute value to fuzzy sets of values which can be taken by said minimum absolute value. Processing device according to claim 2, 3 or 4, characterized in that said noise detector means (5) comprise: first means (15) supplied by the digital signals representative of values of the neighbouring image elements (P1...P8) and having a first output (MAX) supplying digital signals representative of the maximum value of the neighbouring image elements and a second output (MIN) supplying digital signals representative the minimum value of the neighbouring image elements; second means (16,17,18) supplied by said first and second output (MAX,MIN) of the first means (15) and by the digital signals representative of the value of the image element to be examined (X) for detecting if the image element to be examined (X) has a value higher than said maximum value or lower than said minimum value and having an output respectively representative of said maximum value or said minimum value; digital subtraction means (19,20) supplied by said second means and by said digital signals representative of the value of the image element to be examined (X) and having an output representative of an absolute-value difference between the digital signals representative of the value of the image element to be examined (X) and said output of the second means (16,17,18); fuzzy processing means (21) supplied by the output of said digital subtraction means (19,20) and generating a fuzzy-valued signal representative of a degree of deviation of the value of the image element to be examined (X) from said maximum value or minimum value; third means (22,23) for making said weight signal (K) equal to said fuzzy-valued signal when the value of the image element to be examined (X) is higher of said maximum value or Lower of said minimum value, or for making said weight signal (K) equal to a prescribed value when the value of the image element to be examined (X) is comprised between said minimum value and maximum value, said prescribed value being representative of the non-erroneousness of the image element to be examined (X). Processing device according to claim 9, characterized in that said prescribed value is zero. Processing device according to claim 9, characterized in that said second means (16,17,18) comprise: first digital comparator means (16) for comparing the digital signals representative of the value of the image element to be examined (X) with said first output (MAX) of the first means (15); second digital comparator means (17) for comparing the digital signals representative of the value of the image element to be examined (X) with said second output (MIN) of the first means (15); multiplexing means (18) supplied by said first and second outputs (MAX,MIN) of the first means (15) and controlled by said first and second digital comparator means (16,17) for selectively supplying said digital subtraction means (19,20) with said maximum value (MAX) if the image element to be examined (X) has a value higher than said maximum value, or with said minimum value (MIN) if the image element to be examined (X) has a value lower than said minimum value. Processing device according to claim 10, characterized in that said digital subtraction means (19,20) comprise a digital subtractor (19) and absolute-value means (20) for calculating an absolute value of a difference digital code supplied by said digital subtractor (19). Processing device according to claim 12, characterized in that said fuzzy processing means (21) comprise means for evaluating degrees of membership of said absolute value to fuzzy sets of values which can be taken by said absolute value.

Inventors: MANCUSO MASSIMO, POLUZZI RINALDO, MANCUSO, MASSIMO, POLUZZI, RINALDO
Applicants: ST MICROELECTRONICS SRL, STMICROELECTRONICS S.R.L.
Application year: 1996
Main classification: G06T5
IPC codes: H04N5, G06T5