Data transfer system and method in an information processing system

Abstract: A data transfer system in an information processing system includes a plurality of storage devices (30a-30n) and a plurality of information processing portions (70a-70n) connected to the storage device. The information processing portions (70a-70n) includes a vector instruction divided portion (102) for dividing an instruction for reading out a plurality of element data from the storage device into a plurality of read out demand per respective element data and issuing read out demand to the storage device with adding an additional information of data identifying an original instruction and data indicative of issuance order. The storage device returns the read out element data to one of the information processing portion which issued the element read out demand by adding the additional information to the data read out according to each of the element read out demands.

Description: BACKGROUND OF THE INVENTION Field of the Invention The present invention relates generally to a data transfer system in an information processing system, such as a multi-processor system and so forth, and a corresponding data transfer method. More specifically, the invention relates to a data transfer system for transferring a set of data between a main internal memory according to a vector instruction, such as vector load, vector store and so forth, in an information processing system having the main internal memory constituted of a plurality of storage devices to be accessed by a plurality of information processing portions, and a corresponding data transfer method. Description of the Related Art Conventionally, when instructions for reading out a set of data from the main internal memory, such as a vector load instruction of a vector instruction in a multi-processor system including a main internal memory constituted of a plurality of storage devices and a plurality of information processing portions accessing the main internal memory, are issued from the information processing portions to the main internal memory without any constraint, it is possible to cause overlapping of address of data to be read out from the main internal memory at certain vector length (number of element data) or element distance (an interval of element data to be loaded) designated by the vector instructions issued from respective information processing portions. In such case, a plurality of vector load instructions issued from respective information processing portions access the same storage device in the main internal memory to cause conflict. Upon occurrence of conflict in accessing of the same storage device, since it is not possible to perform read operation from the same storage device by two or more vector load instructions, later vector load instruction cannot be executed until completion of reading process by the preceding vector load instruction. This is one of the causes of prolongation of reading data to be transferred to the information processing portions from the storage device. On the other hand, the read out data from the storage device, on which no conflict is caused, may return to the information processing portion at earlier timing than the data should have been read out by the vector load instruction which is situated in waiting due to occurrence of conflict. Therefore, when the leading vector load instruction causes conflict and the trailing vector load instruction does not cause conflict, reversal of order takes place of the read out data returned to the information processing portion from the order issuing the load command. Therefore, in the prior art, in order to ascertain orderliness and sequentiality of the read out data, it is typical to take a measure to provide a data control device for concentrically controlling read out demand from respective information processing portion as shown in Fig. 10, or to provide an issuance control portion to enable to mutually notify the load demand issuance timing and read out completion timing between respective information processing portions and thus to control issuance of the vector load instructions so that two or more information processing portions will never access the same storage device simultaneously, as shown Fig. 11. In Fig. 10. the vector load instructions from respective information processing portions 700a to 700n are issued to a data control portion 800 at any time as required. The data control portion 800 which received the vector load instruction includes a priority circuit determining priority order for the information processing portions for preferentially handling the vector load instructions according to the priority order. According to the determined priority order, the element data from memories of respective storage devices 600a to 600n of the main internal memory 500 are read out. The data control device 800 verifies that the data sequence read out from respective storage devices 600a to 600n is in correct order. Also, upon verification that all element data is obtained, the read out data is sequentially transferred to the information processing portion which issued the vector load instruction. In the data transfer system illustrated in Fig. 10, when access to the main internal memory according to the vector load instruction from the information processing portion is initiated, access to the main internal memory according to the vector load instruction from other information processing portion will never be executed until reading out process according to the currently executed instruction is completed. A timing chart in Fig. 12 shows an operation when the vector load instructions are issued simultaneously to the data control portion 800 from four information processing portions A, B, C and D, as one example of operation of the system of Fig. 10. Assuming that priority order is given by the priority circuit in the data control portion 800 for reading out in the order of A, B, C, D, reading according to the vector load instruction from the information processing portion B is initiated after completion of reading according to the vector load instruction from the information processing portion A. Similarly, reading according to the vector load instruction from the information processing portion C is initiated after completion of reading according to the vector load instruction from the information processing portion B, and reading according to the vector load instruction from the information processing portion D is initiated after completion of reading according to the vector load instruction from the information processing portion C. On the other hand, in place of the data control device 800 shown in Fig. 10, a reading out demand issuance control portion 900 is provided for each information processing portion so that the vector load instruction issuing timing and reading out completion timing are mutually notified between the information processing portions and access is controlled for avoiding simultaneous access to the main internal memory from two or more information processing portions. Each reading out demand issuance control portion 900 of each of the information processing portions 700a to 700n has a priority circuit determining the priority order for respective information processing portions for preferentially handling the vector load instructions according to the priority order. According to the determined priority order, the element data is read out from the main internal memory. At first, to all of the information processing portions 700a to 700n, vector load instruction issuance timing is notified. Each information processing portion obtaining priority right with checking own priority order initiates access to the main internal memory 500. Then, a timing, at which all of the read out data is stored in the own information processing portion is predicted, and the read out completion timing is notified to respective information processing portions. In the read out demand issuance control portion 900 in each information processing portion, subsequent reading out is managed so that subsequent reading is performed sequentially. Even in this data transfer system, similarly to the data transfer system of Fig. 10, when access to the main internal memory according to the read out demand from certain information processing portion is initiated, access to the main internal memory according to the read out demand from other information processing portion is never executed until the on-going reading out process is completed. A timing chart of Fig. 13 shows an operation when the vector load instructions are issued simultaneously to the data control portion 800 from four information processing portions A, B, C and D, as one example of operation of the system of Fig. 11. At first, the read out demand issuance timing and own information processing portion number are notified from the information processing portion A to remaining information processing portions B, C, D. Similarly, the read out demand issuance timing and own information processing portion number are notified from the information processing portion B to remaining information processing portions A, C, D, the read out demand issuance timing and own information processing portion number are notified from the information processing portion C to remaining information processing portions A, B, D, and the read out demand issuance timing and own information processing portion number are notified from the information processing portion D to remaining information processing portions A, B, C. It is assumed that the information processing portions receiving the read out demand issuance timing perform reading in the order of A, B, C, D according to the priority order determined by the priority circuit in the read out demand issuance control portion 900, reading out process according to the reading out demand from the information processing portion A is initiated. At the timing of completion of reading out process, the information processing portion A issues notification to other information processing portions. The information processing portion B is responsive to the read out completion timing signal from the information processing portion A to manage issuance of the read out demand by the read out demand issuance control portion 900 so that reading out from the main internal memory is performed sequentially. Simultaneously with completion of reading out of the information processing portion A, reading out according to the read out demand from the information processing portion B is initiated. Similarly, reading out is performed sequentially in the B, C, D in order. In such conventional data transfer system, possibility to be kept in waiting is increased in proportion to number of the information processing portions. Also, even when the main internal memory is divided into a plurality of storage devices according to the addresses, it is still not possible to read out data from the-same storage device simultaneously in parallel by a plurality of information processing portions, in practical operation. In other words, the storage device which is utilized by one information processing portion cannot be accessed by other information processing portion. Therefore, merit of the multi-processor construction cannot be completely utilized. It should be noted that the conventional data transfer system has been disclosed in U. S. Patent No. 4,718,006. SUMMARY OF THE INVENTION Therefore, it is an object of the present invention to provide a data transfer system in an information processing system which permits parallel access of a common storage device from a plurality of information processing portions, and a corresponding data transfer method. Another object of the present invention is to provide a data transfer system in an information processing system which can store read out data in correct order even when disorder of read out data is caused by reversal of order between a plurality of read out element data returned to the information processing portion due to conflict of access for accessing the same storage device, and a corresponding data transfer method. According to the present invention, the above objects are achieved by a data transter system according to claim 1 and a data transfer method according to claim 4. The dependent claims define preferred embodiment of the invention. BRIEF DESCRIPTION OF THE DRAWINGS The present invention will be understood more fully from the detailed description given herebelow and from the accompanying drawings of the preferred embodiment of the invention, which, however, should not be taken to be limitative to the present invention, but are for explanation and understanding only. In the drawings: Fig. 1A is a block diagram showing detailed construction of an information processing portion, for which the preferred embodiment of a data transfer system according to the present invention is applied; Fig. 1B is a block diagram showing detailed construction of a storage device, for which the preferred embodiment of a data transfer system according to the present invention is applied; Fig. 2 is a block diagram showing overall construction of the multi-processor system as an information processing system, for which the preferred embodiment of the data transfer system according to the invention; Fig. 3 is an explanatory illustration for facilitating understanding of flow of element access instruction and read out element data; Fig. 4 is an illustration showing concrete example, in which a vector instruction is divided into a plurality of demand access instructions; Fig. 5 is an illustration showing concrete example, in which a vector instruction is divided into a plurality of demand access instructions; Fig. 6 is a flowchart explaining flow of process in the information processing portion in the data transfer process in the preferred embodiment of the data transfer system of the invention; Fig. 7 is a flowchart explaining flow of process in the storage device in the data transfer process in the preferred embodiment of the data transfer process in the present invention; Fig. 8 is a timing chart showing operation in the case where conflict in access is caused in the present invention; Fig. 9 is a timing chart showing operation in the case where conflict in access is caused in the present invention; Fig. 10 is a block diagram showing the first example of the conventional data transfer system; Fig. 11 is a block diagram showing the second example of the conventional data transfer system; Fig. 12 is a timing chart for explaining operation in the first example of the prior art; and Fig. 13 is a timing chart for explaining operation in the first example of the prior art. DESCRIPTION OF THE PREFERRED EMBODIMENT The preferred embodiment of a data transfer system in an information processing system according to the present invention will be discussed with reference to the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be obvious, however, to those skilled in the art that the present invention may be practiced without these specific details. In other instance, wellknown structures are not shown in detail in order to unnecessary obscure the present invention. Fig. 2 shows overall construction of a multiprocessing system as an information processing system, for which the present invention is applied. The multi-processor system includes a main internal memory 10 divided into a plurality of storage devices 30a to 30n, and a plurality of information processing portions 70a to 70n perform access with respect to respective storage devices 30a to 30n. Fig. 1A shows detailed construction of the information processing portion 70 and the storage device 30, to which the preferred embodiment of a data transfer system according to the present invention is applied. Fig. 1B shows detailed construction of the the storage device 30, to which the preferred embodiment of a data transfer system according to the present invention is applied. It should be noted that, in Fig. 1A and Fig. 1B, constructions of a plurality of the storage devices 30a to 30n and a plurality of the information processing portions 70a to 70n are identical, respectively. Therefore, only constructions of the storage device 30a and the information processing portion 70a are shown, and construction of other storage devices and the information processing portions are neglected from illustration. The information processing portion 70a has a vector instruction register 101, a vector instruction dividing portion 102, a plurality of data registers 104a to 104n, a selector 105, a selection control portion 106, a write control portion 109 and a data buffer 110. The vector instruction register 101 stores a vector instruction for performing vector load or vector store. The vector instruction dividing portion 102 generates and outputs a plurality of element access instructions for reading or writing a plurality of element data by dividing vector instruction which accesses a plurality of element data for reading or writing. The data register 104a to 104n store return data formulated by combination of the read out data read from the storage devices 30a to 30n and additional data on the basis of the element access instructions. The selector 105 selectively reads out the return data of the data register 104a to 104n. Also, the selection control portion 106 controls selection of the return data by the selector 105. The write control portion 109 writes in the read out element data of the return data selected by the selector 105 to the data buffer 110 on the basis of the additional data. The storage device 30a includes a plurality of element access instruction registers 201a to 201n, a selector 202, a selection control portion 203, a memory access control portion 204, a memory 208 for storing the element data and a multiplexer 209. The element access instruction registers 201a to 201n store the element access instructions issued and transferred from the information processing portion 70a to 70n. The selector 202 selectively reads out the element access instruction of the element access instruction register 201 to 201n. Also, the selection control portion 203 controls selection of the element access instruction by the selector 202. The memory access control portion 204 performs access for the memory 208 according to a memory address designated on the basis of the element access instruction. Namely, the memory access control portion 204 performs reading of the element data and writing thereof. The multiplexer 209 generates a return data by combining an additional data consisted of the instruction discrimination data and issuance order data of the element access instruction, and returns to the information processing portions 70a to 70n designated by the information processing portion number of the element access instruction. The vector instruction 120 to be stored in the vector instruction register 101 of each of the information processing portion 70a to 70n is consisted of an instruction kind data RQ, the instruction discrimination data I, a start address STA, access distance DT and a vector length VL. See Fig. 3. The instruction kind data RQ designates kind, i.e. vector load or vector store. The instruction discrimination data designates data for discriminating the vector instruction from other vector instructions. The start address STA designates address for starting reading or writing from and to the memory 208 of the storage devices 30a to 30n according to the vector load or vector store. The access distance DT designates a time interval of the element data upon reading of the element data or writing the same with respect to the memory 208 of the storage device 30a to 30n. Namely, per every element data distance, the element data distance is designated by number of element data to be skipped from reading or writing. For instance, when the element is a word unit, the element data distance is designated by word number. The vector length VL is designated as one set of element data number to be read our or written in by one vector information. when the element is a word unit, the element data distance is designated by word number. In the shown embodiment of the information processing portion 70a to 70n, the vector instruction 120, such as vector load instruction or vector store instruction for accessing each of the storage devices 30a to 30n of the main internal memory 10 with respect to a set of element data, is divided per every element data to issue a plurality of element access instructions 130. When the vector 120 instruction is the vector load instruction, the divided element access instructions 130 is consisted of an instruction kind RQ, an information processing portion number P identifying one of the information processing portion 70a to 70n which issued the currently processed element load instruction 130, a issuance order E indicative of order of occurrence of the element load instruction, instruction discrimination I for discriminating the vector instruction 120 divided into the element load instruction 130, and a memory address AD of the element data to be read out. When the vector instruction 120 is the vector load instruction, the element access instruction 130 is added the element data SD to be written to other memory. Figs. 4 and 5 shows examples of the vector instruction 120 and the element access instruction 130. In case of the example of Fig. 4, the vector instruction 120 containing the instruction kind RQ is "load", the instruction discrimination data I is "A", the start address STA is "0", the access distance DT is "1 (word)", the vector length VL is "3 (word), is divided into three access instructions 130(0) to 130(2) per every element data. As shown, in the instruction kind RQ of respective element access instructions 130(0) to 130(2), "load" is designated. In the information processing portion number P, the number "1" of the information processing portion is designated. In the issuance order E, "0", "1", "2" are designated in order. In the instruction discrimination I, "A" is designated. In the memory address AD, with one word distance from the start address "0", "0", "2", "4" are designated. In the example of Fig. 5, the vector instruction 120 containing the instruction kind RQ is "load", the instruction discrimination data I is "B", the start address STA is "5", the access distance DT is "2 (word)", the vector length VL is "4 (word), is divided into four access instructions 130(0) to 130(3) per every element data. As shown, in the instruction kind RQ of respective element access instructions 130(0) to 130(3), "load" is designated. In the information processing portion number P, the number "1" of the information processing portion is designated. In the issuance order E, "0", "1", "2", "3" are designated in order. In the instruction discrimination I, "B" is designated. In the memory address AD, with two words distance from the start address "5", "5", "8", "11", "14" are designated. The element access instructions 130 issued by the information processing portions 70a to 70n for every element data are fed to the storage devices 30a to 30n and stored in the element access instruction registers 201a to 201n. When the stored element access instructions are load instruction of the element data, the issuance order E and the instruction discrimination I are read out from the memory 208 under instruction is combined with the element data RD in the multiplexer 209. By this, the return data 150 derived by combination of the issuance order E, the instruction discrimination I and the read out element data RD. The return data 150 is returned to one of the information processing portions 70a to 70n which issued the element access instructions 130 on the basis of the information processing number P of the element access instructions 130. In one of the information processing portion 70a to 70n, the return data 150 is received and stored in one of the data register 104a to 104n. Next, data transfer operation in the shown embodiment will be discussed with reference to Figs. 3 to 7. Fig. 3 is an illustration explaining element access instruction and the flow of the read out element data for facilitating understanding. In the arbitrary one of the information processing portions 70a to 70n, the vector instruction 120 for the main internal memory 10 is divided into a plurality of, namely i in number of element access instructions 130(0) to 130(i-1) corresponding to number of respective element data, and the element access instructions are thus issued (step 601 of Fig. 6). The element access instructions 130(0) to 130(i-1) are distributed to respective storage devices 30a to 30n respectively having corresponding addresses on the basis of the memory addresses AD contained in the instructions (step 602). The storage devices 30a to 30n receive element access instructions 130(0) to 130(i-1) from respective information processing portions 70a to 70n. The storage devices 30a to 30n verify that the instruction kind RQ as a part of the element access instructions 130(0) to 130(i-1) is the read out instruction of the element data stored in the memory 208 (or write in instruction to the memory 208), and then store in the element access instruction registers 201a to 201n (step 701 of Fig. 7). The element access instructions 130 stored in the element access instruction registers 201a to 201n are selected by the selector. When a plurality of element access instructions are received simultaneously from information processing portions 70a to 70n, namely when a plurality of element access instructions cause conflict for the memory 208, by the selector 202 and the selection control portion 203, the element access instruction 103 is selected according to the preliminarily set preferential order. When the memory address AD and instruction kind RQ as a part of the element access instruction 130 are read in the memory access control portion 204, accessing process (load or store) to the memory 208 is performed according to the memory address AD in the memory access control portion 204 (step 702). When the element access instruction 130 is the store instruction, the write element data SD as a part of the element access instruction 130 is written in the memory address AD of the memory 208 via the register 207. When the element access instruction 120 is the load instruction, the element data designated by the memory address AD of the memory 208 is read out as read out element data RD (step 702). The read out element data RD thus read out is combined with the issuance order E and the instruction discrimination I of the element access instruction 130 as object for processing by the multiplexer 209. By this, the return data 150, in which the issuance order E, the instruction discrimination I and the element data RD are combined is generated and output from the multiplexer 209 (step 703). Namely, by combining the additional information consisted of the instruction discrimination I and the issuance order E to the read out element data RD, the return data 150 is generated and output. The return data 150 is returned to one of the information processing portions 70a to 70n which issued the element access instruction 130 on the basis of the information processing number P of the element access instruction 130 as object for processing (step 704). In the information processing portion 70a to 70n, the return data 150 returned from the storage devices 30a to 30n and then stored in the data register 104a to 104n (step 603). The return data 150 stored in the data registers 104a to 104n are selected by the selector 105. Then, by the write control portion 109, write process to the data buffer 110 of the read out element data RD is performed. At this time, in the write control portion 109, on the basis of the instruction discrimination I included in the return data 150, recognition of the vector instruction 120, from which the element access instruction 130 reading out the read out element data RD is derived, is made. Then, the order of storage of the read out element data RD is recognized on the basis of the issuance order E included in the return data 150 (step 604). namely, by the additional information consisted of the instruction discrimination I and the issuance order E added to the return data, the storage position in the data buffer can be recognized. Then, according to the recognized storage position, the read element data is stored in the data buffer 110 (step 605). As set forth above, even when the order of returning of a plurality of read element data RD returning to the information processing portions 70a to 70n is disordered due to conflict of access for the same storage devices 30a to 30n, storage order of the read out data RD can be assured by the additional information. On the other hand, in the storage devices 30a to 30n, it will take a certain period corresponding to a memory access time from reception of the element access instruction 130 to reading out of the element data RD from the memory 208. Therefore, when the element access instruction 130 is received, the additional information consisted of the issuance order E and the instruction discrimination I may be returned in advance of returning of the read out element data for the period corresponding to the memory access time. By such process, it becomes possible to predict a timing at which all of the element data corresponding to the vector instruction 120 is stored, in the information processing portions 70a to 70n. Fig. 8 is a timing chart showing the case where no conflict is caused by access of the same storage device 30a to 30n. There is shown the operation where four information processing portions A, B, C, D issue the read out demand to the main internal memory 10 simultaneously. It is assumed that the vector length (number of vector element data) is "4" in respective information processing portions. Then, four element access instructions 130 are issued with respect to the vector instruction. If no conflict is caused in access of the same storage device 30a to 30n between the element access instructions issued from respective information processing portion, reading out from the information processing portions A, B, C, D is initiated simultaneously, and completed at substantially the same timing, as shown. Fig. 9 is a timing chart showing the case where conflict is caused in accessing the same storage device 30. There is shown the operation where four information processing portions A, B, C, D issues the read out demand to the main internal memory 10 simultaneously. It is assumed that the vector length (number of vector element data) is "4" in respective information processing portions. Then, four element access instructions 130 are issued with respect to the vector instruction. In Fig. 9, conflict is caused between reading by the element access instruction as the read out demand for the element data "2" from the information processing portion A and reading by the element access instruction as the read out demand for the element "3" from the information processing portion B, since both are the instructions to access same storage device 30a to 30n. Then, the reading by the element access instruction for the element data "3" from the information processing portion B is held in waiting. Then a gap in time is caused between the element data "1" and the element data "2" to be returned to the information processing portion B. Also, conflict is caused between reading by the element access instruction as the read out demand for the element data "1" from the information processing portion C and reading by the element access instruction as the read out demand for the element "2" from the information processing portion D, since both are the instructions to access same storage device 30a to 30n. Then, the reading by the element access instruction for the element data "2" from the information processing portion D is held in waiting. As a result, the disorder is caused between the element data "1" and the element data "2" in returning to the information processing portions D. Thus, by taking the construction set forth above, even when the conflict is caused due to access of the same storage device, merely the period corresponding to a period required to receive the element which causes conflict in access, and simultaneous parallel data transfer becomes possible. Also, even when disorder is caused in the returned plurality of element data, the read out data can be stored in correct order by the additional information. Therefore, correct order of storage can be assured.

Claims: A data transfer system in an information processing system including a plurality of storage means (30a-30n) and a plurality of information processing means (70a-70n) connected to said storage means, characterized in that each of said information processing means (70a-70n) comprises a divided instruction issuing means (102) for dividing an instruction (120) for reading out a plurality of element data from said storage means (30a-30n) into a plurality of element read out demands (130), each element read out demand corresponding to respective element data, and for issuing said element read out demands to said storage means (30a-30n) with adding, to each element read out demand, an additional information comprising discrimination data (I) identifying the instruction from which the demand originated and order data (E) indicative of the issuance order of the corresponding element read out demand; and register means (104a-104n) for storing read out element data (150) returned from said storage means (30a-30n) in a predetermined order on the basis of said additional information, and each of said storage means (30a-30n) comprises a read out returning means returning said read out element data (150) to one of said information processing means (70a-70n) which issued the corresponding element read out demand (130) by adding said additional information to data read out according to the corresponding element read out demand (130), each of said element read out demands comprising said additional information including said discrimination data (I) and said order data (E) as well as demand source data (P) identifying the information processing means (70a-70n) having issued the corresponding element read out demand and a memory address (AD) in one of said storage means (30a-30n) for each element data, and said divided instruction issuing means (102) issuing each of said element read out demands by distributing them to said one of said storage means (30a-30n) accessed on the basis of said memory address (AD) of said respective element read out demand. A data transfer system according to claim 1, characterized in that each of said storage means (30a-30n) returns said additional information corresponding to said read out element data (150) having been read out according to the respective element read out demand (130) in advance of said element read out data for a period corresponding to a period required for the reading out process of said read out element data. A data transfer system according to claim 1 or 2, characterized in that each of said storage means (30a-30n) includes selection control means (203) for selecting one of a plurality of said element read out demands (130) on the basis of a preliminarily set order when said plurality of said element read out demands from said information processing means (70a-70n) causes a conflict. A data transfer method for transferring data in an information processing system including a plurality of storage means (30a-30n) and a plurality of information processing means (70a-70n) connected to said storage means, characterized by the steps of dividing an instruction (120) for reading out a plurality of element data from said storage means (30a-30n) into a plurality of element read out demands (130), each element read out demand corresponding to respective element data, and issuing said element read out demands to said storage means (30a-30n) with adding, to each element read out demand, an additional information comprising discrimination data (I) identifying the instruction from which the demand originated and order data (E) indicative of the issuance order of the corresponding element read out demand, wherein each of said element read out demands comprises said additional information including said discrimination data (I) and said order data (E) as well as demand source data (P) identifying the information processing means (70a-70n) having issued the corresponding element read out demand and a memory address (AD) in one of said storage means (30a-30n) for each element data, and wherein said element read out demands are issued by distributing them to said one of said storage means (30a-30n) accessed on the basis of said memory address (AD) of said respective element read out demand; returning read out element data (150) from said storage means (30a-30n) to one of said information processing means (70a-70n) which issued the corresponding element read out demand (130) by adding said additional information to data read out according to the corresponding element read out demand (130); and storing said read out element data (150) returned from said storage means (30a-30n), in a predetermined order on the basis of said additional information, in said one information processing means (70a-70n). A data transfer method according to claim 4, characterized in that said additional information corresponding to said read out element data (150) having been read out according to the respective element read out demand (130) is returned in advance of said element read out data for a period corresponding to a period required for the reading out process of said read out element data.

Inventors: SHIMAZAKI MASASHI, SHIMAZAKI, MASASHI, SHIMAZAKI, MASASHI, C/O NEC KOFU, LTD.
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1995
Main classification: G06F15
IPC codes: G06F15, G06F9, G06F12, G06F17