PULSE WIDTH MODULATING WAVEFORMS FOR INVERTER/CONVERTER CIRCUITS

Abstract: A drive circuit for a three-phase load (7) comprises an inverter bridge consisting of six bridge switches (T1 to T6), a modulation generator (6) which controls switching of the inverter bridge (4) via a pulse width modulator, in dependence on the inverter line voltage commands (Va, Vb and Vc) and sensed line currents (Ia, Ib and Ic). The pulse width modulation generator is configured such that if the commanded line voltages allow, the phase leg carrying the greatest absolute sensed current is clamped to one of the d.c. rails, the required line voltage controlled by varying the on-to-off duty cycle of the two other bridge legs in accordance with the pulse width modulation (pwm) principle. Clamping suppresses the high frequency switching in the leg (dead-banding) and in the steady state occurs for two sixty-degree segments of the fundamental cycle. The reduction in switching losses associated with the clamping is maximised by linking the dead-band to the peaks of the leg current. However, under conditions of low power factor (both leading and lagging), the relationship between command line voltage and leg currents is such that the dead-bands cannot be coincident with the peaks of the leg currents without introducing severe distortion in the line voltages; under these conditions, the pulse width modulation generator clamps the phase leg carrying the next highest sensed current whilst still maintaining the required line voltage outputs.

Description: Pulse width modulating waveforms for inverter/converter circuits Technical Field This invention relates to the generation of pulse width modulating waveforms, and is concerned more particularly, but not exclusively, with the reduction in switching losses in inverter circuits employing the pulse width modulating principle Background Art Inverter circuits employing high frequency switching devices are used in conjunction with the pulse width modulating principle to provide high quality variable frequency and variable voltage outputs The waveforms used to modulate the pulse width ot the high frequency carrier, so as to produce tundamental frequency output voltages, are typically continuous and of a sinusoidal nature such that every switching device in the inverter be switched continuously over a fundamental cycle Discontinuous waveforms may also be used providing that the resultant output voltages are sinusoidal The discontinuous w aveforms have dead-bands where high frequency switching in the phase legs is suppressed for sections of the fundamental period and the phase connection point of the leg clamped to one of the direct current input rails In one fundamental cycle, the total number of switching device commutations is decreased thus reducing associated switching losses The switching loss reduction is. however, dependant upon the phase leg current flowing during the dead-band Disclosure of Invention It is an object of the invention to provide a method of linking the dead-band regions of the discontinuous modulating waveforms to the peaks of the associated phase leg currents According to the invention there is provided a drive circuit for a load, the circuit comprising connection means for connection to a direct current supply, respective switching means associated with each phase of the load and connected to the connection means for supplying current to the load, sensing means for sensing the current supplied by way of the connection means and voltage control means for switching the switching means so as to supply v oltage, in accordance with the required voltage, to each phase ot the load, the voltage control means being operatively coupled to the current sensing means In one possible embodiment of the invention the switching means associated w ith each phase of the load comprises two switching elements connected in series, as a phase leg. and connectable at their common point to the associated load phase. The voltage control means is arranged to control the switching means such that the phase leg carrying either the largest or second largest sensed current magnitude is clamped to one of the d.c. rails and the other phase legs are pulse width modulated so as to supply the required phase voltages. Brief Description of Drawings In order that the invention be more fully understood, reference will now be made to the accompanying drawings, in which: Figure I is a circuit diagram of a preferred embodiment of drive circuit in accordance with the invention for a three phase 3φj induction motor drive Figure 2 shows explanatory waveforms indicating the manner of operation ot the circuit shown in Figure 1 using prior art. Figures 3 4 and 5 show explanatory waveforms indicating, in accordance w ith the invention, the manner of operation of the circuit shown in Figure 1 Best Modes for Carrying Out the Invention Referring to the circuit diagram of Figure 1 the circuit comprises an a.c voltage supply 1. a full wave bridge rectifier 2 and a smoothing capacitor 3 which converts the a.c voltage from the supply 1 into a d.c. voltage rail. An inverter bridge 4 consisting of six bridge switches Tl to T6 which are commutated by the pulse width modulator 5. thereby supplying the desired phase voltages, Va, Vb and Vc to the induction motor 7 The signals SA to SC control the pulse width of the high frequency carrier produced bv the pulse width modulator 5 These signals, furnished by the modulation generator 6 are dependant both on the line currents, la, lb and Ic sensed by 8. 9 and 10 and the desired phase voltages, Va, Vb and Vc. Each phase leg comprises a pair ot switches connected in series, these pairs being (T1.T4) (T5.T2) (T3.T6) For clarity, the signals SA to SC have a modulation index between -0 5 and +0.5 such that a phase leg modulated at an index of -0 5 has the lower switching device T2 or T4 or T6. turned on for a complete switching period and an index of +0.5 holds the upper s itching devices. Tl or T3 or T5, on tor a complete switching period In a conventional system, the modulating waveforms SA to SC are sinusoidal in nature Figure 2 shows typical modulating signals SA and SB to produce 3φ sinusoidal line v oltages at the fundamental frequency from the inverter. The figure includes the line current, la. supplied under unity power factor conditions and the resultant line voltage, Vab. In the modified scheme, at any given time, one phase leg is clamped. The truth table below maps the clamping function onto required phase voltage and sensed line current magnitudes. The required phase voltages to be applied to the load are given by Va, Vb and Vc The quantities Hal. Ilbl and llcl are the magnitudes of the sensed line currents la, lb and Ic. The table defines which switch is held on in the inverter 4 and thus which phase leg is clamped. The other phase legs have their switches pulse width modulated to give the required line voltages and hence phase voltages Figure 3 shows, according to the invention, typical modulating signals SA and SB, produced by the modulation generator 6. along with line current. la, and resultant line voltage, Vab, over a fundamental cycle for a unity power factor load. Figure 4 shows operation at a lagging power factor of 0.866 and displays modulating waveform SA, line current la and resultant line voltage, Vab. The coincidence of dead-band with the peaks of the line current is apparent Figure 5 shows operation at zero lagging power factor. Under this condition, the clamping function occurs on the phase leg carrying the second highest line current magnitude to allow the required phase voltages to be produced Implementation of the algorithm maybe facilitated by the use of a microprocessor and be software based, or, alternatively be realised in hardware using a combination of digital and analogue technologies. Hysteresis, or positive feedback, maybe required to help avoid multiple transitions when detecting crossover points between sensed currents and between desired voltages Industrial Applicability In vector control of a c. machines there is, generally , a prerequisite for current sensing to enable control of machine phase currents and hence to orientate flux and torque producing components Control is carried out bv adjustment of applied line voltages which maybe carried out using the pulse width modulating principle Thus all the system requirements for implementation of this scheme are provided for in a typical vector control system Figure 1 shows a star connected motor, if the motor or load is delta connected a simple transformation mavbe required to obtain line currents from sensed phase current The scheme effectively tracks the displacement between phase voltage and line current If the load conditions are such that power factor does not change significantly over the operating period a second possible embodiment of the invention is possible where current dependency of the modulating w aveform is not required In these conditions, the dead-bands are fixed relative to the peaks ot the fundamental phase voltage For example if the load power factoi is constant at 0 866 lagging, the dead- band regions of the modulating signals would be fixed in the positions shown in Figure 4 This type of scheme mavbe carried out in v ector control situations or. alternatively , in voltage source applications were the modulating signals are obtained by stepping sequentially through a waveform stored in some form of memory Comparison of both schemes with that using continuous sinusoidal modulating waveforms shows that the maximum output line voltage obtainable is increased by a factor ot 1 15 59c before overmodulation. and hence output distortion occurs This figure is commensurate with the increase obtained using third harmonic injection, tπplen series injection and space-vector modulation schemes \ddιtιonallv switching losses in the inverter sw itches Tl to T6 are halved for power factors Heading and lagging) between unitv and 0 866

Claims: Claims 1 A driv e circuit for a load, the circuit comprising connection means for connection to a direct current supply, respective switching means associated with each phase of the load and connected to the connection means for supplying current to the load, sensing means for sensing the current supplied by way of the connection means and voltage control means for switching the switching means so as to supply voltage, in accordance w ith the required voltage, to each phase of the load, the voltage control means being operatively coupled to the current sensing means. 2 A driv e circuit according to claim 1. wherein the voltage control means is arranged to control the switching means such that the phase leg carrying the largest current magnitude is clamped to one of the dc rails and the other phase legs are pulse w ldth modulated so as to supply the required phase voltages 3 A driv e circuit according to claim 1. wherein the voltage control means is arranged to control the switching means such that the phase leg carrying the second largest current magnitude is clamped to one of the dc rails and the other phase legs are pulse width modulated so as to supply the required phase voltages. 4 A driv e circuit according to claim 1 , wherein the voltage control means is arranged such that the dead-bands are fixed with respect to the fundamental phase voltage 5 A drive circuit according to claim 1. wherein the current sensing means is arranged to sense phase current in the load. 6 A driv e circuit according to claim 1 , wherein the load is connected in a delta configuration 7 A drive circuit according to claim 1 , wherein the load is replaced by a source capable of regenerating into the dc supply 8 A driv e circuit according to claims 1 and 4. wherein the dead-bands are coincident ith line current peaks. 9 A dπv e circuit for a load, the circuit being substantially as hereinbefore described w ith reference to Figures 1 to 5 of the accompanying drawing

Inventors: FLETCHER JOHN EDWARD, FLETCHER, JOHN, EDWARD
Applicants: FLETCHER JOHN EDWARD, PWM DRIVES LTD, FLETCHER, JOHN, EDWARD, PWM DRIVES LTD.
Application year: 1995
Main classification: H02M7
IPC codes: H02M7