Fast comparison method and apparatus for errors corrected cache tags

Abstract: In a process for quickly determining whether there is a cache hit in cache memory systems utilizing error corrected tags, the hit detection process is split into two paths: the first path includes a circuit to check and correct a tag stored in the cache memory and the second path tests the validity of the tag stored in the cache memory by computing the appropriate ECC information using memory address information supplied by the computer CPU and comprising the tag and ECC stored in the cache memory with the CPU address and computed ECC. As the computed ECC is performed in parallel with the cache RAM access, this second path provides hit confirmation faster than the first path which must process the tag and ECC stored in the cache RAM through a ECC check and correction circuit. If a fast hit is confirmed, then the cache memory system can proceed to supply cache data to the CPU. If a fast hit is not confirmed, then the cache memory system waits for the first path to check and correct, if required, the tag stored in the cache and then test the corrected tag.

Description: The present invention relates to the design of computer systems incorporating cache memory systems and more particularly to quickly detecting whether needed information is in the cache memory - a cache hit -. Most modern computer systems include a central processing unit (CPU) and a main memory. The speed at which the CPU can decode and execute instructions and operands depends upon the rate at which the instructions and operands can be transferred from main memory to the CPU. In an attempt to reduce the time required for the CPU to obtain instructions and operands from main memory many computer systems include a cache memory between the CPU and main memory. A cache memory is a small, high-speed buffer memory which is used to hold temporarily those portions of the contents of main memory which it is believed will be used in the near future by the CPU. The main purpose of a cache memory is to shorten the time necessary to perform memory accesses, either for data or instruction fetch. The information located in cache memory may be accessed in much less time than information located in main memory. Thus, a CPU with a cache memory needs to spend far less time waiting for instructions and operands to be fetched and/or stored. A cache memory is made up of many blocks of one or more words of data. Each block has associated with it an address tag and other information that uniquely identifies which block of main memory it is a copy of. Each time the processor makes a memory reference, an address tag comparison is made to see if a copy of the requested data resides in the cache memory. If the desired memory block is not in the cache memory, the block is retrieved from the main memory, stored in the cache memory and supplied to the processor. An address tag is often a subset of the address bits. For example, if the computer uses 32 address bits, the tag may, in a simple implementation, consist of the upper 12 bits. In addition to using a cache memory to retrieve data from main memory, the CPU may also write data into the cache memory instead of directly to the main memory. When the processor desires to write data to the memory, the cache memory makes an address tag comparison to see if the data block into which data is to be written resides in the cache memory. If the data block exists in the cache memory, the data is written into the data block in the cache memory. In many systems a data "dirty bit" for the data block is then set. The dirty bit indicates that data in the data block is dirty (i.e., has been modified), and thus before the data block is deleted from the cache memory the modified data must be written into main memory. If the data block into which data is to be written does not exist in the cache memory, the data block must be fetched into the cache memory or the data written directly into the main memory. In normal operation there are several different actions that may be necessary to satisfy some memory reference. A memory reference is generally a load or store instruction. First, simplest, and fastest, the reference might hit in the cache. A hit is defined as when the data for a desired memory address is present in the cache being checked (there may be multiple levels of cache). A miss is defined to be a memory reference where the data for a desired memory address is not present in the cache being checked. When there is a hit in the cache, the associated memory instruction is completed without any additional processing penalty. The slowest operation is when the memory reference misses the cache. In this instance, a long sequence of operations is initiated to bring the relevant line from main memory into the cache. When this data is returned from memory and copied into the cache, the cache is again referenced, resulting, this time, in a hit and subsequently the requested data is supplied to the processor, or the store operation completes. This requires a considerable amount of time and represents a significant processing penalty. Often, cache memories are direct mapped. That is, an index is used to access one of a plurality of entries in the cache. The tag for the entry is then compared with the tag portion of the address to determine whether a match (a hit) has occurred. The prior discussion is presented as an overview of the field of the invention. Cache memory systems are well known and for a general discussion of cache systems, see for example, David A. Patterson, John L. Hennessy, Computer Architecture A Quantitative Approach, Morgan Kauffman Publishers, Inc., San Mateo, California, 1990, pp. 404 through 423 and 454 through 464. Since cache address tags are stored in a RAM device, there is the possibility that the RAM data can become corrupted due to the many failure modes of memory devices. To prevent catastrophic results from such a memory failure, some computer systems are designed such that all address tags have an error correcting code (ECC) associated with them. The computer reads an address tag and its associated ECC from the cache memory, then checks and corrects (if required) the address tag before the tag is used. With CPU clock speeds now in the 130 MHz range, the time taken to check the cache address tag represents a significant time delay in the processing process. Also, since a good cache design yields a high percentage of "hits" and errors are infrequent, the cache address tag seldom has to be corrected and the delay time through the correction circuit unnecessarily penalizes almost every memory cycle. What is needed in the industry is a cache hit detection method and apparatus that quickly determines when a cache hit occurs without sacrificing the integrity of the cache memory system. US-A-4884270 and US-A-4483003 disclose computers having a cache memory to store address-tag information and a corresponding error code; a generator to derive an error code from the address-tag information of the CPU: and a hit comparator to compare the address-tag and error code from the cache with the address-tag from the CPU and with the corresponding code derived therefrom by the error code generator. US-A-5226150 discloses an arrangement in which reliability is increased by protecting tags with an error code separate from the error code used to protect the control bits. US-A-4092713 discloses a cache memory with a tag store using an ECC (CHECK BITS) to correct a tag (ADDRESS WORD) in a correction circuit before comparing to a CPU tag in a comparator. A further, fast comparator compares directly the cache tag with the CPU tag. A good parity of a parity checker selects the fast comparator, a bad parity the slow comparator. This parity checker works in parallel with the fast and slow comparators. According to the present invention there is provided a computer apparatus, having a cache memory system, comprising: a cache memory device having a first storage location and stored in the first storage location is a Cache-Tag where the Cache-Tag includes address information, and also stored in the first storage location is a cache error correcting code Cache-ECC where the Cache-ECC is based on the Cache-Tag and the Cache-ECC is generated by a first ECC generator; a second ECC generator operative to derive a CPU-ECC for a CPU-Tag where the CPU-Tag includes address information, and the second ECC generator is operative such that the first and second ECC generators derive the same ECC given an identical Tag input, a fast hit comparator operative to compare the Cache-Tag stored in the first storage location and a CPU-Tag generated by a CPU, and the fast hit comparator operative to compare the Cache-ECC stored in the first storage location and a CPU-ECC generated by the second ECC generator in response to the CPU-Tag and the fast hit comparator signals the cache memory system if both the Cache-Tag and CPU-Tag match and the Cache-ECC and the CPU-ECC match; a Cache-Tag correction device operative to receive the Cache-Tag and the Cache-ECC from the first storage location and to correct the Cache-Tag if the Cache-Tag is corrupted; a true hit comparator to receive the output of the correction device and to compare the corrected Cache-Tag with the CPU-Tag and to signal the cache memory system that a cache hit has occurred if the Cache-Tag and CPU-Tag match; means to signal to the cache memory system to wait for the output of the true hit comparator if the fast hit comparator signals a no-match. The present invention provides an apparatus which detects an uncorrupted cache hit without waiting for the cache tag to be error corrected. In this manner, the additional delays required for error checking and correcting the cache tag do not penalize every memory cycle. Instead, only memory cycles which do not hit, or need to be error corrected, are delayed by the tag checking and correcting circuitry. This novel apparatus splits the cache "hit" detection process into two paths, a fast hit detect path and a normal corrected hit detect path. The fast hit path generates the appropriate ECC (CPU-ECC) for the address tag being asserted by the CPU (CPU-Tag). Simultaneously, the contents of the cache RAM (Cache-Tag) associated with the CPU-Tag is accessed along with its associated ECC (Cache-ECC). The Cache-tag and Cache-ECC are compared to the CPU-Tag and CPU-ECC respectively. If both tags and both ECCs match, then a fast hit is asserted. If the CPU and Cache tags do not match or the CPU and Cache ECCs do not match, then the fast hit is not asserted and the cache memory system waits until the Cache-Tag is checked and corrected, if required, by the tag check and correction circuitry. Then the checked/corrected Cache-Tag is compared against the CPU-Tag to detect a cache hit. Since most of the time the Cache-Tag is error free and the required information is in the cache memory system, this novel method and apparatus eliminates the checking and correcting delays for the vast majority of memory cycles. Figure 1 illustrates a typical cache RAM entry. Figure 2 illustrates a simplified prior art cache hit detection apparatus. Figure 3 illustrates a cache entry according to the present invention. Figure 4 illustrates a cache hit detection apparatus according to the present invention. In the following description of the invention, numbers will be used to refer to specific features or areas. The first numeral in a three digit number refers to the first drawing that reference number is used in. As previously discussed, the cache memory is a small and fast random access memory (RAM) having a plurality of storage locations. The access time for cache memories is typically about 9 ns. Stored in the cache memory are a number of Tag-ECC pairs and associated with each Tag entry is a data storage location not relevant to this invention. Figure 1 illustrates a typical cache Tag-ECC entry 101 having three primary segments 103, 105 and 107. Segment 105 contains "house keeping" information such as bits that indicate the cache is "dirty" or "private". The ECC field 107 has error correcting data for both the Tag segment 103 and the house keeping segment 105. Figure 2 illustrates a simplified prior art cache hit apparatus. A CPU (not shown) asserts a CPU address Tag 201 which provides an index input 203 to a cache RAM 205 and a Tag input 207 to a Tag comparator 209. A Cache-Tag and ECC pair 211 and 213, respectively, are stored in the cache RAM 205. A Tag check and correct circuit 215 has a Cache-Tag input 217 and a Cache-ECC input 219. The Tag check and correct circuit 215 also has a corrected Tag output 221 which provides a corrected Tag input 223 to the Tag comparator 209. A true hit output 225 is provided from the Tag comparator 209. In operation, the CPU address Tag 201 is asserted by a CPU. The CPU-Tag is fed into the Tag input 207 of the comparator and simultaneously fed into the index input 203 of the cache RAM 205. The index input is the address input of the cache RAM. The cache RAM then outputs the Cache-Tag and the ECC information 213 associated with the memory location in the cache RAM addressed by the index input. In this example, Cache-Tag 211 and its associated ECC 213 are presented on the outputs of the cache RAM and fed into the inputs 217 and 219 respectively of the Tag check and correct circuit 215. The Tag check and correct circuit 215 checks the Cache-Tag for errors using the ECC information and corrects the Cache-Tag if an error is found. This checked and corrected Tag is then presented on the output 221 of the circuit and fed to the corrected Tag input 223 of the Tag comparator 209. After the corrected Tag is available to the Tag comparator 209, the comparator compares the corrected Tag to the CPU-Tag and if the two Tags match, the comparator outputs a true hit signal on output line 225. This signal is used by the cache memory system to provide data in the cache memory to the CPU by methods known in the art. If the two Tags do not match, then there has been a cache miss and the cache is updated as previously discussed. In this illustrative example only one Cache-Tag is shown stored in the cache memory. However in practice many such Tags would be stored in the cache memory and the index input would select which Tag and ECC information is presented to the Tag check and correct circuit. The elapsed time from the time the CPU-Tag is asserted until the true hit output 225 is valid varies according to the technology used to manufacture the cache RAM and the Tag check and correct circuit. However the check and correct process typically takes about 1/3 the time as it takes to access the Cache-Tag from the cache RAM. So assuming a 7ns cache RAM, the Tag check and correct circuit will take about 2ns to check and correct the Cache-Tag accessed from the cache RAM. Therefore approximately 9ns will elapse from the time the CPU-Tag is asserted until the true hit output is valid. Considering that a CPU cycle is only about 7-8ns, this delay through the cache memory system is problematic for today's high speed CPUs. Given an address asserted by the CPU (CPU-Tag), the information that must be in the cache entry 101 for a cache hit to occur is predictable. That is, the Cache-Tag must match the CPU-Tag. However the ECC segment 107 is not predictable because it protects more than just the Cache-Tag. In particular, the ECC segment also protects segment 105 which is not predictable based on a CPU-address. The information in segment 105 is not needed to determine a cache hit. So while the Cache-Tag can be predicted (if a cache hit is to occur) based on a CPU-Tag, there is no way to assure the Cache-Tag is valid until the ECC information is checked by the ECC circuit 215. As such, the cache memory system must incur the latency through the ECC circuit 215 before a cache hit can be known. The present invention divides the ECC segment 107 into two segments where one ECC segment protects the Cache-Tag 103 and one segment protects the unpredictable information in segment 105. Figure 3 illustrates a cache entry 301 according to the present invention. Segments 103 and 105 are the same as previously described. However, the ECC segment 107 in Figure 1 has been split into two segments 307 and 309. ECC segment 307 protects the Cache-Tag 103 and ECC segment 309 protects segment 105. Since the ECC has been split, the ECC segment 307 associated with the Cache-Tag 103 can be predicted (for a hit to occur) given a CPU-Tag. This is true as the method of generating an ECC is known, so given a specific Tag, the associated ECC can be readily determined. Therefore both the Cache-Tag 103 and the associated Cache-ECC 307 can be predicted given a specific CPU-Tag, again assuming a cache hit is to occur. Figure 4 illustrates a cache hit detection apparatus according to the present invention. The cache RAM 205, Tag check and correct circuit 215 and the Tag comparator 225 function as discussed in association with Figure 2 and provide the same true hit output 225 as before. A second comparator 401 is provided which receives the Cache-Tag / Cache-ECC pair from the cache RAM 205. Another input of the second comparator 401 receives the CPU address Tag 403 and a derived CPU-Tag ECC generated by an ECC generator 405. The ECC generator 405 takes the CPU-Tag and computes the appropriate ECC for that Tag in the same manner as is used to derive the Cache-ECC stored in the cache memory. This ECC generator derives the CPU-Tag ECC in the same or less time than is required to access the Cache-Tag / Cache-ECC pair from the cache RAM. The second comparator 401 compares the Cache-Tag to the CPU-Tag and compares the derived CPU-Tag ECC to the Cache-ECC. If both the Tags and the ECCs match, then the comparator 401 outputs a fast hit signal 407. Since the ECC generator derives the CPU-Tag ECC in parallel with the cache RAM access, the time required to assert the fast hit signal is less than required to assert the true hit signal by the delay time through the Tag check and correction circuit 215 (approximately 2ns). Since, most of the time the cache tag does not need to be corrected and generally there is a cache hit, by using the fast hit signal, the cache memory system can supply data to the CPU in less time than the prior art designs allow. If the fast hit is not asserted, then either there is a cache miss or the Cache-Tag has an error and the cache memory system waits for the true hit/miss signal as before. Since the error correction occurs in parallel with the fast hit detection, the true hit/miss does not happen any later than without this invention. Therefore this invention provides a significant performance improvement over the prior art for most memory operations with no penalty for those memory cycles needing Cache-Tag correction. Other embodiments of the invention will be apparent to the skilled in the art from a consideration of this specification or practice of the invention disclosed herein. For example, while the CPU address Tag has been used directly to access the cache RAM, a hash function, or other distribution method can be used to distribute the cache RAM entries more uniformly. Also, while only a single level cache memory system has been illustrated, this invention is equally applicable to multi-level cache memory systems.

Claims: A computer apparatus, having a cache memory system, comprising: a cache memory device (205) having a first storage location and stored in the first storage location is a Cache-Tag where the Cache-Tag includes address information, and also stored in the first storage location is a cache error correcting code Cache-EGC (307) where the Cache-ECC is based on the Cache-Tag and the Cache-ECC is generated by a first ECC generator; a second ECC generator (405) operative to derive a CPU-ECC for a CPU-Tag where the CPU-Tag includes address information, and the second ECC generator is operative such that the first and second ECC generators derive the same ECC given an identical Tag input, a fast hit comparator (401) operative to compare the Cache-Tag stored in the first storage location and a CPU-Tag generated by a CPU, and the fast hit comparator operative to compare the Cache-ECC stored in the first storage location and a CPU-ECC generated by the second ECC generator in response to the CPU-Tag and the fast hit comparator signals the cache memory system if both the Cache-Tag and CPU-Tag match and the Cache-ECC and the CPU-ECC match; a Cache-Tag correction device (215) operative to receive the Cache-Tag and the Cache-ECC from the first storage location and to correct the Cache-Tag if the Cache-Tag is corrupted; a true hit comparator (209) to receive the output of the correction device and to compare the corrected Cache-Tag with the CPU-Tag and to signal the cache memory system that a cache hit has occurred if the Cache-Tag and CPU-Tag match; means to signal to the cache memory system to wait for the output of the true hit comparator if the fast hit comparator signals a no-match. An apparatus as in claim 1, wherein: the first storage location includes at least four fields where a first field (103) contains the Cache-Tag, a second field (307) contains the Cache-ECC, a third field (105) contains information used by the computer to operate the cache memory system, and a fourth field (304) contains error correcting information based on information in the third field. An apparatus as in claim 1 or 2, wherein: the second ECC generator generates an ECC in response to a CPU-Tag within the time required to read information from the cache memory device. An apparatus as in any of claims 1 to 3, wherein: the cache memory device (205) contains a plurality of storage locations and stored in the plurality of storage locations is a plurality of Cache-Tags and Cache-ECCs; the CPU-Tag provides an index which selects a particular Cache-Tag and Cache-ECC stored in the cache memory device; the selected Cache-Tag and Cache-ECC are compared by the fast hit comparator (401) against the CPU-Tag and the CPU-ECC to determine whether a fast hit has occurred; and the selected Cache-Tag is corrected, if required, by the Cache-Tag correction device and the corrected Cache-Tag is compared by the true hit comparator (209) against the CPU-Tag to determine if a cache hit has occurred.

Inventors: LA FETRA ROSS V, LA FETRA, ROSS. V.
Applicants: HEWLETT PACKARD CO, HEWLETT-PACKARD COMPANY
Application year: 1995
Main classification: G06F11
IPC codes: G06F11, G06F12