LAYERED LOW DIELECTRIC CONSTANT TECHNOLOGY

Abstract: A layered dielectric structure is provided, which separates a first layer of metal interconnects (12) from each other in semiconductor devices and also separates the first layer from a second, overlying layer of metal interconnects (28) for making electrical contact to the first layer of metal interconnects (12). The layered dielectric structure comprises: (a) a layer (18) of an organic spin-on-glass material filling gaps between metal interconnects (12) in the first layer of metal interconnects; (b) a layer (26) of an inorganic spin-on-glass material to provide planarization to support the second layer of metal interconnects (28); and (c) a layer of a chemically vapor deposited oxide (20) separating the organic spin-on-glass layer (18) and the inorganic spin-on-glass layer (26). The layered dielectric structure provides capacitances on the order of 3.36 to 3.46 in the vertical direction and is about 3.2 in the horizontal direction. This is a reduction of 10 to 15 % over the prior art single dielectric layer, using existing commercially available materials.

Description: LAYERED LOW DIELECTRIC CONSTANT TECHNOLOGY TECHNICAL FIELD The present invention relates generally to metal interconnects employed in semi¬ conductor technology, and, more particularly, to fabricating sub-micrometer metal iπter- connects with a reduction in capacitance. BACKGROUND ART The semiconductor industiy has been relying on the aluminum-silicon dioxide- based system for the last 30 years. With the ever-increasing demand on performance, this system appears to be inadequate to support the future requirements. Low dielectric constant technologies, the best material of which is air itself, have been proposed to give a breath of life to the aluminum-based system. Some proposals to switch the con¬ ductor system from aluminum-based to copper-based have been made. Most of the proposed solutions work well on computer modeling and on paper. The discussion here will concentrate on the practical aspects of the technology. The main issues addressed are: Time to market, cost of implementation, and return on in¬ vestment. The information and entertainment industries provide the driving force for the ever increasing performance enhancement requirements on integrated circuit designers and manufacturers. The industry work-horse, the aluminum-silicon dioxide system, ap¬ pears to be running out of steam to support those stringent requirements. Customers are requesting higher performance and higher reliability. Based on the summary on the performance of various systems shown in Table 1 , it is clear that it will be important to performance of various systems shown in Table 1 , it is clear that it will be important to move away from the basic Al-SiO 2 system to gain performance Table 1 lists the rela¬ tive RC time delay of various metal dielectric systems Table 1 Relative Performance of Various Systems Metal-Dielectric System Relative RC Delay Al-SiO 2 1 0 Al-k=2 0.5 Cu-SiO 2 0.67 Cu-k=2 0.31 Al-k=3.2 0.8 Al-k=3.5 0.88 The best system proposed is an air-gap (air bridge) metalization system, since the relative dielectric constant of air is 1. This will provide the best RC delay that can possibly be obtained. However, this system will be difficult to manufacture and difficult to ensure quality. In order to maintain the optimum RC delay, it is necessary to reduce capaci¬ tance. However, reducing the spacing between metal interconnects results in an in- crease in capacitance. Thus, a scheme is required that will enable fabrication of sub- micrometer metal interconnects while maintaining optimum RC delay. DISCLOSURE OF INVENTION In accordance with the invention, a layered dielectric structure is provided, which separates a first layer of metal interconnects from each other in semiconductor devices and also separates the metal interconnects from a second, overlying layer of metal interconnects for making electrical contact to the first layer of metal interconnects. The layered dielectric structure comprises: (a) a layer of an organic spin-on-glass material filling gaps between the first layer of metal interconnects; (b) a layer of an inorganic spin-on-glass material to provide planarization to support the second layer of metal interconnects; and (c) a layer of a chemically vapor deposited (CVD) oxide separating the or¬ ganic spin-on-glass layer and the inorganic spin-on-glass layer If multiple layers of inorganic organic spin-on-glass materials are used to provide local and global planarity, a CVD layer is deposited to separate each such layer to provide structural support The layered dielectric structure provides capacitances on the order of 3 36 to 3 46 in the vertical direction and about 3.2 in the horizontal direction This is a reduction of 10 to 15% over the prior art single dielectric layer, using existing commercially avail- able materials. Other objects, features, and advantages of the present invention will become appar¬ ent upon consideration of the following detailed description and accompanying drawings, in which like reference designations represent like features throughout the FIGURES BRIEF DESCRIPTION OF THE DRAWINGS The drawings referred to in this description should be understood as not being drawn to scale except if specifically noted. Moreover, the drawings are intended to illustrate only one portion of an integrated circuit fabricated in accordance with the present inven- tion. The sole Figure is a cross-sectional view of the layered dielectric structure of the invention, illustrating the device up through the second interconnect layer. BEST MODES FOR CARRYING OUT THE INVENTION Reference is now made in detail to a specific embodiment of the present invention, which illustrates the best mode presently contemplated by the inventor for practicing the in- vention Alternative embodiments are also briefly described as applicable In accordance with the invention, both the organic and inorganic type spin-on- glass (SOG) materials are used in conjunction with chemically vapor deposited (CVD) oxide in the process of fabricating semiconductor devices. The organic SOG is basi¬ cally the polysiloxane that is presently used in the production of semiconductor de- vices, such as Allied 1 1 1 However, any of the polysiloxanes commonly employed in the processing of semiconductor devices may be employed The older materials, such as Allied 1 1 1, are all relatively high dielectric constant materials Newer organic siloxane SOG materials, available from both Allied Chemical and Hitachi Chemical, evidence relatively low dielectric constant (about 2 6) These new materials are called silsesquioxanes; the Allied Chemical designation is XT- 15, while the Hitachi Chemical designation is HSG-2209S-R7 The silsesquioxanes have methyl, ethyl, butyl, or other alkyl functionalities to achieve a higher concentration of carbon than the older organic SOG materials Because of the higher carbon concentra¬ tion, these materials cannot be exposed during the opening of vias, since the O plasma used to remove photoresist during formation of the vias oxidizes the carbon and cre¬ ates discontinuities in aluminum-containing interconnects Thus, very special care is needed if the material is exposed during via opening Carelessness will lead to poisoned vias. On the other hand, these new materials possess good gap-filling qualities and can fill between metal spaces Etch-back of the SOG material is required after furnace-curing to guarantee that no SOG material remains on top of any high spots The etch-back could be very brief, and is calculated to remove the same amount deposited Due to the nature of the SOG material, it will tend to accumulate to greater thicknesses in low-lying areas than in higher areas, and thus etch-back will only remove any SOG material remaining on top of the high spots and will remove only a minor amount from the low-lying regions A liner, comprising a silicon-rich SiO 2 layer, is typically required to shield the devices from moisture. Such a liner is blanket-deposited over the entire wafer and serves as a moisture barrier The liner is a chemically vapor deposited (CVD) oxide, typically a plasma-enhanced, chemically vapor deposited (PECVD) layer approxi- mately 1,000 A thick. On the other hand, the thickness of the CVD oxide liner need be only 500 A if deposited by electron cyclotron resonance (ECR). While either CVD oxide may be used, preferably, the PECVD oxide is used, and the discussion below is directed to the PECVD oxide. It will be understood, however, that the same consid¬ erations apply to the ECR CVD oxide. The silicon-rich SiO 2 layer is differentiated from pure SiO 2 on the basis of its refractive index. For pure SiO 2 , the refractive index is about 1 46 to 1 5 In order for a good, reliable SOG layer, the refractive index needs to be greater than 1 6 This is achieved by incorporating more silicon in the SiO 2 layer, and the determination of whether sufficient silicon is present is easily made by measurement of the refractive in- dex of the layer. It is only necessary to guarantee that forming the vias will not etch through the organic SOG material and expose it in the via. A thin CVD oxide, such as deposited by plasma-enhanced CVD, is used to seal off this layer in the metal spaces For a typical fabrication scheme, such as disclosed and claimed in a series of U.S. patents issued to Jacob D. Haskell and assigned to the same assignee as the present invention (U S Patents 4,974,055, 4,977,108; 5,028,555, 5,055,427; 5,057,902, and 5,081,516), the average di¬ electric constant is about 3.2 if a thin SiO 2 liner is used and the siloxane-based SOG is sandwiched in the metal spaces in accordance with the invention. An inorganic SOG is used to planarize the interlayer dielectric globally. Exam- pies of such inorganic SOGs include silicates and hydrogen silsesquioxane. The mate¬ rial may be Dow Corning "Flowable Oxide" or Tokyo Oka type 7. These are non-etch- back type SOGs. The reported dielectric constant of these inorganic SOGs is about 3.2. The maximum amount spun is no more than 6,000 A on topography wafers, in or¬ der to avoid stress cracking These inorganic SOG layers are tensile by nature, and the total SOG thickness (organic plus inorganic) should not exceed about 1 μm The PECVD layer between the organic and inorganic SOG layer serves to relieve stress The property of the inorganic SOG materials is such that they will all flow to the low-lying areas and leave very little material on the higher area. The exception may be at the big metal pad area (not shown) After curing, another thin PECVD oxide is deposited to seal off the inorganic SOG layer and serve as a moisture barrier A second inorganic SOG layer/PECVD capping is used again to provide the correct interlayer dielectric thickness, thus providing a layered insulating structure having a low dielec¬ tric constant compared to the present state-of-the-art single dielectric material The completed structure is depicted in the sole Figure A silicon substrate 10 supports a first interconnect layer comprising a plurality of metal interconnects 12 separated by a dielectric region 14. The metal interconnects 12 contact doped regions (not shown) in the semiconductor substrate 10. After forming and defining the metal interconnects 12, which typically comprise aluminum or aluminum doped with silicon, titanium, or copper, all exposed regions are first coated with a first PECVD layer 16 of a silicon oxide. It will be seen that the silicon oxide layer 16 coats the bottom of the regions 14 between the metal interconnects 12 (i.e., coating the silicon substrate 10), and the sides and tops of the metal interconnects. Next, a layer 18 of an organic spin-on-glass material is formed, which partially fills the regions 14 between the metal interconnects 12. A second PECVO silicon oxide layer 20 is blanket-deposited on the PECVD-coated metal interconnects 12 and on the organic SOG layer 18. A first inorganic SOG layer 22 is next blanket-deposited on the second PECVD layer 20. A third PECVD silicon oxide layer 24 is then blanket- deposited on the first inorganic SOG layer 22. A second inorganic SOG layer 26 is blanket-deposited on the third PECVD layer 24 for planarization. A second interconnect layer 28 is then formed and patterned on the second in¬ organic SOG layer 26, overlying the first layer of metal interconnects 12. The typical etch-back conditions useful in the practice of the invention include the conventional oxide etch processes optimized for a near 1 : 1 ratio, that is, etching the SOG at the same rate as the oxide liner layer. And a slightly fast oxide etch rate is preferred for better planarity control Typical chemistries are CF 4 , CHF 3 , Ar, and O 2 The amount of etch-back is optimized to clear the SOG from the high spots so as to ensure that no SOG is exposed in the via opening areas. The dielectric constant is a function of the topography and ranges from 3 36 to 3.46 in the vertical direction and is about 3.2 in the horizontal direction. This provides an RC reduction of between 10 to 15% over the prior art approach, using existing commercially available materials. For this technology, no new tooling is required and the necessary materials are available now. The process of the invention employs the best currently available low dielectric constant materials existing and uses them according to their characteristics. Therefore, the integration of these processes is rather cumbersome, owing to the additional num¬ ber of steps required to form the layered dielectric structure. On the other hand, the materials are not pushed beyond their capability and a comparatively low dielectric structure is obtained. INDUSTRIAL APPLICABILITY The layered low-dielectric approach to sub-0.5 micrometer semiconductor technol- ogy is expected to find use in silicon processing. The foregoing description of the preferred embodiment of the present invention has been presented for purposes of illustration and description. It is not intended to be exhaus¬ tive or to limit the invention to the precise form disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in this art. It is possible that the in¬ vention may be practiced in other fabrication technologies in MOS or bipolar processes. Similarly, any process steps described might be interchangeable with other steps in order to achieve the same result. The embodiment was chosen and described in order to best explain the principles of the invention and its practical application, thereby enabling others skilled in the art to understand the invention for various embodiments and with various modifications as are suited to the particular use contemplated It is intended that the scope of the inven¬ tion be defined by the claims appended hereto and their equivalents

Claims: CLAIMS What Is Claimed Is: 1. A layered dielectric structure separating a first layer of metal interconnects from each other in semiconductor devices and for separating said first layer of metal intercon¬ nects (12) from a second, overlying layer of metal interconnects (28) for making electrical contact to said first layer of metal interconnects (12), said layered dielectric structure com¬ prising: (a) a layer of an organic spin-on-glass material (18) filling gaps between metal interconnects in said first layer of metal interconnects (12); (b) a layer of an inorganic spin-on-glass material (26) to provide planariza¬ tion to support said second layer of metal interconnects (28); and (c) a layer of a chemically vapor deposited oxide separating said organic spin-on-glass layer and said inorganic spin-on-glass layer (20). 2. The layered dielectric structure of Claim 1 wherein said organic spin-on-glass material (18) consists essentially of a high carbon-containing siloxane. 3. The layered dielectric structure of Claim 2 wherein said organic spin-on- glass layer (18) has a thickness that is approximately one-half that of said metal inter¬ connect (12) 4. The layered dielectric structure of Claim 1 wherein said inorganic spin-on- glass material (26) consists essentially of silicate or hydrogen silsesquioxane. 5. The layered dielectric structure of Claim 4 wherein said inorganic spin-on- glass layer (26) has a thickness that is less than about 6,000 A. 6 The layered dielectric structure of Claim 1 wherein said chemicallv vapor deposited oxide layer (20) comprises silicon-rich silicon dioxide 7. The layered dielectric structure of Claim 6 wherein said chemically vapor deposited oxide layer (20) has a thickness in the range of about 500 to 1,000 A 8. The layered dielectric structure of Claim 1, said layered dielectric structure com¬ prising: (a) a first plasma-enhanced, chemically vapor deposited oxide layer (16) coating all exposed metal surfaces of said first metal interconnect layer (12) and exposed semiconductor (10) surfaces to form oxide-coated metal interconnects, (b) an organic spin-on-glass material (18) partially filling spaces be¬ tween said metal interconnects (12) and leaving top portions of said oxide-coated metal interconnects (12) exposed; (c) a second plasma-enhanced chemically vapor deposited layer (20) on said top portions of said oxide-coated metal interconnects (12) and on said organic spin-on-glass layer (18); (d) a first inorganic spin-on-glass layer (22) coating said second plasma- enhanced chemically vapor deposited oxide layer (20), (e) a third plasma-enhanced chemically vapor deposited oxide layer (24) coating said first inorganic spin-on-glass layer (22); (f) a planar, second inorganic spin-on-glass layer (26) coating said third plasma-enhanced chemically vapor deposited layer (24); and (g) said second layer of metal interconnects (28) on top of said second inorganic spin-on-glass layer (26). 9. A process for reducing capacitance between said first layer of metal intercon¬ nects (12) in said semiconductor devices of Claim 1, said first layer of metal interconnects (12) separated from each other and from said second, overlying layer of metal interconnects (28) for making contact to said first layer of metal interconneαs (12) by said dieleαric ma¬ terial, said process comprising: (a) forming said layer (18) of said organic spin-on-glass material filling gaps between metal interconneαs (12) in said first layer of metal interconnects; (b) forming said layer (20) of said chemically vapor deposited oxide on said organic spin-on-glass layer (18), and (c) forming said layer (26) of said inorganic spin-on-glass material over said chemically vapor deposited oxide (20) to provide planarization to support said second layer of metal interconneαs (28). 10. The process of Claim 9, comprising (a) forming said first plasma-enhanced, chemically vapor deposited oxide layer (16) on all exposed metal surfaces of said first metal interconnect layer (12) and ex¬ posed semiconductor (10) surfaces to form oxide-coated metal interconneαs (12), (b) forming an organic spin-on-glass material (18) partially filling spaces between said first layer of metal interconnects (12) and leaving top portions of said oxide-coated metal interconnects (12) exposed, (c) forming a second plasma-enhanced chemically vapor deposited layer (20) on said top portions of said oxide-coated metal interconnects (12) and on said or- ganic spin-on-glass layer (18); (d) forming a first inorganic spin-on-glass layer (22) on said second plasma-enhanced chemically vapor deposited oxide layer (20), (e) forming a third plasma-enhanced chemically vapor deposited oxide layer (24) on said first inorganic spin-on-glass layer (22), (f) forming a second, planarized inorganic spin-on-glass layer (26) on said third plasma-enhanced chemically vapor deposited layer (24); and (g) forming said second layer of metal interconnects (28) on top of said second inorganic spin-on-glass layer (26)

Inventors: CHEUNG ROBIN W, CHEUNG, ROBIN, W.
Applicants: ADVANCED MICRO DEVICES INC, ADVANCED MICRO DEVICES, INC.
Application year: 1995
Main classification: H01L23
IPC codes: H01L21, H01L23