Programable element in barrier metal device and method

Abstract: An integrated circuit 10 has a programmable Zener diode with diffusion regions 18 and 16 and metal contacts 34 and 32. A barrier metal 30 is disposed between one contact 32 and the substrate 12; another contact region 44 has no barrier metal on its surface. A polysilicon layer 22 is self-aligned with surface regions 44 and diffusion region 18. A silicide layer 128 may be used on the polysilicon layer 22 and on surface region 44.

Description: This invention relates to metallization systems, and, in particular, to a metallization system for an integrated circuit having a barrier metal. Conductive metal films provide interconnections between contacts of devices in an integrated circuit and between the circuit and the outside world. In a typical integrated circuit there is at least one layer of metal and often two or more layers of metal. While a number of metals are suitable for use in integrated circuits, aluminum is the metal most widely used for contacting devices and for interconnections of devices to the outside world. As such, a first level of metal, such as aluminum, provides ohmic contacts to surface contact regions of semiconductor devices. The ohmic contacts are separated from each other by one or more insulating regions. A second level of metal, also aluminum, provides an interconnection between one or more first level metal contacts and the outside world. However, there are drawbacks to contacting a semiconductor surface with aluminum. One problem is the solubility of silicon in aluminum. Silicon tends to diffuse into aluminum. Over time the aluminum-silicon interface degrades, aluminum penetrates below the aluminum-silicon interface which may lead to junction failure. Another problem is metal migration. Under the application of voltage and current, the metal on the silicon migrates or pushes its way into the silicon. Such metal migration is accelerated by high voltages and high currents. If the metal migration is enough, the metal passes through a surface contact region to a deeper region where the metal will short out a junction between the two regions in the body of the device. Many of the problems posed by metal migration and diffusion are solved by the use of a barrier metal layer between the silicon and the deposited aluminum. A typical barrier layer metal is titanium tungsten (Tiw). TiW acts as an adhesive layer and adheres to both silicon and aluminum. In addition, it has the property of preventing the migration or diffusion of aluminum into silicon. Such barrier metal layers are widely used in integrated circuits. Other barrier metals include, but are not limited to, TiN,& Ti. Certain integrated circuits also take advantage of the metal migration properties of aluminum deposited on silicon. Such devices are typically programmable devices and are typically diodes with Zener diodes being the preferred choice. The Zener diode, under normal biasing conditions, is back biased and appears to be an open circuit. During programming, the Zener is subjected to high currents and high voltages, resulting in Joule heating, which cause one of its aluminum contacts to a Zener surface region to migrate through the junction of the Zener diode and effectively short out the diode. Thus, with such metal migration programmable Zener diodes, a user has the opportunity to provide a programmable device. A Zener diode, in its initial state and back biased will appear as an open circuit. A Zener diode programmed and shorted out by metal migration will appear as a short circuit or at least a very low resistance path as compared to a back biased Zener diode. However, when devices that rely upon metal migration programmable Zener diodes are provided with barrier metal layers, the Zener diodes lose their programmability since the barrier layer metal prevents the metal migration of aluminum into silicon and thereby prevents the programming of Zener type programmable devices. Programmable Zener diodes are often used in application specific integrated circuits (ASIC). Such circuits may be individually designed for a particular application. Alternatively, ASICs are often constructed from a number of so-called cells. Each cell represents a design of one circuit that is compatible in operation and manufacture with other circuits or cells. Together the cells form a library of modular circuit designs available for creating an ASIC. In ASICs, it is often desirable to combine predetermined integrated circuit cells with individually programmable cells where such programmable cells are programmable by the user or programmable at the end of the manufacturing process. In the manufacture of such ASICs, barrier metals are now widely used in order to prevent aluminum from penetrating into the surface of the silicon. However, the presence of the barrier metal interferes with those ASICs that rely upon programmable Zener diodes. A programmable Zener diode is described in US-A-4 312 046. An object of the invention is to provide a programmable device in an integrated circuit with a barrier metal system for programming a Zener diode. The invention provides an integrated circuit having one or more programmable devices such as programmable Zener diodes. The integrated circuit of the invention is formed on a substrate of semiconductor material. The substrate has a surface and in that surface a programmable device is formed, preferably a programmable Zener diode. The programmable device has first and second surface contact regions for receiving first and second level metal contacts. A first thin oxide layer is grown or deposited on the substrate. A layer of polysilicon is deposited on the first thin oxide to form gates and define the Zener diffusion. A field oxide separates adjacent devices. A second oxide layer is deposited over the surface of the polysilicon material. The second oxide layer is etched or patterned to expose over the polysilicon and the first and second surface contact regions in the semiconductor material for the purpose of defining regions to be silicided and to provide sidewall oxide spaces. A third oxide layer is deposited and patterned to establish apertures for a first level metal. The apertures are filled with a first level of metal. The first level of metal includes a barrier metal layer. A layer of metal, e.g., aluminum, is deposited on the barrier layer. In the preferred embodiment, the barrier metal layer is typically TiW. The first level of metal is patterned and etched to remove it from selective second contact surface regions of the semiconductor that form one of the terminals of the Zener diode. The first level metal is masked and the metal is removed so that the metal deposited in the second aperture is mostly removed or is at least removed from the contact surface area of the second contact surface region. A fourth oxide layer is then provided to insulate the first level metal contacts from a second metal layer. The fourth oxide layer is patterned to open an aperture above the second surface contact region. A second level of metal is uniformly deposited and suitably patterned to provide aluminum in the second aperture region. By virtue of the contours of the third and fourth oxide layers, the aluminum deposited in the second aperture has a step-like configuration down to the surface of the silicon. In order to program the Zener and establish a short circuit, the second metal contact layer is subjected to a relatively high voltage and high current so that the aluminum in the second contact is forced into the silicon surface and past the junction of the Zener diode. It is another feature of the invention that the second surface contact region has a layer of polysilicon that overlaps the junction of the Zener diode at the surface of the silicon. The layer of polysilicon is etched to provide an opening to a second contact region of the Zener diode that is formed on the surface of the silicon material. The polysilicon layer and the silicon surface exposed between ends of the polysilicon layer may be silicided, preferably with platinum. As such, the platinum silicide on the polysilicon and silicon layers can act as an etch stop when the first level of metal is removed from the second aperture. It will also act as an etch stop for the third and fourth oxide layers. The silicide layer may receive the second level of metal because aluminum can migrate through silicides. The second level of metal is deposited over the surface and in the second apertures that include the second surface contact region of the Zener diode as well as a portion of the junction of opposite conductivity. Thus, when the aluminum penetrates into the Zener, it will penetrate only into one terminal of the Zener diode, but not through the polysilicon layer and into the other conductivity region of the diode. The use of polysilicon in the structure allows the size of the diode to be built small. This allows for a greater current density making the diode easier to program. Additionally, without the use of the polysilicon, there would normally exist a metal stringer from the first metal etch. This stringer could supply a current shunt that is incapable of junction spiking, because the current would flow through the first metal barrier layer. In addition, the stringer, being not well controlled, could cause the programming area to vary. The present invention includes an integrated circuit as defined in claim 1. The present invention also includes a method as defined in claim 6. Further embodiments of the invention are defined in the dependent claims. The present invention will now be described by way of example, with reference to the accompanying drawings, in which Figure 1 is a cross sectional area of an integrated circuit with a programmable diode. Figures 2(a) - (j) show a series of sequential steps for forming conductive and insulating layers on top of the substrate in order to provide the device shown in Fig. 1. Figure 3 is a cross section of a second embodiment of the invention. Figure 4 is a cross section of a third embodiment of the invention. Figure 1 illustrates an integrated circuit with a transistor 4, resistor 2, and a diode 3 constructed on a substrate of monocrystalline silicon 12. The n-type substrate 12 has a p-type layer 16. Within the layer 16 are highly doped n-type regions 18. Thus, the p-n type diode 3 having a highly doped n-type region 18a surrounded by the p-type layer 16 is formed in the integrated circuit 10. The diode has first and second metal contact terminals 32a, 34a, respectively. A thick field oxide layer 20 separates the device 3, 4 from each other and from adjacent devices. The first level metal contact layer 32 has an aluminum layer 31 in mechanical and electrical contact with a conductive barrier layer 30 that is also in mechanical and electrical contact with an optional silicide layer 128 that is also in mechanical and electrical contact with the upper surface of the monosilicon 26 substrate 12 and in contact with the p layer 16. First level metal layer 32 provides contacts 32a, 32b, 32c ... 32n. The barrier layer 30 is typically comprised of a barrier metal material such as titanium tungsten (TiW). Other barrier metals may include, but are not limited to TiN and Ti. The substrate 12 has a thin, first oxide layer 8. On first oxide 8 there is a polysilicon layer 22. The polysilicon layer 22 is patterned to define apertures for the diode 3 and the gate 22b of the transistor 4. The polysilicon layer 22 in the region of diode 3 has an opening a. The opening a is less than the width of the n+ diffusion region 18a, whose width is b. The opening a in polysilicon layer 22 defines the diffusion region 18a of diode 3. Each polysilicon layer portion 22a, 22a' has a width c which overlaps portions d of the n+ region 18a. The remainders of the polysilicon layer portions 22a, 22a' are disposed over the p-region 16, and oxide 20. Above the polysilicon layer 22 is a second oxide layer 24. Oxide layer 24 is opened to silicide the polysilicon and the substrate. Oxide spacers 9 enclose the sidewalls of the patterned polysilicon 22a, 22a'. A third oxide layer 26 has sidewalls 25 that initially define a first level metal aperture opening. Adjacent to sidewalls 25 are residual portions 301 (stringers) of the first metal layer. First metal layer 32 provides contacts 32a, 32b, ... 32n. A fourth oxide layer 28 is disposed over the residual portions 301 of the first metal layer and the third oxide layer 26 and metal contacts 32n. The fourth oxide layer 28 extends partially over the polysilicon layer 22. Thus, the final second aperture for metal contacts 34n is defined by sidewalls 27 in the fourth oxide 28. The sidewalls 27 together with the polysilicon 22 define a stepped aperture to receive the second level metal 34, which is preferably aluminum. The second level metal 34 fills the aperture defined by sidewalls 27 and contacts the surface of the substrate 12 in the center of the region defined by n+ diffusion 18. A silicide layer 128 is provided on top of the polysilicon layer 22 and portions of surface 12. Silicide layer 128 will allow the migration of the second metal contact 34 into the silicon 12. Figure 1 shows a diode 3 defined by a first metal contact 32a, a p region 16, an n region 18a, and a second metal contact 34a. In its normal state as shown in Figure 1, if the diode 3 is back biased, it appears to be an open circuit in the integrated circuit 10. However, when the diode 3 is programmed it appears to be a short circuit or at least a very low resistive path. Programming is accomplished by passing a relatively high current in the order of 100 milliamps at a relatively high voltage on the order of 10 volts through the second metal contact 34a. Upon doing this, the large current passing through second metal contact 34a and the pn junction formed by regions 16 and 18a, causes the aluminum metal from the contact 34a to migrate into the n region 18a and beyond the pn junction into the p region 16. Once the metal of contact 34a enters the p region 16, the diode is effectively short circuited. It will be noted that the polysilicon layer 22 extends over a portion of the n region 18a as well as a portion of the p region 16. In addition, the aperture in fourth oxide 28 is formed to receive metal contact 34a and is wider than the opening a in polysilicon layer 22. However, the opening a in the polysilicon layer 22 is less than the width b of the n+ region 18. With such topology, the shape of the metal contact 34 is generally reduced in diameter as the metal 34 nears the surface 12 of the silicon. As illustrated in Figures 2(a) - (j), a series of sequential steps in which the programmable diode 3 shown in Figure 1 is formed. In Figure 2(a) the substrate 12 is a n single crystal silicon substrate with a p-type surface region 16. Thick oxide regions 20 separate adjacent device regions. On top of the substrate 12 a thin, first oxide layer 8 is formed upon which an n-doped polysilicon layer 22 is uniformly deposited. Above the polysilicon layer, a layer of photoresist 50 is uniformly deposited and patterned to define the polysilicon 22 layer in Figure 2 (b). The areas of the polysilicon layer 22 not covered by photoresist 50 are suitably etched to the thin oxide layer 8 and provide the intermediate structure shown in Figure 2(c). As such, polysilicon layer 22 is patterned to define a surface contact region 44 on the surface of substrate 12. At this time, the n region 18 is implanted (see arrows) or diffused via an implant or diffusion 52 into the surface of the substrate 12 using masking layer 51. As such, the polysilicon layer 22 is self-aligned with the n region 18. The spacing a between the polysilicon strips 22a, 22a' defines the n region 18 which subsequently diffuses laterally. Thereafter the masking layer 51 is removed and a conformal second layer 24 of silicon dioxide is deposited as shown in Figure 2(d). Next, the second silicon dioxide layer 24 and portions of layer 8 are etched to expose the surface of poly layer 22 and the surface of substrate 12. The polysilicon 22 and the substrate 12 are silicided to provide a silicide layer 128 as shown in Figure 2(e). As shown in Figure 2(f), a third silicon dioxide layer 26 is deposited and coated with photoresist 53 which is patterned to define first and second contact apertures 60, 61, respectively. The third oxide layer 26 is suitably patterned and etched to expose the silicided surface 128 of polysilicon 22 and of the silicon in the regions of the first and second apertures 60, 61, respectively. Figure 2(g) shows a first metal layer 32 with barrier layer 30 and metal layer 31 is deposited over the surface of the substrate 12, patterned and etched, as shown in Figure 2(h) to provide the first metal contact 32a in the first aperture 60. The metal layer 31 is aluminum and the etch stops on the barrier layer 30. The barrier layer is etched, stopping on the silicide 128. The second aperture 61 has the first metal 32 removed except for metal stringers 301. Stringers 301 remain because it is difficult to remove residual first metal layer 32 without significant overetch in second aperture 61. Overetch of layer 32 is undesirable and the presence of stringers 301 is not detrimental to the process or the diode 3 since stringers 301 are laterally displaced from the active programming area. This is an advantage of using polysilicon 22 as part of the diode 3 structure. Next as shown in Figure 2(i), a fourth oxide layer 28 is deposited over the substrate 12 in order to isolate the first metal layer 32 from the rest of the circuit. In Figure 2(i) the layer 28 is then suitably patterned and etched to stop on the silicide 128 and to open the second aperture 61. A second level metal 34, typically aluminum, is uniformly deposited over the entire surface of the substrate and second level metal layer 34 is then patterned to form second level metal contacts 34a, 34b ... 34n. The second level metal 34 is etched to stop on fourth level oxide 28. In Figure 3. the layer of polysilicon 22 is absent and the first level metal stringers 301 contact the silicide areas 128 and adhere to the adjacent oxide 26. Alternately, the silicide 128 can be removed. With such a structure, the process is simpler since the polysilicon layer 22 is omitted. However, the stringers 301 give the resulting diode 3 a wider programming voltage variation. In Figure 4, a third embodiment is shown. There the opening A1 in polysilicon layer 22 is enlarged so that opening A2 in the fourth oxide layer 28 can accommodate the second level metal layer 34. As such the second level metal layer 34 is nested within the opening A1 of polysilicon layer 22. In addition, the polysilicon layer 22 is electrically isolated from second level metal layer 34 by the fourth oxide layer 28. The tiered structure shown in Figure 4 for layer 34 provides good step coverage so long as opening A2 is large enough. Since sidewall spacer oxide 24 is thin, it may be etched away during earlier oxide etch steps, e.g. during the etching of third oxide layer 26. The structure of Figure 4 also protects the non-silicided surface areas 40 of the substrate 12. The areas 40, located between the edges of the polysilicon layer 22 and the silicide surface 128, have a low selectivity to an oxide etch. If sidewall spacer 24 is removed by an earlier oxide etch, an overetch of fourth oxide layer 28 could damage the junction 18 in the areas 40. Damage to areas 40 may result in excessive diode leakage. However, the opening A1 in polysilicon layer 22 is large enough to accept a fourth oxide layer 28 that is thick enough to protect areas 40. An integrated circuit 10 has a programmable Zener diode with diffusion regions 18 and 16 and metal contacts 34 and 32. A barrier metal 30 is disposed between one contact 32 and the substrate 12; another contact region 44 has no barrier metal on its surface. A polysilicon layer 22 is self-aligned with surface regions 44 and diffusion region 18. A silicide layer 128 may be used on the polysilicon layer 22 and on surface region 44.

Claims: An integrated circuit comprising a substrate (12) of semiconductor material having a surface with a programmable device (3) formed in said surface, said programmable device having first (32) and second (34) surface contact regions for receiving metal contacts (32,34), a first layer of dielectrical insulation over said surface, a first aperture (60) in said first dielectric layer (32), said first aperture aligned with said first surface contact region, a first metal (32) having a barrier layer (30) disposed in said first aperture (60) and contacting said first surface contact region, a second dielectric layer over said device and said first metal contact, a second aperture (61) extending through said first and second dielectric layers and aligned with said second surface contact region, a second metal contact (34) in said second aperture (61), the metal of said second metal contact for migrating into said surface of said semiconductor material and through said programmable device (3) when a predetermined current passes through said two metal contacts and said programmable device, a PN junction (16, 18a) being located below the second surfact contact region (44) and being programmed by said metal migration, the second metal contact (34) having a step-like configuration down to the surface of the substrate. An itegrated circuit as claimed in claim 1 including a first layer of semiconductor material (22) on said surface over said second contact region (34), said first layer of semiconductor material having a third aperture (A1 and A2) therein aligned with said second contact region. An integrated circuit as claimed in claim 2 wherein said semiconductor material is silicon, and said first layer of semiconductor material (22) consists of material selected from group comprising silicide and polysilicon. An integrated circuit as claimed in claim 1 wherein the first surface contact region has a first type of conductivity and the second surface contact region has a second type of conductivity, said types of conductivity being opposite each other. An integrated circuit as claimed in any one of claims 1, 2, and 5 wherein the programmable device (3) is selected from the group comprising a diode (3) and a Zener diode. A method for forming a programmable device (3) with a migrating metal contact (32a) on a substrate (12) and with a barrier metal contact (34a) that prevents metal migration comprising providing a semiconductor substrate (12), selectively forming first and second surface contact regions (32a, 32b) predetermined conductivity in said surface, forming a first dielectric layer over said surface, forming a plurality of apertures (60, 61) in said dielectric, including apertures above said first (32) and second (34) contact regions, depositing in said apertures a first level of metal (32) having a barrier layer (30) and a metal layer on said barrier layer, removing at least a portion of said first level of metal from the aperture above said second contact region, forming a second dielectric layer over said surface, forming a second aperture (61) in said dielectric layer (22) over the second contact region, and depositing a second level of metal to fill said second aperture including forming a PN junction below the second contact surface region which is programmed by metal migration and providing the second metal contact with a step-like configuration down to the surface of the substrate. A method as claimed in claim 6 wherein the second level of metal forms a self-aligned metal contact (34) with the second surface contact region using the second aperture (61) in the second dielectric layer (24). A method of as claimed in claim 7 including forming a first layer of semiconductor material (22) over said second surface contact region (34) and forming a third aperture (A1 and A2) in said first layer of semiconductor material. A method of as claimed in claim 8 wherein the first level of metal (32) is removed from the second aperture by etching and the first layer of semiconductor material acts as an etch stop. A method as claimed in claim 8 wherein the first layer of semiconductor material is silicided to improve its selectivity as an etch stop. A method as claimed in any one of claims 7 to 11 wherein the one surface contact region has n-type conductivity and the otehr surface contact region has p-type conductivity. A method as claimed in claim 11 wherein said programmable device comprises a Zener diode. A method as claimed in one of claims 6 to 12 including the step of passing a predetermined amount of current through the two metal contacts and the device and migrating a portion of the metal in the second metal contact and through said programmable device into the second surface contact region.

Inventors: BEGLEY PATRICK A, GASNER JOHN T, PEARCE LAWRENCE G, BEGLEY, PATRICK A., GASNER, JOHN T., PEARCE, LAWRENCE G.
Applicants: INTERSIL CORP, INTERSIL CORPORATION
Application year: 1995
Main classification: H01L27
IPC codes: H01L23, H01L27