Magnetic field sensor

Abstract: A magnetic field sensor apparatus that comprises an active layer of indium antimonide or indium arsenide supported on an elemental semiconductor substrate. Magnetoresistor sensors of indium antimonide and indium arsenide active layers on silicon and germanium substrate wafers are described. Means are described for providing reduced electric fields and parasitic conduction in the elemental semiconductor substrate. The means includes unique device geometries and buffer layers between the active layers and the substrate wafers.

Description: Technical Field This invention relates to magnetic field sensors. Background of the Invention Indium antimonide (InSb) and indium arsenide (InAs) are useful as an active layer in magnetic field sensors such as magnetoresistors, Hall effect sensors (Hall sensors) and MAGFETS (magneto-transistors). Magnetic field sensors can be used in a variety of magnetic field sensing applications, including position and speed sensing, compass sensors, magnetic memory readout, and control of brushless motors. Indium antimonide is attractive for use as an active layer in magnetic field sensors because it has a high electron mobility. High electron mobility is primarily responsible for providing high magnetic sensitivity. On the other hand, indium antimonide has a low energy band gap, of about 0.18eV at room temperature. This gives it an intrinsic carrier density that is large at room temperature. However, in addition, its intrinsic carrier density increases dramatically with increases in temperature. This tends to interfere with magnetic sensitivity. Also, the conductivity increase with temperature is so significant that it is difficult to accommodate with the usual type of signal conditioning circuitry. Accordingly, it is typical to stabilize the carrier density in indium antimonide with respect to temperature variations by doping it n-type, typically within a factor of about 3 of 1 x 10 17 cm -3 . The n-type dopant is ordinarily tellurium, selenium, sulfur, silicon, tin or the like. This increases electron density to a higher level so that differences in intrinsic carrier density with temperature become insubstantial, or are more accommodateable with signal conditioning circuitry. On the other hand, the resulting higher conductivity material has relatively low electrical resistivity. This favors use of thin films of indium antimonide for magnetic field sensors. For the case of indium arsenide, the temperature coefficient of resistance is lower than for indium antimonide because the energy gap is larger. An excess density of electrons, over the intrinsic density, can be obtained from a surface accumulation layer. Electrons in indium arsenide are known to accumulate near its surface where it contacts air. Alternatively, indium arsenide can also be doped n-type using silicon, germanium, tin, tellurium, selenium or sulfur. Whichever technique is used, it is preferable that the excess carrier density, when calculated on an areal basis, be on the order of 0.2 to 10 x 10 12 cm -2 . In the past, thin slabs of indium antimonide were made by thinning down high quality bulk crystals. They were thinned down to slabs approximately 20 µ m in thickness. Thinner slabs were desired for reducing series resistance of sensors made from such slabs. However, thinner slabs were difficult to produce by thinning bulk crystals. This led to the more recent practice of growing thin epitaxial films of indium antimonide on insulating gallium arsenide (GaAs) substrates. Such epitaxial films are typically grown to a thickness of approximately 1 to 3 µ m, which increases sheet resistance (film resistivity divided by thickness) by an order of magnitude compared to thinned down bulk slabs. A higher resistance device draws less current at a given voltage. It therefore dissipates less power for a given bulk voltage bias. Alternatively, it provides a larger output voltage for a given current bias. In any event, even films of only three micrometers in thickness still have too low a resistance for many applications. In the case of magnetoresistors, a higher resistance is easily obtained by integrating many series connected rectangular magnetoresistor units into one sensor body. Typically, the rectangular magnetoresistor units are integrally formed in an elongated mesa or line of indium antimonide. In the mesa, they are integrally connected end to end, in series fashion. The mesa or line, i.e., the series connected magnetoresistor units, can be as long as needed to obtain the total resistance desired. The individual magnetoresistor rectangles are defined and connected in series by a plurality of spaced transverse "shorting bars". In such a construction, increased resistance in the resultant device is obtained by simply increasing the length of the indium antimonide mesa and the number of "shorting bars". As indicated above, indium antimonide is of interest as a magnetic field sensor because it can be made with a high electron mobility. High electron mobility is obtained only if the indium antimonide is monocrystalline and indium antimonide crystal is of high quality. By that it is meant that there are few crystal imperfections such as dislocations and the like. High quality crystal structure in an epitaxial film is obtained if the substrate is a high quality crystal of the same type and approximate crystal size. In general, the better the match, the higher quality epitaxial layer can be grown. In addition, for highest magnetic sensitivity and lowest power consumption, the substrate should be electrically insulating. To satisfy these and still other requirements, prior magnetoresistor indium antimonide epitaxial films have been typically grown on monocrystalline wafers of gallium arsenide (GaAs) or indium phosphide (InP). High quality epitaxial films can be grown even though the gallium arsenide and indium phosphide lattice constants are smaller than that of indium antimonide. The subject invention provides satisfactory magnetic field sensors with indium antimonide films grown on wafers of elemental semiconductors such as silicon and germanium, especially silicon. Silicon has a greater lattice mismatch with indium antimonide than gallium arsenide or indium phosphide. Silicon has a lower thermal coefficient of expansion than indium antimonide. Silicon and germanium have a relatively low energy band gap. Nonetheless, durable films of indium antimonide have been made on silicon and germanium substrates that have relatively stable and high mobilities, even after automotive type thermal cycling. Accordingly, despite factors leading one away from use of silicon and germanium as magnetoresistor substrates, it has been found that they can be quite successfully used. Indium antimonide cannot only be grown on a silicon or germanium substrate but it can have fairly high mobility, even with the inherent lattice mismatch. The resultant mobility, though not the highest obtainable, is adequate for many magnetic field sensing applications contemplated in the automotive industry. On the other hand, to make a commercially successful magnetic field sensor, one must also overcome the basically objectionable higher conductivity and lower dielectric strength of the silicon or germanium substrate, as compared to gallium arsenide or indium phosphide. In addition, it should be mentioned that substrate wafers of silicon and germanium offer a significant cost advantage. Silicon and germanium wafers are less expensive and are available in larger sizes. The larger sizes provide a manufacturing cost advantage. In addition, silicon wafers are mechanically stronger than the gallium arsenide or indium phosphide wafers. This is attractive for commercial production operations, which increases yields of satisfactory wafers. Also, the stronger material permits use of thinner wafers, which is beneficial from a magnetic circuit point of view. In other words, thinner substrates can allow thinner "air gaps", or regions of the magnetic circuit in which the magnetic permeability is near unity. Summary of the Invention This invention provides a magnetic field sensor of an indium antimonide film or indium arsenide film supported on an elemental semiconductor substrate. This invention also provides such a sensor that has means for reducing electric fields and/or parasitic currents in the substrate. In a preferred embodiment, the invention provides a magnetic field sensor having an indium antimonide or indium arsenide active film supported on a gallium arsenide or indium phosphide thin film that is, in turn, supported on an elemental semiconductor substrate. In another preferred embodiment, the invention provides a magnetic field sensor having an indium antimonide active film directly on a silicon substrate, with the indium antimonide and/or the substrate configured to minimize electric fields imposed in the silicon substrate by voltages applied to contacts to the indium antimonide film. A magnetic field sensor in accordance with the present invention is characterized by the features specified in claim 1. This invention provides the advantages of a magnetic field sensor having an indium antimonide or indium arsenide epitaxial film supported on a monocrystalline elemental semiconductor substrate. The indium antimonide or indium arsenide film is either directly on the elemental semiconductor or on an intermediate film that has a higher resistivity than that of silicon. Electric fields in the elemental semiconductor substrate are maintained below breakdown voltage. Parasitic electrical conduction through the substrate is also preferably reduced. The voltage and parasitic conduction control are achieved by one or more of the following: geometry of the active layer mesa; geometry of the substrate adjacent the active layer mesa; a higher resistivity film between the active layer mesa and the substrate; and special control of voltage applied to the active layer with respect to fields applied to the substrate. A thin film of a related compound semiconductor, such as gallium arsenide or indium phosphide, on silicon can be used as an intermediate layer between indium antimonide or indium arsenide layer and the silicon substrate. It not only has a higher energy band gap than silicon but also has a lattice constant between that of silicon and indium antimonide or indium arsenide. This results in a higher electron mobility in the indium antimonide or indium arsenide, and a higher attendant magnetic sensitivity. The present invention will now be described, by way of example, with reference to the drawings in which: Brief Description of the Drawings Figure 1 shows a diagrammatic cross-sectional view of a magnetoresistor unit made in accordance with the invention; Figure 2 shows a diagrammatic cross-sectional view of an alternative embodiment of a magnetoresistor unit made in accordance with this invention; Figure 3 shows a plan view of an integrated plurality of magnetoresistor units forming a sensor made in accordance with this invention; Figure 4 is a sectional view along the line 4-4 of Figure 3; Figure 5 shows an elongated embodiment of the integrated magnetoresistor sensor shown in Figure 3, which embodiment has a geometry according to principles of this invention; Figure 6B shows a still further elongated geometry of the integrated magnetoresistor sensor shown in Figure 5; Figure 6A depicts the schematic equivalent electrical circuit of the sensor shown in Figure 6B; Figure 7 shows a plan view of a conventional integrated magnetoresistor sensor geometry to which trenches have been added in the substrate for field relief; Figure 8 shows a sectional view along the line 8-8 of Figure 7; Figure 9 shows a plan view of a conventional magnetoresistor geometry but with an intermediate layer in the form of a mesa between the active layer and the substrate; Figure 10 shows a sectional view along the line 10-10 of Figure 9; Figure 11 shows a plan view of an integrated magnetoresistor sensor with both an encircling trench in the substrate and an intermediate layer in the form of a mesa; Figure 12 shows a sectional view along the line 12-12 of Figure 11; and Figure 13 shows a diagram in which lattice constant of various compositions is plotted against energy band gap. Description of an Embodiment of the Invention For simplicity, this description will mostly describe indium antimonide as the active layer. However, it is to be understood that the active layer could alternatively be indium arsenide. It is recognized that there is a significant lattice mismatch between indium antimonide or indium arsenide and elemental semiconductors, especially silicon. Elemental semiconductor materials such as silicon and germanium have a relatively low energy band gap and have a large difference in thermal expansion coefficient compared to indium antimonide. This suggests that such materials would be unsuitable as magnetic field sensor substrate materials. Nonetheless, this invention demonstrates that high electron mobility indium antimonide films can be formed on such materials and that the high mobility is relatively stable under extensive thermal cycling. For example, it can be made to withstand hundreds of cycles between -40°C and 200°C, making such a product of interest for automotive applications especially. This disclosure not only reveals the foregoing but teaches how to make satisfactory magnetic field sensors from such materials, even though the substrate exhibits undesirably high conductivity and low dielectric strength. Accordingly, the broadest aspect of this invention involves the recognition that an intrinsic elemental semiconductor such as silicon or germanium can be used as a low cost substrate for satisfactory magnetic field sensors. However, to be satisfactory, especially as magnetoresistors for automotive applications, the more specific principles of this invention should be employed. The more specific principles of this invention primarily involve maintaining electric fields in the elemental semiconductor substrate below breakdown voltage of the substrate material. In addition, highest magnetic sensitivity is obtained by increasing electrical resistance in the parallel parasitic path through the substrate. This can be done with unique active layer and/or substrate geometries, and/or by the inclusion of a higher resistivity layer between the active layer and the substrate. This not only reduces electric fields in the elemental substrate, which permits use of higher resistances and attendant voltages in the active layer, but also reduces a parasitic conductance in the substrate (which reduces magnetic sensitivity). Still further, if the intermediate layer is of a monocrystal having a lattice constant intermediate that of an indium antimonide active layer and the elemental semiconductor, the active layer tends to be of higher quality than if grown directly on the elemental semiconductor and of attendant higher electron mobility. Higher electron mobility, as mentioned, leads to higher magnetic sensitivities. Indium antimonide has a significantly larger lattice constant than indium arsenide, as can be seen in Figure 13. As a result, the benefits in improved electron mobility from using the intermediate layer may not be as dramatic for indium arsenide active layers as they are for indium antimonide active layers. Reference is now made to Figure 1 which shows a single magnetoresistor unit that comprises a rectangular epitaxial indium antimonide mesa layer 10 that is disposed on a higher energy band gap epitaxial compound semiconductor layer 12, as for example gallium arsenide. Layer 12 should have an energy band gap higher than that of silicon and preferably be a monocrystalline III-V compound semiconductor material having a lattice constant between that of silicon and indium antimonide. Gallium arsenide is such a compound semiconductor. The gallium arsenide epitaxial layer 12 is, in turn, disposed on an intrinsic elemental semiconductor crystal body such as a monocrystalline wafer of silicon or germanium. By "epitaxial", it is meant that the layer is monocrystalline as deposited on the surface it contacts. By "intrinsic", it is meant that the semiconductor material is undoped. This means that the material is not intentionally doped. However, since no semiconductor can be made perfectly pure, some residual impurities are always present, although for silicon the concentration of electrically active impurities may be reduced, for example, to well below 10 13 cm -3 . However, there is a tradeoff, since the cost of the silicon is greater as its purity is made greater. The right and left opposite edges of the rectangular indium antimonide mesa shown in Figure 1 are the long edges of the mesa rectangle. These edges respectively have metal electrodes 16 and 18 formed thereon. The dimensions of the mesa rectangle ordinarily are a matter of design choice. However, generally speaking, the length of the rectangular sides under gold electrodes 16 and 18 are generally longer than the other two sides. Some of the principles involving dimensions of such rectangular areas and for methods of forming a plurality of serially connected but integrated areas of this type are described in U.S. Patent 4,926,154 issued May 15, 1990 to some of the inventors named in this patent application. The gallium arsenide layer 12 can be of any thickness up to about two microns. If the gallium arsenide layer 12 is used, it should be of a thickness of approximately 0.01 to 2.0 µ m. The indium antimonide layer would nominally be about two microns thick. However, it is preferred that it be as thin as is practical. Because of lattice mismatch, indium antimonide layer 10 needs to be at least about 0.5 µ m thick if grown directly on silicon or even if grown on a gallium arsenide layer. Use of the intermediate layer 12 is particularly important when germanium substrates are used because of germanium's especially low energy band gap and consequent high conductivity. Otherwise, only very thick layers 10 of indium antimonide will have to be used. This is objectionable. On the other hand, in order to maintain preferred magnetoresistor resistances and to keep manufacturing costs down, thickness of the indium antimonide is generally not allowed to exceed about 5 µ m. It is generally preferable to use indium antimonide thicknesses of less than 3 µ m, and most preferably do not allow them to exceed about 2 µ m. It is understood that there could possibly be some applications where someone might want to use thicker indium antimonide. However, in most commercial applications, one would want to use as low a thickness of indium antimonide as is practical, while still obtaining reasonable average electron mobility. By "average" electron mobility is meant the average electron mobility through the entirety of the thickness and area of a given film, as for example the entire area and thickness of mesa layer 10. In Figure 1, a voltage difference is applied to electrodes 16 and 18 from a source (not shown) which is effective to provide an electron flow between electrodes 16 and 18 through indium antimonide layer 10. As indicated above, the voltage difference between electrodes 16 and 18 concurrently subjects the intrinsic elemental semiconductor crystal 14 to electric fields. These electric fields can be quite strong, especially if transient voltages can occur. It is conceivable that a constant current voltage source could apply quite high voltages, for example if it was turned on before its terminals are connected to electrodes 16 and 18, or if an open circuit momentarily occurs with the electrodes. In any event, if layer 12 is of a higher energy band gap material than silicon, as for example gallium arsenide or indium phosphide, layer 12 becomes substantially higher in resistivity than substrate 14. Consequently, a corresponding proportion of an electric field resulting from voltage applied to electrodes 16 and 18 will be dropped through the higher resistance layer 12. Hence, the elemental semiconductor crystal 14 will see a significantly lesser electric field. In such instance, the higher energy band gap layer 12 provides a significant electric field protection, or electric field reduction, for the substrate material 14. Concurrently, parasitic current flow through substrate 14 is reduced. Gallium arsenide or indium phosphide is preferred as the intermediate layer 12 because the techniques for depositing high quality indium antimonide on them are well known. This leads to higher yields and, of course, lower cost. On the other hand, it is recognized that a wide variety of other compound semiconductors could be used for layer 12 as, for example, aluminum arsenide, aluminum gallium arsenide, aluminum indium antimonide, aluminum gallium antimonide and aluminum gallium arsenide antimonide. All of these materials not only have energy band gaps higher than that of silicon and germanium but also have a lattice constant between indium antimonide and the elemental semiconductors germanium and silicon. A graph showing energy band gap and lattice constant for such compound semiconductors is shown in Figure 13. If indium antimonide is grown on such compound semiconductor layers, the resultant indium antimonide should have a higher electron mobility and therefore a higher magnetic sensitivity than if it were grown directly on silicon. If the energy band gap is higher, parasitic losses should be lower and electric fields in the substrate reduced. In the case of an indium arsenide active layer, an aluminum gallium antimonide buffer layer 12 is especially useful since it nearly lattice matches to indium arsenide. Pure GaSb is undesirable since it forms a Type II heterojunction with indium arsenide with many low mobility holes. Pure AlSb is undesirable since it is very chemically reactive with air. Hence, Al x Ga 1-x Sb with 0.3 ≤ x ≤ 0.5 is preferred. Furthermore, the quaternary Al x Ga 1-x As y Sb 1-y can be exactly lattice matched to indium arsenide, with 0.3 ≤ x ≤ 0.5 and 0.05 ≤ y ≤ 0.15. One might expect that layer 12 should be of considerable thickness, to minimize substrate interaction with the active layer. This is not true for gallium arsenide and indium phosphide. Thicker intermediate layers are objectionable. This may be due to differences in physical properties with the substrate and/or the active layer. Preferably, layer 12 is generally less than about two microns thick. This provides adequate field reduction but does not introduce damaging side effects that would offset the benefit this layer provides in field reduction, parasitic current reduction and lattice matching. If the gallium arsenide is in excess of about 2 µ m, one side effect is that catastrophic effects occur, such as cracking, flaking and the like, to the gallium arsenide layer. Reference is now to made to Figure 2 which shows an indium antimonide rectangular layer 10 directly on a silicon substrate 14. The rectangular layer is the same as described in Figure 1. For that reason, the same reference numeral is used. Analogously, silicon substrate is similar to the substrate 14 in Figure 1, hence a similar reference numeral is used. This same pattern of repeating reference numerals is used in the following drawings as well, to connote that the referenced parts are similar to what has already been described. The embodiment shown in Figure 2 does not include the intermediate layer 12 shown in Figure 1. Indium antimonide layer 10 is thus a rectangular epitaxial mesa that is grown directly on silicon substrate 14. It has metal electrodes 16 and 18 on its opposed long sides, similar to Figure 1. Metal contacts are preferably gold-germanium or gold-tin electrodes but can be of any other metal known and acceptable as a contact metal to indium antimonide. Electrodes 16 and 18 are connected to a voltage source having overvoltage protection in its circuitry. The voltage source 17 has means to limit ordinarily applied voltages to a safe value with respect to electric fields generated in the silicon substrate. It also has means to prevent transient voltages from exceeding that value. Figure 2 therefore illustrates a technique by which an indium antimonide active layer 10 can be disposed directly on an intrinsic silicon substrate 14. Preselected voltages can be applied between electrodes 16 and 18 without detrimentally affecting the underlying silicon substrate. As previously indicated, an indium antimonide layer of moderately high electron mobility can be formed on silicon. In addition, even under extensive thermal cycling, the electron mobility remains high even though there is a vast difference in thermal expansion coefficient between the active layer and the substrate. Such a device can be formed if the indium antimonide layer is maintained at a thickness of about 3 µ m or less. On the other hand, because of the lattice mismatch between silicon and indium antimonide, it is likely that the indium antimonide layer will have to be at least about 0.5 µ m thick before indium antimonide of high mobility can be deposited. Accordingly, it is preferred that the indium antimonide layer 10 be about 0.5 to 3.0 µ m thick. The maximum voltage to which electrodes 16 and 18 can be subjected depends upon factors such as how far apart the electrodes are on the silicon substrate and on what the temperature is at the time the voltage is applied. By way of example, for a voltage of about 12 volts at a temperature of about 300K, a minimum spacing between electrodes 16 and 18 of about 0.1 mm or more is suitable, especially if electrodes 16 and 18 overlap the ends of layer 10 onto the silicon substrate 14 as shown in Figures 3 and 4. This not only avoids dielectric breakdown through the substrate 14 if voltage transients much larger than 12 volts occur, but also keeps the electric fields due to the 12 volt bias small enough to minimize leakage currents through the substrate 14. Figure 2 illustrates that one can limit voltage applied to a single magnetoresistor cell to prevent shorting through substrate 14. On the other hand, as shown in Figures 3 and 4, and also as shown in the aforementioned US Patent 4,926,154 Heremans et al, an integrated magnetoresistor sensor is normally made of a plurality of series connected magnetoresistor units or cells. The series connected units are integrated by simply forming an elongated mesa of indium antimonide and forming a plurality of transverse "shorting bars" 20 at spaced locations along the length of mesa. Metal terminals 16 and 18 of the respective ends of the indium antimonide mesa would be formed at the opposite ends of the elongated indium antimonide mesa at the same time the "shorting bars" 20 would be formed. They can be formed by photolithography of a blanket metal deposition. As shown in Figure 3, when the indium antimonide is disposed directly on top of silicon, some form of electric field protection has to be provided. It is provided very simplistically in this embodiment of the invention by making the indium antimonide layer straight and disposing the terminals 16 and 18 at opposite corners of the silicon substrate 14. This is a very simplistic form of integrated magnetoresistor sensor structure in accordance with this invention. It will necessarily have a relatively short length and low series resistance in any chip of reasonably small size. The indium antimonide is placed diagonally rather than parallel to the edges of the silicon chip to maximize its length and, hence, its resistance. This also minimizes the electric field in the silicon substrate for a given bias voltage. In practice, one normally would make a U-shaped or sinuous type of indium antimonide mesa conformation to obtain the longest length of mesa that can be formed in a given unit area of substrate. However, in many instances with such a construction, the end terminals 16 and 18 end up being disposed side by side on the silicon substrate. In such a construction, one might ordinarily dispose terminals 16 and 18 close to one another. This would subject the silicon substrate portions therebetween to an objectionable voltage difference. In this invention, sinuous mesas can be formed but have to be formed with discretion consistent with the principles described herein. For example, Figure 5 shows how one can almost double the length of the indium antimonide mesa 10 on the substrate 14 without placing either of the terminals 16 or 18 close together. In this instance, one-half of the length of the mesa 10 in Figure 5 is referred to by reference numeral 10a. The other half is referred to by reference numeral 10b. It can be seen that the right-hand ends of the indium antimonide mesas 10a and 10b are covered by an enlarged single "shorting bar" 20a. Incidentally, "shorting bars" 20 are shown coextensive with the mesas. In practice, they could extend off the side edges of the mesa onto adjacent silicon, if the silicon were covered with a dielectric, or other very high electrical resistance layer, as for example silicon oxide. With the V-shaped geometry of the active layer in Figure 5, only the "shorting bars" 20 of low voltage difference are disposed close to one another. In other words, as the voltage difference between "shorting bars" increases, so does their spacing. For convenience, a simple V is shown for this geometry. On the other hand, it is recognized that one might choose to use other rectilinear shapes, curvilinear shapes and other angles of divergence. For example, one could use short undulated mesa sections along a narrow elongated supportive substrate. Such a structure would be analogous to the mesa sections 10a, 10b and 10c in Figure 7 but with sections 10a, 10b, and 10c shorter in length and no trenches 30a and 30b present. Reference is now made to Figure 6B which shows an integrated magnetoresistor sensor of an undulating pattern that is made in accordance with this invention. In this particular form of undulating pattern, one can consider it to be two interconnected "V" shapes such as shown in Figure 5. One could also view this configuration as one in which merely another elongated mesa 10c has been added to the Figure 5 structure and connected to it by an additional enlarged "shorting bar" 20b. In any event, an arbitrary number of additional elongated mesas can be used to obtain any overall length of mesa and attendant resistance in the integrated magnetoresistor sensor. The particular length desired and the particular thickness and width of any mesa leg is a matter of design choice. However, as indicated in connection with Figure 5, it can be seen that the Figure 6B construction increases the spacing between "shorting bars" as the voltage between them increases. Thus, a measure of field reduction in the silicon substrate is produced. As shown in Figure 2, it is desired to give the silicon substrate some measure of over voltage protection. More specifically, it is desired to prevent the silicon substrate from being exposed to voltages in excess of the breakdown voltage of the silicon substrate. One can limit the voltages that will be applied to the magnetoresistor by means of a sophisticated voltage supply source that screens out all overvoltages from transients and the like. However, it might even be simpler to include means directly on the silicon substrate to dissipate the energy of a transient. Also, one might want redundant overvoltage protection on the chip as well. In such instance, one might want to incorporate two zener diodes, on the silicon substrate, such as shown in Figures 6A and 6B. It is also possible to dissipate such energy by means of other components as, for example, a capacitor. These additional components may be monolithically included as shown or affixed to the silicon surface in a hybrid integration form. In any event, it is to be recognized that one can couple the concept of geometry control along with the use of additional components to protect the underlying silicon substrate from undesirable field effects. More specifically, Figure 6B shows two P-type regions 22 and 23 disposed in the upper right-hand corner of substrate 14. P-type regions 22 and 23 are each an island-like region that has an N-type island-like region 24 wholly disposed within it and establishing PN junction 26 therebetween. A blanket silicon oxide layer covers the upper surface of substrate 14. However, it is not shown to avoid overcomplication. A separate island-like metal electrode 28 on the silicon oxide blanket layer makes contact with each N-type island 24 through a window in the silicon oxide layer. Metal portion 28a interconnects the two electrodes 28. Metal electrode 16, having parts 16a and 16b, is also disposed on the blanket silicon oxide layer. Electrode part 16b makes contact with the P-type island through a window in the silicon oxide layer. Electrode part 16b communicates with magnetoresistor terminal 16 by means of integral electrode part 16a. Metal electrode 18 has parts 18a and 18b, all of which are disposed on the silicon oxide layer. Electrode part 18b is in low electrical resistance contact with P-type island 23 through a window in the silicon oxide blanket layer. Electrode part 18b communicates with magnetoresistor terminal 18 by means of integral electrode part 18a. Spikes in voltage occurring at terminal 16 would be readily discharged through the zener diode PN junctions 26. In this manner, voltage spikes are dissipated before they can subject silicon substrate 14 to any electric fields exceeding its dielectric strength. Thus, voltage protection is integral. Reference is now made to Figures 7 and 8, which show still another embodiment of this invention. The embodiment of Figures 7 and 8 show a silicon substrate 14 having three parallel indium antimonide mesas 10a, 10b and 10c. Each of mesas 10a, 10b and 10c have a plurality of transverse "shorting bars" 20 of gold or the like. Mesas 10a and 10b are interconnected at their right end by enlarged "shorting bar" 20a. Analogously, mesas 10b and 10c are interconnected at their left ends by enlarged "shorting bar" 20b. The left end of mesa 10a has terminal contact 16. The right end of mesa 10c has terminal contact 18. The "shorting bars" form a plurality of rectangular magnetoresistor areas or units that are integrally connected in series. Silicon substrate 14 has a deep elongated trench 30a between and parallel to indium antimonide mesas 10a and 10b. It can be seen that the trench 30a starts from a location to the left of terminal 16 and enlarged "shorting bar" 20b and extends almost to enlarged "shorting bar" 20a. If there is a significant voltage difference between terminal 16 and "shorting bar" 20d, it is important that trench 30a have some extension 30a' to the left of them. This increases the resistance between them and the electrical fields in the silicon substrate portions between them. Analogously, it can be seen that there is a trench 30b in silicon substrate 14 between indium antimonide mesas 10b and 10c. Trench 30b has an extension 30b' out beyond the area between "shorting bar" 20a and terminal 18. Extension 30b' is important if a high voltage difference is experienced between enlarged "shorting bar" 20a and terminal 18. Accordingly, the purpose of the trench extension 30b' is analogous to the trench extension 30a'. It can be seen that the other end of the trench 30b extends almost to "shorting bar" 20b. It is not particularly critical that the sides of trenches 30a and 30b be perfectly parallel mesas 10a, 10b and 10c. Further, it is not particularly critical that the trench 30a extend extremely close to enlarged "shorting bar" 20a or that trench 30b extend quite close to enlarged "shorting bar" 20b. The reason for this is that the voltage difference between "shorting bars" on opposite sides of these trenches at this point is relatively small. The same is true with respect to "shorting bars" adjacent to enlarged "shorting bar" 20b. In further analogy and example, while trenches 30a and 30b are shown as having parallel sides, one might choose to make the trench 30a widest at the end 30a' and narrower adjacent enlarged "shorting bar" 20a. Analogously, one might choose to make trench 30b widest at its end 30b' and narrower adjacent enlarged "shorting bar" 20b. This would reduce the field the most where the voltage difference is the highest. Still further, from a manufacturing convenience standpoint, trenches 30a and 30b are of the same depth. Like the width of trenches 30a and 30b, their depth is a matter of design choice, depending on the voltages that are applied to terminal 16 and 18, and more particularly the voltage difference between terminal 16 and enlarged "shorting bar" 20b and the voltage between terminal 18 and enlarged "shorting bar" 20a, as those voltages are applied during use of the magnetoresistor sensor comprised of the individual magnetoresistor units formed in each of mesas 10a, 10b and 10c. It should be recognized that trenches 30a and 30b also increase electrical resistance in substrate 14 between portions of substrate 14 that are respectively under terminals 16 and 18. This increase in electrical resistance can reduce parasitic electrical conduction through silicon substrate 14 between terminals 16 and 18. A reduction in this parasitic current effectively increases sensitivity of the resultant composite magnetoresistor. In this connection, one may choose to make trenches 30a and 30b deeper than what might be required from an electrical field standpoint. Trench 30a, for example, might extend closer to the enlarged "shorting bar" 20a, and even have an extension (not shown) on the opposite side of enlarged "shorting bar" 20a to help pinch current flow. Moreover, for similar reasons, this latter (unshown) extension might extend right out to the edge of substrate 14, as might the opposite end 30a' of trench 30a. In such instance, current could only flow from the silicon portion under terminal 16 into the silicon under mesa 10b by means of a thin silicon web at the bottom of trench 30a or by means of the silicon bridge under enlarged "shorting bar" 20a. Analogously, from the silicon portion under mesa 10b, if mesa 30b is similarly constructed, current could only flow from the silicon under mesa 10b through a thin web under the bottom of trench 30b or the silicon bridge under an enlarged "shorting bar" 20b. All in all, this increases electrical resistance in the silicon between terminals 16 and 18. It should also be mentioned that trenches 30a and 30b could extend through the entire thickness of substrate 14 and become slots. However, this would obviously reduce the structural integrity of substrate 14. Accordingly, in some instances trenches 30a and 30b should not extend completely through substrate 14 and become slots, especially if trenches 30a and 30b are extended at their ends 30a' and 30b' to the edges of the substrate 14, as discussed above. Also, the number of indium antimonide mesa legs 10a, 10b, etc., and attendant trenches 30a, 30b, etc., is arbitrary, as discussed in connection with Figure 6. Two or more indium antimonide mesas of significant length may be used in this design. Reference is now made to Figures 9 and 10 which show still another way to reduce electrical fields in the silicon substrate 14. In addition, this particular embodiment of the invention also substantially eliminates parasitic conduction through the silicon. As previously indicated, a reduction in the parasitic electrical conduction through substrate 14 increases the proportion of current flowing between terminals 16 and 18 that is effected by magnetic field. This effectively increases magnetic sensitivity of the resultant composite magnetoresistor. In Figures 9 and 10, indium antimonide mesa portions 10a, 10b and 10c are closely spaced and parallel on monocrystalline silicon substrate 14. This is similar to what is shown in Figures 7 and 8. On the other hand, in Figures 9 and 10, the indium antimonide layer is disposed on a layered mesa structure 32 consisting of a silicon layer over a silicon dioxide layer. The silicon over silicon dioxide layered structure 32 is shown as a mesa. However, the silicon dioxide portion of Si/SiO 2 layer 32 could also be a thin blanket layer extending beyond mesa 32. However, the thin layer of silicon under the indium antimonide must be shaped as a mesa in order for the device to be improved. Electrical isolation from substrate 14 is provided by means of the insulating silicon/silicon oxide mesa layer 32. Silicon over silicon oxide layer 32 is a continuous S-shaped layer that contains portions 32a, 32b, 32c beneath indium antimonide mesa portions 10a, 10b and 10c. The silicon layer 32 also includes portion 32d under enlarged "shorting bar" 20a and portion 32e under the enlarged "shorting bar" 20b. Silicon oxide layer 32 provides electrical isolation and electric field reduction in the underlying silicon substrate 14. While not shown, the silicon oxide layer has a thin layer of single crystal silicon on it to seed the start of the single crystal indium antimonide that is epitaxially deposited on it. The single crystal silicon on the silicon oxide layer can be a typical silicon-on-insulator (SOI) type of substrate material, of the type that is commercially available. In such materials, the silicon oxide layer may be only 1 µ m thick or less. However, that is sufficient thickness for this invention. SOI materials can be prepared by depositing polycrystalline silicon on the silicon oxide layer which covers all but the edges of a silicon substrate 14 and then zone crystallizing it from one edge. They can also be prepared by deeply implanting oxygen into single crystal silicon followed by thermal annealing, effective to form a sub-surface silicon oxide layer. In any event, there will be a thin single crystal layer between the indium antimonide layer and the silicon oxide layer, permitting one to grow indium antimonide of quality high enough to have appreciable mobility. On the other hand, layer 32 could alternatively be of the single crystal silicon of the SOI material, and the substrate surface shown covered with the silicon oxide layer. This would include the substrate surface portions under layer 32. Such a material could also be formed from commercially available SOI wafers by merely photolithographically etching away the single crystal silicon surface to form trenches in the upper silicon layer or mesas as shown. Still further, mesa 32 could be of a compound semiconductor material, such as gallium arsenide, analogous to that described in connection with layer 12 in Figure 1. It is recognized that layer 32 could be a blanket layer that covers the entire surface of substrate 14, as in Figure 1. If layer 32 consists of a silicon layer on top of a silicon oxide layer, its sheet resistance, or resistivity divided by thickness, becomes very large as the thickness of the undoped silicon layer becomes less than about one micron. On the other hand, if it is an "S" shaped mesa, a further electric field reduction technique can be used in combination with it. The additional field reduction technique is illustrated in connection with Figures 11 and 12. Figures 11 and 12 show a structure similar to that shown in Figures 9 and 10, in which the intermediate epitaxial gallium arsenide layer 12 up to about 2 µ m thick is disposed on a monocrystalline silicon substrate. However, in Figures 11 and 12, a substrate trench structure is also added that converts the substrate into a mesa structure, too. This trench structure is a further refinement of the trench structure shown in Figures 7 and 8. In Figures 11 and 12, the mesa 30 not only has trench-like portions 30a and 30b but also a completely enclosing perimeter trench 30c that interconnects with trench portions 30a and 30b. Accordingly, in Figures 11 and 12, the indium antimonide monocrystalline mesas 10a, 10b and 10c are disposed on the "S" shaped epitaxial gallium arsenide layer. The "S" shaped gallium arsenide layer is, in turn, disposed on an "S" shaped surface portion of the underlying silicon substrate 14. The "S" shaped single crystal silicon substrate surface is defined by the perimeter trench portion 32 and the staggered inwardly extending trench portions 30a and 30b. In the Figures 11 and 12 embodiment of the invention, the monocrystalline gallium arsenide layer provides a buffer layer that not only has a energy band gap higher than that of silicon but also has a lattice constant between that of silicon and indium antimonide. Hence, it serves as a very advantageous lattice buffer layer between the two. The higher energy band gap material reduces electrical fields in the silicon and also reduces parasitic conduction through the silicon between terminals 16 and 18. In addition, the trench or moat structure of Figures 11 and 12 still further reduces electrical fields in the silicon between locations of significant voltage difference in the indium antimonide mesas. It also significantly increases electrical resistance through the silicon substrate between terminals 16 and 18, further reducing parasitic electrical conduction through the silicon. As previously indicated, reducing parasitic conduction in the silicon substrate increases magnetic sensitivity in the resultant magnetic field sensor. One of the more important facets of the embodiment shown in Figures 11 and 12, as well as the embodiment shown in Figures 9 and 10, is that these embodiments of the invention can be made with a much finer geometry and a much closer spacing between terminals 16 and 18 than the other embodiments of this invention. Such a device can be made to have a higher spatial resolution of magnetic sensitivity or made to have a much greater total length of indium antimonide mesa in a given unit area. Such closer spacing means more serially connected individual magnetoresistor units per unit area of silicon wafer. This, of course, means higher total sensor resistance per unit area of substrate, or more sensors of the same resistance per unit area. The latter alternative provides manufacturing cost reduction. It is noted that, in all of the embodiments shown in all of the preceding figures, multiple magnetoresistors (two or more) may be integrated on the same substrate 14. These magnetoresistors may be independently connected at their respective terminals 16 and 18, or some of their terminals (e.g., 16) may be shorted together. Indium antimonide has the zinc blende crystal structure, and silicon has the closely related diamond crystal structure. Accordingly, these materials are fundamentally similar in their crystal properties. However, as indicated in Figure 13, silicon and iridium antimonide have a significantly different crystal lattice constant. Figure 13 is a diagram showing the lattice constant and energy band gap of a variety of elemental and compound semiconductors. In Figure 13, lattice constant is shown in angstroms at 300K as the abscissa. Energy band gap is shown in electron volts at 300K as the ordinate. Silicon has an energy band gap of 1.12 electron volts at 300K. Germanium has an energy band gap of 0.67 electron volts at 300K. Gallium arsenide has a larger energy band gap of 1.43 electron volts at 300K. Consequently, gallium arsenide has an intrinsic carrier density, n i , of about 9 x 10 6 cm -3 at 300K. While silicon has an intrinsic carrier density, n i , of about 1.5 x 10 10 cm -3 , germanium's carrier density, n i , is about 2.4 x 10 13 cm -3 at 300K. It should also be recognized that while there is a significant difference in carrier density between gallium arsenide and germanium, they have a fairly close match in linear thermal expansion coefficient. Accordingly, where thermal cycling is especially severe, germanium may be preferred as a substrate material, but only if a high energy band gap compound semiconductor, such as indium phosphide or gallium arsenide, is interposed between the indium antimonide or indium arsenide active layer and the germanium substrate. Otherwise, the germanium layer can have a parasitic conductivity that partially or even completely masks conductivity changes in the indium antimonide layer due to magnetic influences. The foregoing detailed description shows that the preferred embodiments of the present invention are well suited to fulfill the objects above stated. It is recognized that those skilled in the art may make various modifications or additions to the preferred embodiments chosen to illustrate the present invention without departing from the spirit and proper scope of the invention. For example, other mesa/trench configurations are clearly possible. Accordingly, it is to be understood that the protection sought, and to be afforded hereby, should be deemed to extend to the subject matter defined by the appended claims.

Claims: An electronic apparatus that includes a reduced cost magnetic field sensor of indium antimonide for applications having thermal cycling with wide temperature variation, said apparatus including a monocrystalline substrate (14) of at least one substantially intrinsic elemental semiconductor selected from the class consisting of silicon and germanium, said semiconductor having a given energy band gap and said substrate having a substantially planar monocrystalline surface portion, an epitaxial active layer (10) 0.5 to 5 µm thick of a compound semiconductor selected from the group consisting of indium antimonide and indium arsenide on the substrate surface portion, said compound semiconductor epitaxial layer being configured as an elongated mesa on said substrate surface portion and having an electron mobility of greater than 15,000cm 2 /V(s); at least two electrical conductors (16, 18) respectively contacting spaced portions of said elongated compound semiconductor epitaxial mesa layer (10) for applying a voltage difference between said spaced portions, which voltage difference would form an associated electric field in said elemental semiconductor substrate, an improvement characterized by: field reduction means (10, 12, 17, 20, 26, 30, 32) for limiting the maximum associated electrical field formed in said elemental semiconductor by said voltage difference to a value that does not exceed the dielectric strength of the elemental semiconductor, effective to provide a compound semiconductor magnetic field sensor on a lower cost substrate in said apparatus, which compound semiconductor magnetic field sensor substantially retains its original electron mobility after extensive thermal cycling, and thereby substantially retains its original magnetic sensitivity after such cycling. The electronic apparatus as defined in Claim 1 wherein the field reduction means includes at least one means selected from the group of means consisting of: (a) an epitaxial layer (12) of a substantially intrinsic second compound semiconductor having an energy band gap higher than that of the elemental semiconductor, interposed between said active layer compound semiconductor and said elemental semiconductor substrate; (b) a mesa (10) geometry parallel to said substrate (14) surface that provides significant spacing between mesa portions of significant voltage difference; (c) means (17) for limiting voltage applied between said conductor contacts to less than a voltage which would produce a breakdown electrical field in said elemental semiconductor between any two points along said elongated mesa; (d) at least one shorting bar (20) disposed adjacent the mesa; (e) at least one diode or capacitor junction (26) in electrical communication with at least one of the electrical conductors (16, 18); (f) at least one trench (30) formed in the substrate (14); and (g) at least one layer (32) of an oxide of silicon disposed in the substrate (14). The electronic apparatus as defined in claim 2 wherein the active layer compound semiconductor (10) is indium antimonide and the compound semiconductor layer (12) is at least one member selected from the group consisting of gallium arsenide, gallium aluminum arsenide, indium aluminum antimonide and indium phosphide. The electronic apparatus as defined in claim 3 wherein the gallium aluminum arsenide compound semiconductor is Ga x Al 1-x As, where "x" is 0.6. The electronic apparatus as defined in claim 3 wherein the compound semiconductor layer (12) is a graded through its thickness from gallium arsenide on one face to Ga x Al 1-x As, where "x" is 0.6, in its interior and back to gallium arsenide at the opposite face. The electronic apparatus as defined in claim 5 wherein the interior portion of said compound semiconductor layer (12), that is Ga x Al 1-x As where "x" is 0.6, has a thickness that is about 40% to 60% of the entire thickness of said compound semiconductor layer (12). The electronic apparatus as defined in claim 2 wherein said geometry of said active layer compound semiconductor mesa layer (10) parallel to said substrate surface includes at least two arm-connected v-shaped segments (10a, 10b, 10c) between said contacts. The electronic apparatus as defined in claim 2 wherein the means for limiting voltage applied to said conductor (16, 18) is included in a voltage source which applies the voltage difference between said conductor contacts. The electronic apparatus as defined in claim 1 wherein the magnetic field sensor is a magnetoresistor. The electronic apparatus as defined in claim 2 wherein the magnetic field sensor is a magnetoresistor.

Inventors: GREEN LOUIS, HEREMANS JOSEPH PIERRE, PARTIN DALE LEE, GREEN, LOUIS, HEREMANS, JOSEPH PIERRE, PARTIN, DALE LEE
Applicants: DELPHI TECH INC, DELPHI TECHNOLOGIES, INC.
Application year: 1995
Main classification: G01R33
IPC codes: H01L43, G01R33