Integrated circuit amplifier arrangements

Abstract: In a differential amplifier having a pair of emitter follower outputs, power saving is obtained by switching the pull-down currents so that the emitter followers have to provide current to drive the load only in the on direction. The preceding stage is a cascode stage, so that the switching signals for switching the pull-down currents may be derived from the emitter circuits of the cascode stage output transistors.

Description: The present invention relates to integrated circuit amplifiers , as known e.g. from US-A-4 928 073 or US-A-4 616 189 and in particular although not exclusively the invention relates to a preamplifier circuit suitable for prescalers fabricated on high speed bipolar processes. The proposed circuit is also suitable as a differential clock (or data) buffer for ECL and CML logic, limiting amplifier, or LO driver for active mixer circuits etc. The circuit technique was developed to minimise power consumption in the preamplifier of low voltage prescalers. In this application, amplification of low level RF input signals is required to establish clock drive signals suitable for driving the first divider circuits. According to the present invention in an integrated circuit amplifier arrangement comprising a differential cascode stage followed by a pair of emitter followers to inputs of which the outputs of said differential cascode stage are connected respectively, there are provided respective transistor switching means in the emitter circuits of said emitter followers, said switching means being controlled in dependence upon signals derived from said differential cascode stage. Amplifier arrangements in accordance with the present invention will now be described by way of example with reference to the accompanying drawings, of which Figures 1 and 2 show two embodiments. The basic circuit principles are described with reference to Figure 1. From this it can be seen that the preamplifier consists of two sections. The input is a differential cascode stage, incorporating transistors Q1 to Q4, which provides the main voltage amplification. A low impedance output drive stage is then provided by means of emitter followers Q7 and Q8 with a switched pull down current. Power saving is obtained by the switching of the emitter follower pull down current. This directly results in a saving of half the current consumption in this section, the magnitude of this current being chosen to be sufficient to provide the negative output slew rates required. Due to the switching of the pull down current, the emitter follower transistors now only have to provide current to drive the load (on the output terminals) on the positive going transitions. Previously the emitter followers would have had to drive the load and overcome the pull down currents. A benefit resulting from this reduced loading of the emitter followers is to reduce their drive requirements on the previous cascode stage, hence reducing its power consumption. Previously other circuits have been proposed that switch the emitter follower tail currents. The novelty of this proposal is in the utilisation of signals appearing on the emitters of the cascode transistors Q3 and Q4 to provide the base drive to switching transistors Q5 and Q6. Note that no additional power consuming bias circuitry has been required to provide the correct bias conditions for these transistors. Another benefit of utilising this drive to the current switching transistors is to minimise the time delay in this signal path, hence improving the speed power product of the overall circuit. In practice improved performance can be obtained by matching the delays in the primary signal path to that of the switching of the emitter pulldown current. This is achieved by delaying the switching of Q5 and Q6 by means of drive limiting resistors R5 and R6. In practice the differential voltage at the emitter terminals of Q3 and Q4 is insufficient to fully switch the current switching transistors Q5 and Q6, particularly with low level input signals. A larger signal to drive these transistors is generated by including resistors R1 and R2. Since these resistors can be kept to relatively low values (compared to the collector resistors R3 and R4), a minimal detriment due to miller effect around Q1 and Q2 will result. Potentially the active transistors Q3, Q4, Q7 and Q8 could fully turn off resulting in indeterminate emitter voltages. This may be overcome by the inclusion of resistors R7 and R8 or alternatively low value current sources to ground (as shown in the output stage of Figure 2). These enhancements help to control maximum output amplitude and recovery times (off to on time) of the above transistors, resulting in improved performance over frequency and with unsymmetrical drive waveforms. Figure 2 shows how two preamplifier stages have been biased and cascaded in a practical prescaler circuit. Resistors R20, R21, R29 and R30 have been added to provide additional damping when driving capacitive loads.

Claims: An integrated circuit amplifier arrangement comprising a differential cascode stage (Q1,Q2,Q3,Q4) characterized in that said cascode stage is followed by a pair of emitter followers (Q7,Q8) to inputs of which the outputs of said differential cascode stage are connected respectively, wherein there are provided respective transistor switching means (Q6,Q5) in the emitter circuits of said emitter followers, said switching means being controlled in dependence upon signals derived from said differential cascode stage. An integrated circuit amplifier arrangement comprising first and second bipolar transistors (Q1,Q2) having their emitter electrodes connected together and to a bias current source (Q9) to form a differential amplifier stage, third and fourth bipolar transistors (Q3,Q4) having their emitter electrodes connected respectively to the collector electrodes of the first and second transistors, characterized in fifth and sixth bipolar transistors (Q7,Q8) connected as emitter followers between collector circuits of said third and fourth transistors respectively and differential outputs of the amplifier arrangement, and seventh and eighth bipolar transistors (Q5,Q6) having their collector electrodes connected to the emitter circuits of the fifth and sixth transistors respectively and having their base electrodes connected to the collector circuits of the second and first transistors respectively. An integrated circuit amplifier arrangement in accordance with Claim 2 wherein the emitter electrodes of said seventh and eighth transistors are connected together and to a bias current source. An integrated circuit amplifier arrangement in accordance with Claim 2 or Claim 3 wherein respective resistor means are connected between the emitter electrodes of said third and fourth transistors and between the emitter electrodes of said fifth and sixth transistors. An integrated circuit amplifier arrangement in accordance with Claim 2 or Claim 3 wherein respective resistive load means are connected between the collector electrode of said first transistor and the emitter electrode of said third transistor and between the collector electrode of said second transistor and the emitter electrode of said fourth transistor, the base electrodes of the seventh and eighth transistors being connected to the collector electrodes of said second and first transistors respectively.

Inventors: LAWS PETER GRAHAM, LAWS, PETER GRAHAM
Applicants: MITEL SEMICONDUCTOR LTD, MITEL SEMICONDUCTOR LIMITED
Application year: 1994
Main classification: H03F3
IPC codes: H03F1, H03F3