Interpolation method and apparatus for improving registration adjustment in a projection television system

Abstract: The nonlinear, deflection waveform used improve registration in a three picture tube projection television system is produced using interpolation of stored data setting points by first performing a reduced number of high-order interpolation calculations using the setting points and then performing low-order interpolation calculations either between two calculated high-order interpolated data points or between one of the calculated high-order interpolated data points and one of the setting points. This results in reducing the work load on the central processing unit in the registration system. In addition, a reduced bit-size requirement for the interpolation portion of the registration is obtained by storing registration data of a first bit size and then adding bits below the original LSB for the interpolation calculation prior to performing the digital to analog conversion.

Description: The present invention generally relates to a method and apparatus for performing a registration adjustment for correcting picture distortion and colour shifts occurring in a projection television and, more particularly, to an interpolation method for improving the registration adjustment process. Recently, various types of projection television sets for displaying a picture on a large size screen with high precision have been practically utilized. Figs. 5A and 5B of the accompanying drawings schematically show a structure of this sort of projection television 1, in which SC indicates a screen on which a picture or image is projected. Individual light projecting units that project each of a red component (R), a green component (G), and a blue component (B) of the primary colour picture are provided on the rear side of this screen SC, which constitutes a so-called rear projection television combined with a screen. The light projecting unit includes cathode ray tubes (CRTs) for producing the respective primary picture light, deflection yokes DY for deflecting electron beams of these CRTs, and focusing lenses CD for focusing the primary colour picture light formed by the CRTs onto the screen SC. The respective primary colour picture light irradiated from the light projecting unit is projected via a rear-mounted reflection mirror to the screen SC. The screen can be a lenticular screen constructed as a Fresnel lens, for example. It should be noted that when the reflection mirror M is not employed, such as in the structure shown in Fig. 6, the respective primary colour picture light is directly projected from the rear side of the screen SC. As is apparent from the structures shown in Figs. 5A, 5B, 6, an optical system is so constructed in the rear projection television 1 with such a structure that the picture light is obliquely projected to the screen SC. In other words, since the optical system is asymmetrically arranged with respect to the screen in the rear projection television 1, the picture light projected from the CRTs must be previously distorted in such a manner that the distortion components caused by this asymmetrical arrangement are cancelled in order to project proper pictures without distortion. Distortion of the projected picture image for cancelling asymmetry in the optical system will be referred to as registration correction. A circuit for performing this registration correction is employed in the rear projection television 1 having the above-described structure, and the structure of the rear projection television 1 will now be explained with reference to Fig. 7 in which a video signal processing circuit 2 separates a video signal inputted from a video signal input terminal Vin into R, G, B signals. Video output circuits 3-1, 3-2, 3-3 supply the red component (R), green component (G), blue component (B) of the respective primary colour pictures to the red CRT, green CRT, and blue CRT, respectively. A sync separating circuit 4 extracts a horizontal synchronization signal H and a vertical synchronization signal V from the video signal and outputs these sync signals. A horizontal oscillating circuit 5 produces a horizontal oscillating signal in response to the horizontal sync signal H from the sync separating circuit 4 and a vertical oscillating circuit 6 produces a vertical oscillating signal in response to the vertical sync signal V from the sync separating circuit 4. A horizontal deflection output circuit 7 produces a horizontal deflection signal in accordance with the horizontal oscillating signal and supplies the horizontal deflection signal to the horizontal deflection yoke of the respective CRTs. A vertical deflection output circuit 8 produces a vertical deflection signal in accordance with the vertical oscillating signal and supplies the vertical deflection signal to the vertical deflection yokes of the respective CRTs. A high-voltage output circuit 9 produces a high voltage based upon the horizontal oscillation signal and applies this high voltage to the anode electrodes of the respective CRTs. A registration correction waveform generating circuit 10 generates a registration correction waveform in accordance with the horizontal deflection signal and the vertical deflection signal, by which asymmetry of the projection optical system is eliminated. This correction waveform corresponds to a signal waveform for defining picture or image distortion. A registration output circuit 11 supplies the correction waveform to a sub-deflection yoke DY1 of each of the three CRTs. The sub-deflection yoke DY1 distorts the picture light projected onto the screen SC in response to the correction waveform, so as to cancel the asymmetry of the optical system, thereby forming a proper image without any distortion on the screen SC. Therefore, one approach to improving image registration in a projection television is to generate a correction waveform according to some non-linear function that can alter the deflection of the beam in the cathode ray tube, so that such altered beam when combined with the image distortion caused by the arrangement of the respective tubes relative to the screen will result in a corrected image. This approach is seen as an analog approach to providing image registration correction. On the other hand, digital deflection control systems are known, such as those described in U.S. Patents 4,672,275 or 4,754,204 or 5,138,442, for example. Thus, it is also possible to provide a digital correction signal for use in such a digital deflection system. In both of these two approaches there is the problem of the overall size of the circuitry needed to calculate and interpolate the correction waveform, either analog or digital. On the one hand, when providing digital correction demands are placed on the central processing unit of the microcomputer and, on the other hand, the size and speed of the digital memory can become prohibitive. Interpolation is one method to arrive at the correction waveform and it known that interpolation can become complicated and time consuming, especially higher order interpolation. Similarly, digital calculations of the correction waveform are limited in their accuracy by the bit size of the data word used in the calculations. Takashi Tsurumoto: "FULL DIGITAL COVERGENCE SYSTEM FOR HDTV", IEEE Transactions on Consumer Electronics, vol 37, No 3, 1 August 1991, New York, upon which the precharacterising portions of appended claims 1 and 4 are based, describes a covergence system in which actually adjusted points are stored in an EEPROM, intermediate points calculated by parabola approximation are stored in RAM and output points are calculated using linear interpolation. It is an object of the present invention to provide a method and apparatus for registration correction in a projection television system that can reduce or eliminate the drawbacks inherent in the prior art. The present invention has been made in an attempt to solve the above-described drawbacks and has an object to provide a data interpolating method and a data interpolating apparatus with short processing time required to execute an interpolation calculation, and also to eliminate the requirement for a non-volatile memory having a large memory capacity. As previously explained, since resolution of the adjustment points is equal to that of the interpolation data, when resolution of the interpolation points is, for instance, 12 bits the non-volatile memory requires a memory capacity corresponding to 12-bit resolution of the adjustment points. Also, the larger the capacity of the non-volatile memory, the higher the cost thereof. Accordingly, the cost of the entire system would also be increased. According to the present invention, there is provided a method of interpolating between data points of setting data used in a television apparatus, the method comprising the steps of: reading out from a non-volatile memory setting data allocated to each of a plurality of data points; performing high-order interpolation with a CPU by using said setting data read out from said non-volatile memory wherein at least three successive respective data points are used for performing high order interpolation calculation and for obtaining high-order interpolation data; writing said high-order interpolation data into a memory; reading out said high-order interpolation data from said memory; and performing low-order interpolation calculation with a hardware constructed calculating circuit by using said setting data and said high-order interpolation data wherein each of said setting data and said high-order interpolation data are used for performing low-order interpolation calculation and for obtaining low-order interpolation data; characterised by: preparing said setting data by adjusting said television apparatus such that the picture is substantially properly displayed; and writing said setting data into said non-volatile memory at the plurality of data points; wherein the memory to which said high-order interpolation data is written is the non-volatile memory and said high-order interpolation data is read out from said non-volatile memory with said setting data. According to another aspect of the present invention, there is provided a data. interpolating apparatus for setting data corresponding to registration correction waveform, the apparatus comprising: setting data reading means for reading out from a non-volatile memory setting data allocated to each of a plurality of data points along the waveform; a CPU for performing a high-order interpolating calculation to the setting data read out from the non-volatile memory using at least three successive respective data points and for obtaining high-order interpolation data; interpolation data writing means for writing said high-order interpolation data to a memory; interpolation data reading means for reading out said high-order interpolation data from said memory; and a hardware constructed calculating circuit for performing low-order interpolation by using said setting data and said high-order interpolation data and for obtaining low-order interpolation data; characterised by adjusting means for preparing setting data by substantially properly displaying a picture; setting data writing means for writing said setting data to the non-volatile memory; wherein the memory to which said interpolation data writing means writes said high-order interpolation data is said non-volatile memory; and said interpolation data reading means is for reading said high-order interpolation data from said non-volatile memory with said setting data. As a preferable aspect, the high order interpolating means causes said setting data corresponding to the respective data points and said first interpolation data interpolated among said data points to be temporarily stored into storage means. The above-described high order interpolating means and the low order interpolating means include storage means, respectively, each of which temporarily stores the setting data corresponding to the respective data points, and said first and second interpolation data interpolated among said data points. In regard to problems encountered in systems using digital deflection control systems, the present invention provides a system wherein a bit number of registration adjusting data for 3 primary colour picture signals is "n", m-bit data is added to data smaller than LSB of said data having the bit number of "n", which will then be converted into (n+m)-bit data. An interpolation is carried out with the value of said (n+m)-bit data, thereby outputting (n+m)-bit interpolation data, and said interpolation data is converted via a D/A converter into an analog signal which will then constitute deflection correction data for each projection tube. Also, a colour image appliance is constructed of a registration correction waveform generating unit for employing such a registration interpolating method. In the data interpolating method according to one aspect of the present invention, the high order interpolation calculation is performed relative to the setting data allocated to the respective data points at the high order interpolation step, and the first interpolation data calculated by this interpolating calculation is interpolated among the respective data points. At the low order interpolation step, the interpolation is calculated between either the setting data and the first interpolation data, or two pieces of the first interpolation data based on the second interpolation data calculated by the low order interpolating calculation. As a consequence, the processing time required for the interpolating calculation is shortened and also a conventional non-volatile memory having such a large memory capacity is no longer required. As the capacity of the memory for setting resolution of the sample point can be reduced, it is possible to realize the system with a low-cost memory. Also, since resolution of the adjustment points become coarser than that of the prior art, the adjustment time can be shortened. As previously described, in accordance with the present invention, the high order interpolation calculation is performed to the setting data allocated to the respective data points at the high order interpolation step, and the first interpolation data calculated by this interpolating calculation is interpolated among the respective data points. At the low order interpolation step, the interpolation is calculated between either the setting data and the first interpolation data, or two pieces of the first interpolation data based on the second interpolation data calculated by the low order interpolating calculation. As a consequence, the processing time required for the interpolating calculation is shortened and also such a conventional non-volatile memory having a large memory capacity is no longer required. As previously described, in accordance with the colour image apparatus and the registration interpolation method thereof of the present invention, the capacity of the non-volatile memory for setting the adjustment points can be reduced, and the system may be realized with employment of a low-cost non-volatile memory. Furthermore, although resolution of the adjustment points becomes more or less rough, the interpolation errors may be set within the allowable range and the adjustment time required to input the setting data may be shortened. The invention will be further described by way of non-limitative example with reference to the accompanying drawings, in which:- Fig. 1 is a block diagram of a data interpolating apparatus according to an embodiment of the present invention; Fig. 2 is a flow chart for showing the operation of the embodiment of Fig. 1; Fig. 3 is a diagram useful in explaining an interpolation mode of the embodiment of Fig. 1; Fig. 4 is a diagram also useful in explaining an interpolation mode of the embodiment of Fig. 1; Figs. 5A and 5B are diagrams useful in explaining the structure of a known rear projection television; Fig. 6 is a diagram useful in explaining the structure of another known rear projection television; Fig. 7 is a block diagram of an electric structure of a rear projection television having a correction waveform generator; Fig. 8 is a block diagram of a structure of a registration correction waveform generating circuit; Fig. 9 is a flow chart indicating operation of the registration correction waveform generating circuit of Fig. 8; Fig. 10 is a block diagram of another structure of a registration correction waveform generating circuit; Fig. 11 is a flow chart indicating operation of the registration correction waveform generating circuit of Fig. 10; Figs. 12A and 12B are diagrams useful in explaining the interpolation mode; Fig. 13 is a circuit block diagram of a rear projection television according to an embodiment of the present invention; Fig. 14 is a circuit block diagram of a portion of the registration correction waveform generating unit in the system of Fig. 13; Fig. 15 schematically shows a case in which 4-bit additional data is added to perform the interpolation calculation process; Fig. 16 is a flow chart representing a process operation effected in the registration correction waveform generating unit in the system of Fig. 13; Fig. 17 schematically represents one example of interpolation data calculated by the interpolation calculation process; and Fig. 18 is a circuit block diagram for constituting the registration correction waveform generating unit shown in Fig. 7. Fig. 1 is a block diagram of an arrangement of a registration correction waveform generating circuit 10 according to one embodiment of the present invention. Other similar arrangements are shown in Figs. 8 and 10 and the same reference numerals shown in the related units of Fig. 8 and Fig. 10 are employed as those for indicating the same or similar components, and explanations thereof are omitted. Referring to Fig. 8 first, one arrangement of a registration correction wave generating circuit will be explained, in which a CPU 10a controls various portions of the circuit. The CPU 10a produces registration setting data and interpolates this setting data to calculate the interpolation data. An electrically writable and erasable non-volatile memory (EEPROM) 10b is provided in which the registration setting data output from the CPU 10a is written in response to an address signal supplied from a timing generator 10d. This timing generator 10d generates address signals corresponding to the horizontal sync signal H and the vertical sync signal V. A static RAM 10C is provided into which the setting data and the interpolation data are written in response to the above-described address signal. That is to say, the CPU 10a performs the high order, more than second order, interpolation calculation relative to the registration setting data read out from the EEPROM 10b, whereby both the calculated interpolation data and the above-described setting data are sequentially written into the static RAM 10c in response to the address signals corresponding to the horizontal sync signal H and the vertical sync signal V. A D/A converter 10e converts the setting data and the interpolation data read out from the static RAM 10c under control of the CPU 10a into the respective registration correction waveform signals to be outputted. It should be noted that the registration correction waveform generating circuit 10 with such an arrangement generates correction waveforms for the red component (R), green component (G), and blue component of the respective primary colour pictures, and supplies the correction waveforms to the sub-deflection yokes DY1 arranged for the respective colour components. The generating circuit 10 with this arrangement generates the correction waveforms based upon the operations shown in Fig. 9. In other words, when the rear projection television is set to the registration adjusting mode, the process operation by the CPU 10a is advanced to a step Sa1 at which an initial registration adjustment is executed. This initial registration adjustment corresponds to such an adjustment that picture light projected from the respective CRTs onto the screen is displayed with substantially proper conditions. The CPU 10a writes the setting data produced in correspondence with this adjusting operation into the EEPROM 10b. Subsequently, steps Sa2 to Sa4 represent operation for such a case that the rear projection television displays the normal image after the above-described initial registration adjustment. In this case, when the process operation is first advanced to the step Sa2, the CPU 10a reads the setting data obtained by the above-described initial registration adjustment from the EEPROM 10b, and then the process operation is advanced to the next step Sa3. At the step Sa3, the read setting data are interpolated based on the more than second order function, thereby producing the interpolation data. This interpolation data is produced in such a manner that, as represented in Fig. 12A, for example, the setting data which are indicated by white dots in this figure, are allocated on the horizontal scanning line in each of preselected dot intervals, and the registration correcting amounts corresponding to the respective display dots among these setting data are obtained by way of the interpolation calculation. Then, the interpolation data obtained by the interpolation calculation are written into the static RAM 10c together with the setting data, and the process operation is advanced to the next step Sa4. When the process of the CPU 10a is advanced to the step Sa4, the setting data and the interpolation data are successively read from the RAM 10c in accordance with the address signals corresponding to the horizontal sync signal H and the vertical sync signal V. These data are supplied to the D/A converter 10e, thereby being converted into analog signals which will then be supplied as the registration correction waveforms to the sub-deflection yokes DY1. As a result, correct pictures from which picture distortion caused by asymmetry of the optical system has been eliminated are projected onto the screen SC. Now, one example of interpolation data obtained by the above-described interpolation calculation will be explained with reference to Figs. 12A and 12B. First, Fig. 12A represents the display screen and indicates a relationship between the setting data for forming the display dots and the interpolation data. In Fig. 12A, the white dot corresponds to a display dot to which the setting data has been allocated, and the black dot is a display dot indicative of the interpolation data interpolated in accordance with the white dots. In this case, the white dots constituting the setting data are set for every 8 dots along both the horizontal and vertical directions, and the interpolation data or interpolation levels are calculated at the black dot positions by the interpolation calculation based on the more than second order function with the employment of at least more than three setting data. For instance, as shown in Fig. 12A, when the display dots (1,1) to (1,9) are interpolated in correspondence to the first horizontal scanning line, as shown in Fig. 12B, the white dots (1,1), (1,9) and (1,17) are employed as the setting data, and the more than second order interpolation calculation is carried out, so that the interpolation levels in the seven black dots among these white dots are successively interpolated. In the generating circuit 10 with the structure as shown in Fig. 8, the setting data produced by the initial registration adjustment are written into the EEPROM 10b, the interpolation data obtained from the interpolation calculation during the normal use are written into the RAM 10c together with the setting data, and then picture distortion is corrected in accordance with these data. Alternatively, as illustrated in Fig. 10, it is possible to constitute such an arrangement that the setting data are obtained during the initial registration adjustment to perform the interpolation calculation, and these setting data are written into the EEPROM 10b together with these obtained interpolation data. In the generating circuit constructed according to another arrangement and shown in Fig, 10, the correction waveforms are produced based upon an operation shown in Fig. 11. That is to say, when the rear projection television is set to the registration adjustment mode, the process operation of the CPU 10a is advanced to a step Sb1 at which the registration adjustment is performed. In this registration adjustment step, while a user observes the screen, the user manipulates a remote controller or a key switch so that the picture light projected from the respective CRTs onto the screen SC is properly displayed. Next, when the process operation is advanced to a step Sb2, the CPU 10a generates the setting data in response to the above-described adjustment operation, and writes the setting data into the EEPROM 10b. Then, the process operation is advanced to the next step Sb3. At this step Sb3, based on the setting data obtained by the registration adjustment, the interpolation calculation is carried out in the condition as shown in Fig. 12, thereby producing the interpolation data. Then, the interpolation data obtained by the interpolation calculation are written into the EEPROM 10b. Subsequently, at a step Sb4, the setting data and the interpolation data are sequentially read out from the EEPROM 10b in response to the address signals corresponding to the horizontal sync signal H and the vertical sync signal V. These data are supplied to the D/A converter 10e, thereby producing the registration correction waveforms which will then be supplied to the sub-deflection yokes DY1. As a consequence, the proper pictures from which the picture distortion caused by asymmetry of the optical system has been removed are projected onto the screen SC. A different point of the embodiment shown in Fig. 1 from the second structure shown in Fig. 10 is that a calculating circuit 10f for performing first order, that is, linear, interpolation by means of hardware is employed. The calculating circuit 10f reads out either the setting data, or the high order interpolation data stored in the EEPROM 10b, and then interpolates data between the read-out setting data and the high order interpolation data by way of the first order interpolation, thereby producing low order interpolation data. On one hand, in the registration correction waveform generating circuit 10 having the arrangement of Fig. 8, the respective setting data are produced during the registration adjustment. While these setting data are interpolated with the interpolation data by way of the interpolation calculation during the picture projection, the correction waveforms are produced based upon the interpolation data and the setting data, whereby distortion of this picture is corrected. As a consequence, there are problems in that the load of the CPU 10a becomes large, and a lengthy time period is required to execute the high order interpolation calculation. Also, there are other drawbacks in that the circuit arrangement becomes complex because the setting data and the interpolation data must be read/written from/into the EEPROM 10b and the RAM 10c, resulting in higher product cost. On the other hand, in the generating circuit 10 with the structure of Fig. 10, since both the setting data and the interpolation data are generated together during the registration adjustment, delays in the interpolation calculating time required to produce the interpolation data may be negligible. Nevertheless, the non-volatile memory EEPROM 10b having such a large memory capacity is required in order to store the setting data and the interpolation data, corresponding to the number of display dots for a single picture. There is a drawback that higher product cost is induced by employing such a non-volatile memory a large memory capacity. With reference to Figs. 2 to 4, an operation of the embodiment equipped with the calculation circuit 10f will now be described. First, when a rear projection television on which this embodiment is mounted is set to the registration adjustment mode, a process operation of a CPU 10a executes a step Sc1 shown in Fig. 2 to perform an initial registration adjustment. The initial registration adjustment implies that, as previously stated, such an adjustment is carried out to substantially properly display picture light projected from the respective CRTs onto the screen SC. For example, while a user observes a screen, either a remote controller or a key switch is operated by the user, whereby the picture light projected from the respective CRTs to the screen SC can be substantially properly displayed thereon. Subsequently, when the setting data corresponding to such an initial registration adjustment, namely the setting data for properly displaying the picture light is produced, the process operation of the CPU 10a is advanced to a step Sc2. It should be noted, as shown by the white dots of Fig. 3, that this setting data is produced in correspondence with each of the predetermined dot intervals on the respective horizontal scanning line in the display screen. Then, when the process operation is advanced to a step Sc2, the setting data produced in response to the adjustment operation is written into the EEPROM 10b corresponding to the non-volatile memory, and the process operation is advanced to the next step Sc3. At step Sc3, at least three pieces of setting data are read out from the EEPROM 10b for every horizontal scanning line, and high order interpolation data are produced among these setting data by way of more than second order, that is, high-order interpolation calculations are used to perform the interpolation. It should be understood that as indicated by the black dots of Fig. 3, the high-order interpolation data represents a correction amount of registration at a display dot positioned at a centre between the respective setting data indicated by the white dots. As a result, as shown in Fig. 4, the registration correction amounts are obtained based on the setting data, which are the white dots, and the high-order interpolation data, which are the black dots, for every horizontal scanning line. These correction amounts are sequentially written into the EEPROM 10b. When the high order interpolation data are stored into the EEPROM 10b in the above-described manner, the process operation of the CPU 10a is advanced to steps Sc4 and Sc5. Here, the step subsequent to step Sc4 represents an operation performed when the rear projection television displays a normal picture. At the step Sc4, the above-described calculation circuit 10f produces the low order interpolation data based on the setting data and the high-order interpolation data. In other words, the CPU 10a reads both the setting data and the high order interpolation data from the EEPROM 10b in response to the address signals corresponding to the horizontal sync signal H and the vertical sync signal V, and then supplies the setting data and the high order interpolation data to the calculation circuit 10f. The calculation circuit 10f interpolates the registration correction amounts at the respective amounts at the respective display dots indicated by the black dots in Fig. 3 by linear interpolation of the data between the setting data and the high order interpolation data, as illustrated in Fig. 4. Next, when the process operation is advanced to step Sc5, the setting data and the high order interpolation data, which are read out from the EEPROM 10b in response to the address signals corresponding to the horizontal sync signal H and the vertical sync signal V and, further, the low order interpolation data calculated in accordance with these data are supplied to the D/A converter 10e and converted into analog signals which will then be supplied as the registration correction waveforms to the sub-deflection yokes DY1. As a result, a proper picture without any picture distortion is displayed on the screen SC. As previously explained in the above-explained embodiment, the setting data are produced in accordance with the initial registration adjustment operation, and furthermore, one piece of high order interpolation data is interpolated among the setting data by way of the interpolation calculation with at least three pieces of setting data employed for every horizontal scanning line. Then, the registration correction amounts of the respective display dots corresponding to the data among the setting data and the high order interpolation data, may be obtained by means of the linear interpolation by using the setting data and the high-order interpolation data. As a consequence, differing from the conventional method for calculating all of the interpolation data by means of the high order interpolation calculations, one piece of high order interpolation data is interpolated between the setting data, and then low-order interpolation data is interpolated between this high- order interpolation piece and the setting data. Therefore, the amount of calculations can be substantially lowered. Moreover, according to this embodiment, since the calculating circuit 10f executes the low-order interpolation calculation in the hardware mode, the low-order interpolation can be calculated at a high speed without loading down the CPU 10a. Although the non-volatile memory EEPROM 10b having a large memory capacity for storing the setting data and the interpolation data corresponding to the number of display dots for a single picture is required in one of the approached discussed above, this embodiment requires only 1/5 of the memory capacity of the conventional memory. Thus, such a non-volatile memory with a large memory capacity is not required in the above-explained embodiment. A description will now be made of such a case that a colour image appliance and a registration interpolating method thereof, according to the present invention, are embodied in a rear projection television. Fig. 13 is a block diagram of a circuit arrangement of a rear projection television according to an embodiment of the present invention, in which a sync separating circuit 61 separates the horizontal sync signal H and the vertical sync signal V from a video signal input to this sync separating circuit 61. The horizontal sync signal H forms a scanning signal in a horizontal oscillating circuit 63, which will then be supplied via a horizontal deflection output circuit 64 to main deflection coils 75R, 75G, and 75B. Similarly, the vertical sync signal V is supplied via a vertical deflection output circuit 67 to the main deflection coils 75R, 75G, 75B mounted on neck portions of a red CRT 65R, a green CRT 65G, and a blue CRT 65B. The high voltage is applied from the horizontal oscillating circuit 63 via a high voltage output circuit 68 to an anode electrode of each of the CRTs 65R, 65G, and 65B. From the horizontal deflection output circuit 64 and the vertical deflection output circuit 67, data used to produce the correction waveforms corresponding to the interpolation point region of the image are output to a registration correction wave generating unit 69 the details of which will be set forth below. The correction data for the respective colours derived from the registration correction wave generating unit 69 are amplified in a registration output unit 70, and then the respective amplified correction data are supplied to the respective sub deflection coils 74R, 74G, 74B arranged near the main deflection coils 75R, 75G, 75B for the respective CRTs 65R, 65G, 65B. The video signals processed in the video signal processing circuit 62 with respect to various signal processing operations, are amplified in a video output unit 71 to produce the R, G, B colour drive signals, which are supplied to the cathode electrode terminals of the red CRT 65R, the green CRT 65G, and the blue CRT 65B. Fig. 14 is a circuit block diagram showing in more detail the registration correction waveform generating unit 69 for the respective primary colour signals. As indicated by a dot and dash line, this registration correction waveform generating unit 69 is made up of a red waveform generating unit 69R, a green waveform generating unit 69G, and a blue waveform generating unit 69B. Then, to perform the registration correction, the correction waveform data are calculated with respect to the respective CRTs 65R, 65G, 65B in each of the waveform generating units 69R, 69G, 69B, and the calculated correction waveform data are supplied via the registration output circuits 70R, 70G, 70B to the respective sub-deflection coils 74R, 74G, 74B. A microcomputer 80R, 80G, 80B is provided for each colour signal and operates to set various sorts of data about the setting data for the adjustment points. A timing generator 81R, 81G, 81B for each colour generates a control signal at a predetermined timing based on the horizontal and vertical sync signals fed thereto. A non-volatile memory 82R, 82G, 82B for each colour signal sets the setting data about the adjustment points with 8-bit resolution. A calculating circuit 83R, 83G, 83B for each of the colour signals performs a calculation process in which 4-bit data is added to 8-bit data relating to the adjustment point. Thus, the resolution of the added 8-bit data becomes identical to 12-bit resolution of the respective D/A converters 84R, 84G, 84B provided in the following stage. A low-pass filter 85R, 85G, 85B for each of the three colour signals smooths the respective outputs of the D/A converters 84T, 84G, 84B. In the above-described circuit, when the registration output for correcting image distortion is supplied to the sub-deflection coils 74R, 74G, 74B, the 8-bit adjustment point is set as initial data into the non-volatile, 8-bit memories 82R, 82G, 82B, respectively. Then, this 8-bit data is read out from the non-volatile memories 82R, 82G, 82B, and then 4-bit data is added to this read-out 8-bit data in the calculating circuits 84R, 84G, 84B in such a way that the resultant data has the same data length as the resolution of the D/A converters 85R, 85G, 85B. Furthermore, an interpolation calculating process is performed based on 12 bits in the calculating circuits 84R, 84G, 84B in order to calculate the interpolation data for the three colour signals, and the calculated 12-bit interpolation data is outputted to the respective D/A converters 85r, 85G, 85B. The 12-bit interpolation data which has been converted from digital to analog in the D/A converters 84R, 84G, 84B is smoothed in the respective low-pass filters 85R, 85G, 85B, and supplied via the respective registration output circuit 70R, 70G, 70B to the respective sub-deflection coil 74R, 74G, 74B. Fig. 15 schematically shows the situation in which the 4-bit data is added in each of the calculating circuits 84R, 84G, 84B. As described, the data of the adjustment point is set into the non-volatile memory 82 in 8 bits and when the interpolation calculation process is carried out in the calculation processing unit 84, 4-bit additional data, as shown by dotted line circles in Fig. 15, is first added as data smaller than the LSB of the 8-bit adjustment data read out from the non-volatile memories 82Rm 82G, 82B. All of the 4-bit additional data are identical to each other and all have an arbitrary value. The adjustment point data to which the additional data has been added is handled as 12-bit data to be interpolated. The interpolation calculation process is carried out and the resultant interpolated data is outputted to the respective D/A converters 85R, 85G, 85B. Then, the 12-bit interpolation data processed by the interpolation calculation process is digital to analog converted by respective the D/A converters 85R, 85G, 85B. Fig. 16 is a flow chart representing a processing operation effected in the registration correction waveform generating unit 69 of Fig. 13. When an image distortion adjustment is carried out, registration correction data obtained from such a measuring device as image distortion and convergence is first set as 8-bit data for every adjustment point in step S001, and the setting data is written into the non-volatile memories 82R, 82G, 82B in step S002. Then, when the correction waveforms to be applied to the sub-deflection coils 74R, 74G, 74B for correcting image distortion are generated, the setting data set at 8 bits into the non-volatile memories 82R, 82G, 82B are read out in step S003. In the calculating circuits 83R, 83G, 83B, 4-bit additional data is added to the 8-bit setting data in step S004. Then, the interpolation calculation process is carried out based on the 12-bit data now available to be interpolated, to which the additional data was added in step S005. The interpolation data calculated at step S005 is digital to analog converted in the D/A converters 85R, 85G, 85B in 12-bit resolution, and the resultant interpolation data is outputted as correction deflection waveform data in step S006. Fig. 17 schematically shows one example of interpolation data calculated by the above-described interpolation calculation process. The abscissa indicates an interpolation point, and the ordinate axis represents a level of the interpolation point in hexadecimal notation. The black circle represents 8-bit setting data of adjustment points, and the white circle denotes 12-bit interpolation data of the interpolation points. As shown in this drawing, for instance, the setting data 800H and 810H at points A and B are interpolated at sixteen interpolation points, which are outputted as 12-bit data. In this case, since the setting data is selected to be 8 bits, interpolation precision thereof is lowered as compared with that of the conventional 12-bit data, as shown by the white triangle, however, since this 8-bit setting data is converted into the 12-bit analog signal after being interpolated, the correction waveform thereof can be smoothed. As previously explained, there is no problem that precision of the lower 4-bit data is within the allowable range with regard to the registration correction. Fig. 18 is a block diagram an example of a circuit portion of such a registration correction waveform generating unit 69 shown in Fig. 13. A microcomputer 90 for performs various control operations, such as setting of data about adjustment points and writing into the 12-bit non-volatile memory 91. A timing generator 92 generates a control signal at a predetermined timing based on the horizontal sync signal H and the vertical sync signal V fed thereto. A calculating circuit 43 calculates interpolation data and the like based on the data set into the non-volatile memory 91. A 12-bit D/A converter 94, and a low-pass filter 95 for smoothing the output from the 12-bit D/A converter 94 are provided. In the above-described circuit, a region of an image is determined by, for example, 8 points in the horizontal direction and 10 points in the vertical direction. The data of these adjustment points is set as 12-bit digital data, and the setting data is written into the on-volatile memory 91. Then, when the correction waveforms to be supplied to the sub deflection coils for correcting distortion are produced, the setting data about the adjustment points which have been set into the non-volatile memory 91, are read out. Based upon the setting data, the calculation process to calculate the interpolation data among the adjustment points is performed in the calculating circuit 93. Then, the calculated interpolation data are amplified and filtered via the low-pass filter 95 by the registration output circuit, and the amplified interpolation data are outputted as the deflection waveform data to the sub DY. In this case, since the 12-bit D/A converter 94 is utilized, resolution among the adjustment points may also be 12 bits, however, drift of the 12-bit D/A converter 94 becomes 1/2 LSB, namely approximately 0.025%. This drift is only 1/20 of drift allowed in the above-described registration correction. It is understood that the foregoing is presented by way of example only and that various modifications may be made without departing from the scope of the invention, which should be determined solely from the appended claims.

Claims: A method of interpolating between data points of setting data used in a television apparatus, the method comprising the steps of: reading out from a non-volatile memory setting data allocated to each of a plurality of data points; performing high-order interpolation with a CPU by using said setting data read out from said non-volatile memory wherein at least three successive respective data points are used for performing high order interpolation calculation and for obtaining high-order interpolation data; writing said high-order interpolation data into a memory; reading out said high-order interpolation data from said memory; and performing low-order interpolation calculation with a hardware constructed calculating circuit by using said setting data and said high-order interpolation data wherein each of said setting data and said high-order interpolation data are used for performing low-order interpolation calculation and for obtaining low-order interpolation data; characterised by : preparing said setting data by adjusting said television apparatus such that the picture is substantially properly displayed; and writing said setting data into said non-volatile memory at the plurality of data points; wherein the memory to which said high-order interpolation data is written is the non-volatile memory and said high-order interpolation data is read out from said non-volatile memory with said setting data. The method according to claim 1, wherein said high-order interpolation calculation is second order and said low-order interpolation calculation is first order. The method according to claim 1 or 2, comprising the further step of performing digital to analog conversion on the setting data, the high-order interpolation data and the low-order interpolation data for adjusting said television apparatus. A data interpolating apparatus for setting data corresponding to registration correction waveform, the apparatus comprising: setting data reading means for reading out from a non-volatile memory setting data allocated to each of a plurality of data points along the waveform; a CPU for performing a high-order interpolating calculation to the setting data read out from the non-volatile memory using at least three successive respective data points and for obtaining high-order interpolation data; interpolation data writing means for writing said high-order interpolation data to a memory; interpolation data reading means for reading out said high-order interpolation data from said memory; and a hardware constructed calculating circuit for performing low-order interpolation by using said setting data and said high-order interpolation data and for obtaining low-order interpolation data; characterised by adjusting means for preparing setting data by substantially properly displaying a picture; setting data writing means for writing said setting data to the non-volatile memory; wherein the memory to which said interpolation data writing means writes said high-order interpolation data is said non-volatile memory; and said interpolation data reading means is for reading said high-order interpolation data from said non-volatile memory with said setting data. The data interpolating apparatus according to claim 4, wherein said high-order interpolation is second order and said low-order interpolation is first order. The data interpolating apparatus according to claim 4 or 5, further comprising a digital to analog converter for converting the setting data, the high-order interpolation data and the low-order interpolation data into an analog signal. A projection television apparatus comprising: a video signal processing circuit for receiving an input video signal, for processing said video signal into red, green, and blue colour components and for supplying the red component signal, the green component signal and blue component signal of the input video signal; three cathode ray tubes for displaying output signals from said video signal processing circuit, respectively; a registration correction waveform generation circuit for producing correction signals for the three cathode ray tubes using setting data represented as data points on a waveform and including a data interpolating apparatus according to any one of claims 4 or 5; and converting means for sequentially sampling the setting data corresponding to the respective data points and said high-order and low-order interpolation data interpolated among said data points and converting the sampled data into a registration correction waveform signal.

Inventors: HAMAMATSU TOSHIHIKO, KONDO MAKOTO, SUEMATSU MASAYUKI, HAMAMATSU, TOSHIHIKO, KONDO, MAKOTO, SUEMATSU, MASAYUKI, HAMAMATSU, TOSHIHIKO, C/O SONY CORPORATION, KONDO, MAKOTO, C/O SONY CORPORATION, SUEMATSU, MASAYUKI, C/O SONY CORPORATION
Applicants: SONY CORP, SONY CORPORATION
Application year: 1994
Main classification: H04N9
IPC codes: H04N3, H04N9, H04N5