Method and apparatus for parallel testing of memory

Abstract: A memory includes a number of memory groups. Each memory group includes a set of memory subgroups and a number of data bus drivers, wherein each data bus driver has a true input and a complement input and a true output and a complement output. The true and complement inputs are connected to a memory subgroup by at least one sense amplifier. A true connection point also is included in the memory, and the true output of one of the data bus drivers from each of the memory groups are connected together at the connection point, and a "wired" configuration is created. In addition, the memory includes a complement connection point, wherein the complement output of one of the data bus drivers from each of the memory groups are connected together at the connection point, creating a "wired" configuration. The memory also has a data bus circuit with a true input connected to the true connection point and a complement input connected to the complement connection point and a first circuit. This data bus circuit is responsive to signals from the true and complement connection points created by the simultaneous addressing of multiple groups or a subset of the memory subgroups in testing mode. The first circuit has an output for providing an indication of an error in addressing of the multiple groups or the subset of the memory subgroups.

Description: The present invention relates in general to integrated circuits and in particular to semiconductor memories. Still more particularly, the present invention relates to a method and system for testing semiconductor memories. This application is related to European Patent Application Publication Nos. EP-A-0632594 and EP-A-0632389. Memories are devices that respond to operational orders, usually from a central processing unit. Memories may store large quantities of information in a digital format. In a memory system or unit, addresses are used to access the contents of the memory unit. A binary digit, a bit, is the basic information element stored in memory. The smallest subdivision of a memory unit into which a bit of information can be stored is called a memory cell. A memory on a chip is physically arranged as a two-dimensional array of cells, wherein rows of cells are connected by row lines or, also called word lines. A column of cells are connected by a column line, also called a bit line. These memory cells may be constructed by various configurations of transistors and/or capacitors. In constructing semiconductor memories, it is desirable to test the memory cells to identify and locate defective memory cells or errors in processing. Additionally, memories are tested to determine the speed and performance of a memory. As the sizes of memories increase and as the quantities of memories produced increase, testing of these memories throughout the different stages of processing increases the amount of time and cost needed to produce a semiconductor memory. More information on semiconductor memories may be found in Haznedar, Digital Microelectronics, the Benjamin/Cummings Publishing Company, Inc. (1991). Prince, Semiconductor Memories, John Wiley and Sons (2d Ed. 1991). A prior art document, "Proceedings of the IEEE 1987, Custom Integrated Circuits Conference, page 600" discloses a circuit for testing a memory in which the outputs of plural sense amplifiers are connected to a pair of external bit lines and the external bit lines monitored to determine when a fault occurs. As a result, it would be desirable to have a method and system for rapidly testing semiconductor memories. According to the present invention there is provided a memory comprising a number of memory groups, wherein each memory group includes a set of memory subgroups a number of data bus drivers, wherein each data bus driver has a true input and a complement input and a true output and a complement output, the true and complement inputs being connected to a memory subgroup by at least one sense amplifier, a true connection point, wherein the true output of one of the data bus drivers from each of the memory groups are connected together at the true connection point, wherein a wired configuration is created a complement connection point, wherein the complement output of one of the data bus drivers from each of the memory groups are connected together at the connection point, wherein a wired configuration is created, such that simultaneous addressing of multiple sets of memory locations generates signals at the true and complement connection points; characterised by a data bus circuit having a test mode and a normal mode, said data bus circuit having a true input connected to the true connection point and a complement input connected to the complement connection point and having a first and a second node, and a gating circuit connecting in said normal mode said first mode to said true input, and said second mode to said complement input, and interrupting said connection in said test mode, and further comprising a first circuit having an output wherein a first transistor and a second transistor, the first transistor having a gate connected to the first node of the data bus circuit and the second transistor having a gate connected to the second node of the data bus circuit, the first transistor having a drain connected to an upper power supply voltage, the second transistor having a source connected to the lower power supply voltage, and the source of the first transistor and the drain of the second transistor being connected to the output of the first circuit, the data bus circuit further comprising connecting circuitry connecting said first and second nodes to said true and complement inputs in said test mode whereby said first circuit provides an indication of an error in addressing the subset of the memory subgroups during said test mode wherein, prior to said test mode, test data written to the cells of the memory subgroups is identical. The present invention thus provides a memory that includes a number of memory groups. Each memory group includes a set of memory subgroups and a number of data bus drivers, wherein each data bus driver has a true input and a complement input and a true output and a complement output. The true and complement inputs are connected to a memory subgroup by at least one sense amplifier. A true connection point also is included in the memory, and the true output of one of the data bus drivers from each of the memory groups are connected together at the connection point, and a "wired" connection or configuration is created. A "wired" configuration may be for example, a "wired OR", "wired NOR", "wired AND", or "wired NAND" according to the present invention. In addition, the memory includes a complement connection point, wherein the complement output of one of the data bus drivers from each of the memory groups are connected together at the connection point, creating a wired NOR configuration. The memory also has a data bus circuit with a true input connected to the true connection point and a complement input connected to the complement connection point and a first circuit. This data bus circuit is responsive to signals from the true and complement connection points created by the simultaneous addressing of multiple groups or a subset of the memory subgroups in testing mode. The first circuit has an output for providing an indication of an error in addressing of the multiple groups or the subset of the memory subgroups. The present invention also provides a memory testing apparatus that includes data bus drivers, wherein each data bus driver has a true input and a complement input connected to a set of memory cells and has a true output and a complement output. The true outputs of the data bus drivers are connected together at a first point and the complement outputs of the data bus drivers are connected together at a second point. This apparatus also includes a data bus circuit, that has a pair of inputs, a true input connected to the first point and a complement input connected to the second point, and a pair of outputs. Testing means is provided for simultaneously accessing memory cells in a memory, wherein each of the memory cell's addresses has the same data written into it for a particular data bus circuit output. The apparatus also includes a sensing circuit that is connected to the true and complement output of the data bus circuit. The sensing circuit has an output, indicating an absence of error if the data from all of the memory cells accessed are identical. The present invention also provides a method for testing a memory by writing data into memory cells or memory cell locations having true and compliment bit lines connected to a plurality of data bus drivers. The data written into each memory cell or group of memory cells is identical for all of the memory cells or groups of memory cells for a particular data bus circuit output. Each data bus driver has a true input and a complement input connected to a true and complement bit line of a memory cell and has a true output and a complement output, wherein the true outputs are connected together at a first point and the complement outputs are connected together at a second point, forming a "wired" configuration. Data is simultaneously read from the memory cells or memory cell locations into a data bus circuit having a pair of inputs, a true input connected to the first point and a complement input connected to the second point, and a pair of outputs connected to a sensing circuit. The sensing circuit has an output, wherein an absence of error is indicated if the data from all of the memory cells accessed are identical for a particular data bus circuit output. The novel features believed characteristic of the invention are set fourth in the appended claims. The invention itself, as well as a preferred mode of use, and further objects and advantages thereof, will be described by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: Figure 1 is a block diagram of a memory unit; Figure 2 is a block diagram of a memory group from Figure 1; Figure 3 is a block diagram of a data bus circuit block with a data array and an output array from Figure 1; Figure 4 is a schematic diagram of a sense amplifier known in the prior art; Figure 5 is a schematic data bus driver known in the prior art; Figure 6 is a schematic diagram of a data bus circuit; Figure 7 is a high level flowchart of a method for parallel testing of memory locations in a memory unit; Figures 8a-8c are schematic diagrams of additional circuit connections to cross-coupled transistors in the data bus driver illustrated in Figure 5; Figures 9a-9b are schematic diagrams illustrating additional circuitry for the data bus circuit illustrated in Figure 6; Figure 10 is a schematic diagram illustrating additional circuitry for use with the data bus circuit illustrated in Figure 6; and Figure 11 is a schematic diagram illustrating additional circuitry for use with the data bus circuit illustrated in Figure 6. Referring now to Figure 1 , a block diagram of a memory unit 100 is illustrated. Memory unit 100 (also just called a "memory") is subdivided into eight memory groups: 0-7. Each memory group contains a memory block 102a , a memory block 102b , and an input/output (I/O) block 104a . I/O block 104a is interposed between the two memory blocks 102a and 102b . Data bus circuit block 106 is connected to the I/O blocks 104a of memory groups 0-7 via a data array 108 . Data bus circuit block 106 also has an output array 109. Referring now to Figure 2 , a block diagram of a memory group from Figure 1 , including memory block 102a, memory block 102b , and I/O block 104a is illustrated. Each memory group, 0-7, in Figure 1 includes nine memory subgroups A0-A8. Each memory subgroup includes four memory segments 10a-10d, four sense amplifiers 10e-10h , and a data bus driver 10i. Each memory segment includes eight columns of bit line pairs and is connected to one of the four sense amplifiers. Such an arrangement is well known to those skilled in the art. In turn, the four sense amplifiers in a memory subgroup are connected to a data bus driver 10i . Each of the data bus drivers 10i in memory subgroups A0-A8 have a pair of data lines, data true (DT) and data complement (DC), connected to data bus circuit 106 in Figure 1 . All of the data lines from all of the I/O blocks form data array 108 in Figure 1 . Each data line is associated with a data output. Referring now to Figure 3 , a block diagram of data bus circuit block 106 with data array 108 and output array 109 is illustrated. Data bus circuit block 106 includes data bus circuits 120a - 120i . Each data bus circuit has a pair of data lines and a I/O line. The data lines form data array 108 and the I/O lines form output array 109 . The data lines from the data buses are connected in a "wired" configuration, specifically a "wired NOR" connection. For example, referring back to Figure 2, which is representative of a memory group 7 in Figure 1 , the data bus drivers in memory subgroups A0-A8 would have the following connections: A0 to DT 0 and DC 0 , A1 to DT 1 and DC 1 ; A2 to DT 2 and DC 1 ... A8 to DT 8 and DC 8 . Each of the other memory groups 0-6 also would have similar connections to the same data lines DT 0 , and DC 0 , DT 1 , and DC 1 ,;..., DT 8 , and DC 8 . The data bus drivers may be connected together at a connection point, forming a true connection point for GDT 0 -GDT 8 and a complement connection point for GDC 0 -GDC 8 to form a "wired NOR" configuration. The "wired NOR" data bus drivers provide negative true logic of a OR gate, with the output going low if any input is high or a logic 1. The present invention takes advantage of the "wired NOR" configuration of the data buses. In a test mode, multiple blocks of memory may be selected or enabled and/or multiple sense amplifiers within a block may be enabled. The multiple bits of data being sensed should all have the same data for a given output in accordance with a preferred embodiment of the present invention. The test mode primarily makes use of the existing circuitry and does not diminish the normal performance of the memory unit. Referring now to Figure 4, a schematic diagram of a sense amplifier known in the prior art is depicted. Sense amplifier 150 is constructed from transistors T1-T16. Sense amplifier 150 is a clocked dynamic random access memory (DRAM) style sense amplifier in accordance with a preferred embodiment of the present invention. These transistors are metal-oxide semiconductor field effect transistors (MOSFETs). Transistors T1-T7 , T10, T12-T13 are p-channel MOSFETs, while transistors T8-T9 and T11 are n-channel MOSFETs. Sense amplifier 150 is powered by connecting the sources of transistors T1 , T3-T7 , T10, T12-T13 to power supply voltage VCC and by connecting the source of transistor T11 to power supply voltage VSS. Power supply voltage VCC is typically at a higher voltage than power supply voltage VSS . Transistors T5 and T6 are cross-coupled; transistor T8 and T9 also are cross-coupled. These transistors form a flip-flop. A signal is input into sense amplifier 150 through points 152 and 154. A complimentary read bus line RBC is connected to point 152 , while a true read bus line RBT is connected to point 154 . Sense amplifier 150 is enabled and disabled by applying a signal to the gates of transistors T10 and T11 through point 156 and through the gate of transistor T2 via point 158 . When the signal at point 156 and 158 is high transistors T1-T3 , and T10 are turned off and transistor T11 is turned on enabling sense amplifier 150 . A low signal at point 156 and 158 results in transistors T1-T3 and T10 being turned on and transistor T11 being turned off, disabling sense amplifier 150 . The signal enabling sense amplifier 150 is a clocked signal in accordance with a preferred embodiment of the present invention. Transistors T1-T3 are employed to precharge sense amplifier 150. RBC and RBT are typically high when data signals are not being sent to the sense amplifier, resulting in the gates of transistors T12 and T13 being turned off. When a sense signal is sent into points 156 and 158 , typically, only one sense amplifier out of the four in a memory subgroup as illustrated in Figure 2 normally can be enabled at any given cycle. Additionally, the four sense amplifiers in a memory subgroup are tied together at points 160 and 162. A high point 152 results in transistor T13 remaining in an off mode. The low signal at point 154 results in transistor T12 being turned on. Output signals are sent through points 160 and 162. Point 160 points a true signal, SAT while the complimentary signal SAC, is sent through point 162 . A high signal at point 152 and a low signal at point 154 results in a high signal at point 162 and a low signal at point 160 . Referring now to Figure 5 , a schematic diagram of a data bus driver known in the prior art is illustrated. Data bus driver 168 is constructed from transistors S1-S6. The transistors are n-channel MOSFETs. The circuit is powered by connecting the drains of transistors S1-S6 to power supply voltage VSS. Signals SAT and SAC from sense amplifier 150 are sent into data bus driver 168 at points 170 and 172 by connecting point 160 to point 170 and connecting point 162 to point 172 . Data bus driver 168 is precharged to VSS by applying a signal to point 174 , which is connected to the gates of transistors S1 and S4. This signal may be a clock signal as used in sense amplifier 150 . A compliment signal, GDC, is output at point 176 and a true signal GDT is output at point 178 . Transistors S2 and S3 are connected in a cross-coupled configuration and function as a circuit. When either signal SAT or SAC is high during sensing, one of the transistors S5 or S6 is turned on to selectively pull-down the signal GDT or GDC . When the signal SAC at point 172 is high, signal GDT at point 178 is pulled low, and when the signal SAT at point 170 is high, signal GDC is pulled low at point 176 . Data buses connected to points 176 and 178 are precharged high between sensing cycles. As mentioned before, all of the data bus drivers for a particular output for different memory blocks are all tied to the same data lines resulting in a "wired NOR" set up. Multiple data bus drivers 168 are "wired NOR" together at points 176 and 178 and then connected to a data bus circuit. Referring now to Figure 6 , a schematic diagram of a data bus circuit is illustrated. Data bus circuit 179 is constructed from transistors Q1-Q6, pass gates G1 and G2; inverters 180 , 182 , 184 , and 186 ; and NAND gate 188 . Transistors Q1-Q4 are p-channel MOSFETs while transistors Q5 and Q6 are n-channel MOSFETs. Data bus circuit 179 is powered by connecting transistors Q1-Q5 to power supply voltage VCC and by connecting transistor Q6 to power supply voltage VSS . The GDT and GDC signals at points 190 and 192 are precharged to VCC by applying a signal to point 194 , which controls the gates of transistors Q1 and Q2. Inverters 180 and 182 and inverters 184 and 186 are used as circuits to hold or "circuit" signals from points 190 and 192 . Data bus circuit 179 is tied to a data bus driver by connecting point 176 from Figure 5 to point 192 , a complement connection point, and by connecting point 178 from Figure 5 to point 190 , a true connection point. Thus, signal GDT is applied to point 190 while signal GDC is applied to point 192. Pass gates G1 and G2 are employed to allow a signal to pass from points 190 and 192 to the circuits formed by the inverters. These pass gates are controlled by applying signals to points 196 and 198 . The pass gates are enabled by applying a high signal to point 196 and a low signal to point 198. Output signals DATAC and DATAT are sent out from data bus circuit 179 at points 195 and 197 , respectively. Points DC and DT are reference points for modifications to data bus circuit 179 described below. The output for testing results is at output point 204 and is controlled by signals applied to the gates of transistors Q5 and Q6. Referring now to Figure 7 , a high level flowchart illustrating a method for parallel testing of memory locations in a memory unit is illustrated. Testing of the memory unit begins in Block 300. Memory cells may be accessed by using address information identifying their location (also called a "memory location") in a memory unit. A test signal is sent to the test circuitry for placing the test circuitry into a testing mode (Block 302 ). Multiple sets of memory locations are selected for parallel testing (Block 304 ). A set of memory locations may be one or more memory locations in the memory unit being tested. The same data or groups of data is written into each set of memory cells corresponding to the selected memory locations associated with a particular output, such as output point 204 in Figure 6 (Block 306 ). With the test circuitry enabled and in test mode, data is read from the selected sets of memory locations simultaneously (Block 308 ). Then, a determination is made as to whether an error has occurred in reading data from the selected memory locations at the output (output point 204 in Figure 6 ) of the test circuitry (Block 310 ). Afterwards, the process terminates in Block 312 . The internal addresses are forced or "jammed" to access multiple data locations while in test mode. Referring back to Figure 5, data bus driver 168 normally requires no alteration in accordance with a preferred embodiment of the present invention. Power consumption may be a concern, particularly if multiple word lines are turned on for multiple memory groups. Another option is to turn on multiple sense amplifiers in a memory subgroup. This may require alteration to the data bus driver because in this case, in the event of an error, both GDT and GDC are pulled low. This implies that both SAT and SAC are high and in conflict with S2 and S3. Power consumption may be reduced by circumventing the cross-coupled n-channel MOSFETs S2 and S3 since both signals SAT and SAC could go high. Referring to Figure 8A , a pull-down transistor A1 may be connected to cross-coupled transistors S2 and S3. Transistor A1 is connected to power supply voltage VSS and is turned off during testing mode by applying a low signal to point 210 , resulting in the cross-coupled transistors being turned off. Referring now to Figure 8B , a pull-down transistor A2 along with a pull-down transistor A3 may be connected to the sources of cross-coupled transistors S2 and S3 . As a result, transistor A3 provides a static, weak, pull-down due to sizing of the transistor, while transistor A2 provides a strong pull-down. The cross-coupled transistors S2 and S3 may be weakened by applying a low signal to the gate of transistor A2 through point 212 . Transistor A3 has its gate connected to power supply voltage VCC and thus provides a weak pull-down. Referring now to Figure 8C, a schematic diagram of additional connections to cross-coupled transistors S2 and S3 in data bus driver 168 in Figure 5 are illustrated. Transistors A4-A7 are employed to provide for disabling the cross-coupled transistors during test mode. Transistors S2 and S3 are disabled by applying a low signal to point 218 . Signals at points 214 and 216 go high to provide a weak static, non cross-coupled, load. During the test mode, the pass gates, G1 and G2 , in data bus circuit 179 are forced off to prevent "crowbarring" in transistors Q5 and Q6 in the event of an error. "Crowbarring" occurs when transistors Q5 and Q6 are conducting at the same time. An error occurs when all of the bits for a given output do not match, causing GDT and GDC to be low at the same time. Referring now to Figure 9A , a schematic diagram of additional circuitry for use with data bus circuit 179 in Figure 6 is illustrated. Transistors B1 and B2 are connected in series with transistors B3 and B4 . The source of transistor B1 is connected to power supply voltage VCC while the source of transistor B4 is connected to power supply voltage VSS . Transistors B1 and B2 are p-channel MOSFETs while transistors B3 and B4 are n-channel MOSFETs. Signals GDT and GDC are input into points 222 and 224 , which are connected to NOR gate 220. NOR gate 220 controls the gate of transistor B1 . The drains of transistors B2 and B3 are connected to point DC corresponding to the same point in data bus circuit 179 in Figure 6 . The signal at point 226 is low and the signal at point 228 is high in test mode. The output of NOR gate 220 is high when an error occurs. Referring now to Figure 9B , a p-channel MOSFET has its drain connected to point DT and its source connected to power supply voltage VCC . The gate of transistor B5 is turned on during test mode. The resulting output at point 204 in Figure 6 is low upon an error and in a tri-state (also called "Hi-Z") mode output otherwise. Output point 204 in data bus circuit may be configured to go high on an error and be in a tri-stated mode otherwise by switching the connection points of DC and DT between the circuitry in Figure 8a and 8b. The output at output point 204 in Figure 6 may be set to output a low signal on an error and a high signal upon the occurrence of no error by using the circuitry connected to point DC as illustrated in Figure 9a and by connecting the circuitry depicted in Figure 10 to point DT . Figure 10 depicts circuitry for connection to point DT . Transistors C1 and C2 are p-channel MOSFETs connected in series with point DT while transistors C3 and C4 are n-channel MOSFETs connected in series with point DT. The source of transistor C1 is connected to power supply voltage VCC while the source of transistor C4 is connected to power supply VSS. The gate of transistor C1 is controlled by the OR gate 232 . Signals GDT and GDC are fed into OR gate 232 at points 234 and 236 respectively. When in test mode, the signal at point 238 is low and the signal at point 240 is high, and OR gate 232 is low when an error occurs. To provide a high signal on an error and a low signal on a condition of no error at point 204 in Figure 6 in data bus circuit 179 , the connections to points DC and DT shown in Figures 9A and 10 are reversed. Data bus circuit 179 may be configured to provide a tri-state output on an occurrence of an error at point 204 and otherwise passing data by adding the circuitry shown in Figure 11 to points DT and DC . Transistors E1 and E2 are connected in parallel with that configuration being connected in series with transistor E5 . Similarly, transistors E3 and E4 are connected in parallel with these two transistors being connected in series with transistor E6 . The drains of transistors E5 and E6 are connected to points DT and DC respectively. Additionally, point DT is connected in series with transistors E7-E11 while point DC is connected in series with transistors E8-E12. Transistors E1-E6 are p-channel MOSFETs while transistors E7-E12 are n-channel MOSFETs. The gates of transistors E1 , E3 , E9 , and E10 are controlled by the output from exclusive OR (XOR) gate 242. This gate has signals GDT and GDC fed into it from points 248 and 250 respectively. Moreover, the gates of transistors E2 and E11 are driven by signal GDC applied to point 252 . Transistors E4 and E12 are driven by signal GDT applied to point 254 . This circuitry is powered by connecting transistors E1-E4 to power supply voltage VCC and transistors E11 and E12 to power supply voltage VSS. Low signals are applied to points 256 and 260 and high signals are applied to points 258 and 262 to enable the circuitry depicted in Figure 11 during test mode. When both signals GDT and GDC are high or low, the output at point 204 is in a Hi-Z. When one signal is high and the other signal is low, the data is read out. Consequently, if all four sense amplifiers in a memory subgroup for a data bus circuit are enabled, four words can be read in parallel resulting in a four fold test time reduction. If two memory blocks are enabled in addition to the four sense amplifiers, an eight fold test time reduction occurs. Writing to memory may be done in parallel as well by overriding the appropriate addresses. Thus, the present invention is extremely useful in reducing the test time needed to test memories. Again, no degradation in normal operating performance occurs and little additional circuitry and bussing of signals is required for test mode. One advantage of the present invention is that it provides for faster testing of a memory unit by allowing multiple addresses within a memory unit to be read simultaneously. Test circuitry is added to a data bus circuit within the memory unit to identify errors in reading the selected memory locations. As a result, multiple memory segments may be selected for testing and multiple memory groups may be selected for testing. Although the present invention is depicted using MOS technology, other types of technology and transistors may be used in accordance with a preferred embodiment of the present invention. This test mode may be used to detect which output (output point 204 in Figure 6) has a failing bit.

Claims: A memory comprising: a number of memory groups (102a,102b), wherein each memory group (102a,102b) includes: a set of memory subgroups (A0-A8); a number of data bus drivers (10i), wherein each data bus driver has a true input and a complement input and a true output and a complement output, the true and complement inputs being connected to a memory subgroup by at least one sense amplifier (10e-10h); a true connection point (GDT), wherein the true output of one of the data bus drivers from each of the memory groups are connected together at the true connection point, wherein a wired configuration is created; a complement connection point (GDC), wherein the complement output of one of the data bus drivers from each of the memory groups are connected together at the connection point, wherein a wired configuration is created, such that simultaneous addressing of multiple sets of memory locations generates signals at the true and complement connection points; characterised by:- a data bus circuit (179) having a test mode and a normal mode, said data bus circuit having a true input (190) connected to the true connection point (GDT) and a complement input (192) connected to the complement connection point (GDC) and having a first and a second node (DT, DC), and a gating circuit (G1,G2) connecting in said normal mode said first node to said true input, and said second node to said complement input, and interrupting said connection in said test mode, and further comprising a first circuit having an output (204) wherein a first transistor (Q5) and a second transistor (Q6), the first transistor (Q5) having a gate connected to the first node (DT) of the data bus circuit and the second transistor (Q6) having a gate connected to the second node (DC) of the data bus circuit, the first transistor (Q5) having a drain connected to an upper power supply voltage, the second transistor (Q6) having a source connected to the lower power supply voltage, and the source of the first transistor (Q5) and the drain of the second transistor (Q6) being connected to the output (204) of the first circuit, the data bus circuit further comprising connecting circuitry (220, B1-B4 ; 232, C1-C4) connecting said first and second nodes to said true and complement inputs in said test mode whereby said first circuit provides an indication of an error in addressing the subset of the memory subgroups (A0-A8) during said test mode wherein, prior to said test mode, test data written to the cells of the memory subgroups is identical. The memory of claim 1, having precharge circuitry for precharging both the true and complement connection points are precharged, and for discharging both said points upon the occurrence of an error. The memory of claim 1 or 2, wherein said connecting circuitry comprises a second circuit producing a low output at the output (204) of the first circuit when both the true (DT) and complement (DC) inputs of the data bus circuit are low and otherwise producing a Hi-Z output at the output (204) of the first circuit. The memory of claim 1 or 2, wherein said connecting circuitry comprises a second circuit for producing a high output at the output (204) of the first circuit when both the true (DT) and complement (DC) inputs of the data bus circuit are low and otherwise producing a Hi-Z output at the output (204) of the first circuit. The memory of claim 1 or 2, wherein said connecting circuitry comprises a second circuit for producing a low output at the output (204) of the first circuit when both the true (TD) and complement (CD) inputs of the data bus circuit are low and otherwise producing a high output at the output (204) of the first circuit. The memory of claim 1 or 2, wherein said connecting circuitry comprises a second circuit for producing a high output at the output (204) of the first circuit when both the true (TD) and complement (CD) inputs of the data bus circuit are low and otherwise producing a low output at the output (204) of the first circuit. The memory of claim 1 or 2, wherein said connecting circuitry comprises a second circuit for producing a Hi-Z output at the output (204) of the first circuit when both the true (TD) and complement (CD) inputs of the data bus circuit are low and passing data at the output of the first circuit if either the true (TD) or complement (CD) input is low and the other input is high. The memory of claim 3 or claim 4, wherein the second circuit includes: a first pair (C1,C2) of p-channel MOSFETs connected in series with a source connected to an upper power supply voltage and a drain connected to the true output (DC) of the data bus circuit and a second pair (C3,C4) of n-channel MOSFETs connected in series with a source connected to a lower power supply voltage and a drain connected to the true output (DT) of the data bus circuit, wherein the gate of one MOSFET in each pair is connected to the output of a NOR gate (220) having a first input connected to the true connection point (GDT) and a second input connected to the complement connection point (GDC) and the gate of the other MOSFET in each pair is connected to a signal source used to enable the second circuit during testing of the memory; and a p-channel transistor (B5) having a source connected to the upper power supply voltage and a drain connected to the complement output of the data bus circuit to provide a pull-up on the complement output (DC) during testing mode. The memory of claim 3, wherein the second circuit includes a first pair (B1,B2) of p-channel MOSFETs connected in series with a source connected to an upper power supply voltage and a drain connected to the complement output (DC) of the data bus circuit and a second pair (B3,B4) of n-channel MOSFETs connected in series with a source connected to a lower power supply voltage and a drain connected to the complement output (DC) of the data bus circuit, wherein the gate of one MOSFET in each pair is connected to the output of a NOR gate (220) having a first input connected to the true connection point (GDT) and a second input connected to the complement connection point (GDC) and the gate of the other MOSFET in each pair is connected to a signal source used to enable the second circuit during testing of the memory; and a p-channel transistor (B5) having a source connected to the upper power supply voltage and a drain connected to the true output (DT) of the data bus circuit to provide a pull-up on the true output (DT) during testing mode. The memory of claim 6, wherein the second circuit includes a first pair (B1,B2) of p-channel MOSFETs connected in series with a source connected to an upper power supply voltage and a drain connected to the complement output (DC) of the data bus circuit and a second pair (B3,B4) of n-channel MOSFETs connected in series with a source connected to a lower power supply voltage and a drain connected to the complement output (DC) of the data bus circuit, wherein the gate of one MOSFET in each pair is connected to the output of an OR gate (220) having a first input connected to the true connection point (GDT) and a second input connected to the complement connection point (GDC) and the gate of the other MOSFET in each pair is connected to a signal source used to enable the second circuit during testing of the memory. The memory of claim 5, wherein the second circuit includes a first pair (C1,C2) of p-channel MOSFETs connected in series with a source connected to an upper power supply voltage and a drain connected to the true output (DT) of the data bus circuit and a second pair (C3,C4) of n-channel MOSFETs connected in series with a source connected to a lower power supply voltage and a drain connected to the true output (DT) of the data bus circuit, wherein the gate of one of the MOSFETs in each pair is connected to the output of an OR gate (232) having a first input connected to the true connection point (GDT) and a second input connected to the complement connection point (GDC) and the gate of the other MOSFET in each pair is connected to a signal source used to enable the second circuit during testing of the memory. The memory of claim 7, wherein the second circuit includes a pair (E1,E2) of p-channel MOSFETs connected in parallel with their drains connected to an upper power supply voltage and their sources connected together. The memory of claim 7, wherein the second circuit includes: a first (E1) and second (E2) p-channel transistor connected in a parallel configuration and having drains connected to a source of a third p-channel transistor (E5), the third p-channel transistor (E5) having a drain connected to the true output (DT) of the data bus circuit, and a first (E7), second (E9) and third (E11) n-channel transistor connected in series with a drain of the first n-channel transistor (E7) connected to the true output (DT) of the data bus circuit, wherein the first (E1) and second (E2) p-channel transistors each have a source connected to an upper power supply voltage and the third n-channel transistor (E11) has a source connected to a lower power supply voltage; a fourth (E3) and fifth (E4) p-channel transistor connected in a parallel configuration and having drains connected to a source of a sixth p-channel transistor (E6), the sixth p-channel transistor (E6) having a drain connected to the complement output (DC) of the data bus circuit, and a fourth (E8) fifth (E10) and sixth (E12) n-channel transistor connected in series with a drain of the first n-channel transistor (E8) connected to the complement output (DC) of the data bus circuit, wherein the fourth (E10) and fifth (E12) p-channel transistors each having a source connected to an upper power supply voltage and the sixth n-channel transistor (E12) has a source connected to a lower power supply voltage; an exclusive OR gate (242) with an input connected to the true connection point (CDT) and an input connected to the complement connection point (GDC), the exclusive OR gate (242) having an output connected to a gate of the first (E1) and fourth (E3) p-channel transistor, a gate of the second (E9) and fifth (E10) n-channel transistor; the complement connection point (GDC) being connected to a gate of the second p-channel transistor (E2) and to a gate of the third n-channel transistor (E11); the true connection point (GDT) being connected to a gate of the fifth p-channel transistor (E4) and to a gate of the sixth n-channel transistor (E12); and a test signal connected to a gate of the third (E5) and sixth (E6) p-channel transistor and connected to a gate of a first (E7) and fourth (E8) n-channel transistor for enabling and disabling the second circuit. A memory testing apparatus including the memory of any preceding claim and further comprising: testing means for simultaneously accessing a plurality of memory cells in the memory, wherein each of the memory cells has the same data written into it for given output; and a sensing circuit (10e-10h) connected to the true (DT) and complement (DC) output of the data bus circuit, the sensing circuit having an output, wherein an absence of error is indicated if the data from all of the memory cells accessed are identical.

Inventors: MCCLURE DAVID CHARLES, MCCLURE, DAVID CHARLES
Applicants: ST MICROELECTRONICS INC, STMICROELECTRONICS, INC.
Application year: 1994
Main classification: G11C29
IPC codes: G11C29