FEEDFORWARD CONTROL SYSTEM, METHOD AND CONTROL MODULE

Abstract: A control system (Figs. 2, 3, 5, 6) and method in which multiple levels, or stages (128, 130, 132), of logical decisions are made by selectively feedforwarding output signals (356) from control modules (72) to the inputs of other modules (80), preferably through use of control modules (233) with selective feedforwarding circuits (239, 240) to logically combine during selected synchronous time slots (352) of a synchronous clock signal (Fig. 11) the result of a plurality of nonconcurrent input signals from a plurality of input devices (28, 30, 32, 34) to control an output device (26).

Description: FEEDFORWARD CONTROL SYSTEM, METHOD AND CONTROL MODULE BACKGROUND OF THE INVENTION Field of the Invention This invention relates generally to the field of control systems and, more particularly, to multilevel, multi-input combinational logic control systems using a serial multiplex bus . Description of the related art including information disclosed under 37 CFR 1-97 - 1.99 Control systems employing a time-division serial multiplex bus for controlling at least one output device by a plurality of input devices are well known. An example is shown and described in U.S. Patent No. 4,808,994 issued February 28, 1989, to Riley which is incorporated by reference into this application. Such known control systems use the bus as a wired-OR and use control modules with logical circuits associated with each input and each output device. It is also well known in such control systems for a plurality of the input devices to act together in a preselected combinational scheme to control one or more output devices . Such combinational schemes are representable by means of Boolean algebra and are illustratable by means of interconnections of five basic logic operations, or logic gates: AND, OR, NOR, NAND and EXCLUSIVE-OR gates. The electronic activation of selected inverter circuits associated with the inputs and outputs of the control modules allow the wired-OR of the bus to selectively function equivalently as any one of the five logical operations. In control systems using a serial multiplex bus, simultaneous connection to the bus of a plurality of input devices via control ncdules yields a single logic stage output loqicallv responsive to the inputs. In known control svstems, integrated, two-channel control modules are provided with an internal logical gate connection between an output of each channel to produce a third output to form a second logic stage, or level of combinational logic. This third output in known systems is used only to drive an output device directly without connecting the second stage output to the bus. In known control systems more than two stages of combinational logic are only obtained by using a host computer or by using more than one bus or multiple nonbus connections. The use of a host computer, more than one bus or multiple nonbus connections defeats the purpose of a single bus control system and disadvantageously adds cost and complexity. SUMMARY OF THE INVENTION Accordingly, it is the principle object of the present invention to provide a control system control module and method in which the disadvantages of known control systems are overcome by feedforwarding signals between the control modules to enable more than two levels of logic with more than two inputs to any level of logic without the need for a host computer or multiple bus or direct line connections and a control module especially adapted for use in such a multiple control system and method. The object of the invention is obtained by providing a control system for controlling at least one output device in response to a plurality of input signals comprising means for transferring input signals to a bus from a plurality of control modules at selected times associated with the control modules, and means at one of the plurality of control modules associated with one of the selected times responsive both to an input signal to the one of the plurality of control modules and to the plurality of input signals transferred to the bus by the plurality of control modules to feedforward an output signal to at least one other of the plurality of control modules associated with another of the selected times to control the output device. Obtainment of the object is also achieved by provision of a method of controlling at least one output device in response to a plurality of input signals, comprising the steps of (a) transferring input signals to a bus from a plurality of control modules at selected times associated with the control modules and (b) feedforwarding an output signal from one of the plurality of control modules associated with one of the selected times, to at least one other of the plurality of control modules associated with another of the selected times to control the output device, the output signal being responsive both to an input signal to the one of the plurality of control modules and to input signals transferred to the bus by the plurality of control modules. Moreover, the object of the present invention is achieved by providing a control module comprising means for transferring input signals to a bus and means for providing an output signal in response to the input signals and to a logical status of the bus on a selected basis. BRIEF DESCRIPTION OF THE DRAWINGS The foregoing objects and advantageous features of the invention will be explained in greater detail and others will be made apparent from the detailed description of the preferred embodiment of the present invention which is given with reference to the several figures of the drawing, in which: Fig. 1 is a simplified wiring diagram of a typical PRIOR ART control system constructed with logic gates requiring three inputs to a second stage, or level, of logic; Fig. 2 is a schematic diagram of a preferred embodiment of a control system of the present invention corresponding in logical function to that of Fig. 1 and which is implemented through means of a serial multiplex bus and single channel control modules with feedforwarding connections; Fig. 3 is a schematic diagram of a preferred embodiment of another control system of the present invention corresponding in logical function to that of Fig. 1 and which is implemented through means of a serial multiplex bus and two channel control modules with feedforwarding connections; Fig. 4 is a simplified wiring diagram of another typical PRIOR ART control system constructed with logical gates requiring three stages, or levels, of logic; Fig. 5 is a schematic diagram of a preferred embodiment of a another control system of the present invention corresponding in logical function to that of Fig. 4 and which is implemented through means of a serial multiplex bus and single channel control modules with feedforward connections; Fig. 6 is a schematic diagram of a preferred embodiment of the control system of the present invention like that of Fig. 4 and which is implemented through means of a serial multiplex bus and two-channel control modules with feedforward connections; Fig. 7 is a simplified functional block diagram of a preferred embodiment of two single channel control modules of the present invention which have been externally interconnected for selective feedforwarding of output signals of one to the input of the other and shown in Figs. 2 and 5; and Fig. 8 is a simplified functional block diagram of the preferred embodiment of the two channel control module of the present invention preferably employed in the control system of Figs. 3 and 6 in which the interconnections between channels is internal and selectively controlled in response to external control signals; Fig. 9 is a more detailed functional block diagram of the preferred embodiment of the two channel control module of the present invention shown in Fig. 8; Fig. 10 is a more detailed functional block diagram of the preferred embodiment of the two channel control module of the present invention shown in Fig. 9; Fig. 11 is a timing diagram of a single-channel control module of the present invention; and Fig. 12 is a generalized diagram using logic gates to illustrate the K stages or K levels of logic, each level having N-inputs, achievable with the method and control module of the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENT Referring to Fig. 1, a PRIOR ART control system 20 is shown using logic gates 22 and 24 for controlling a motor 26 based upon the position of switches 28, 30, 32 and 34. The system 20 is designed so that the motor 26 will operate when either switches 28 or 30 are closed and switches 32 and 34 are closed. The control system 20 has two logical levels, or stages, 36 and 38. The second logic level 38 has two direct inputs 40 and 42 from switches 32 and 34, respectively, and another input 44 from the output 46 of the first stage 36. In known control systems, control modules do not have three inputs at the input to the second stage, and a control system corresponding to that of Fig. 1 has not been implemented in known control systems using control modules and serial multiplex bus like that shown in the aforementioned patent of Riley. Referring now to Fig. 2, a control circuit 21 constructed in accordance with the present invention and designed to implement the same logical functions as those of the control circuit 20 of Fig. 1 is shown using a serial multiplex bus 62. Each input device, in this case, each switch 28, 30, 32 and 34 is connected to the inputs 64, 66, 68 and 70 of separate, but identical, control modules 72, 74, 76 and 78, respectively. A power supply 82 supplies power to all the control modules 72, 74, 76, 78 and 80 and a clock 84 provides synchronous timing signals for the control system 20, as shown in Fig. 11, described below. The control modules 72, 74, 76, 78 and 80 are connected to, and are in time division multiplex communication with, the serial multiplex bus 62. Preferably, there are 256 time slots in each cycle of the clock 84 and the clock operates at a frequency of approximately 32 - 100 kHz. Control modules 72 and 74 are programmed for simultaneous communication with the bus 62 during a selected one of the clock time intervals, or a first time slot. During this first time slot control modules 72 and 74 separately and independently, provide a signal 86 and 88, respectively, into the bus 62 through bus terminals 90 and 92 of control modules 72 and 74, respectively. All signals are binary, single bit signals. The signals 86 and 88 will be high or low depending upon the position of switches 28 and 30, respectively. As a result of this communication with the bus 62, a signal appears, after the first time slot, at the outputs 96 and 98 of control modules 72 and 74, respectively, in response to the combination of input signals appearing at the inputs 64 and 66 of control modules 72 and 74, respectively. Referring to the PRIOR ART control system 20 of Fig. 1, the signal on output 96 is functionally equivalent to the output signal of the first logical stage 36 of the PRIOR ART combinational logic circuit 20 of Fig. 1. The signal on output 96 is functionally equivalent to the output signal of a logical OR gate because no inverters are inserted at the inputs 64 and 66 and outputs 96 and 98 of control modules 72 and 74, respectively. On the other hand, a signal (not shown) equivalent to the output of a logical AND gate appears at the outputs 96 and 98, respectively, if inverters (not shown) are inserted at the inputs 64 and 66 and at the outputs 96 and 98 of control modules 72 and 74, respectively. In order to implement the functions of the remaining portion of the PRIOR ART control system 20, control modules 76, 78 and 100 are programmed for another selected time interval, or second time interval. In addition, control module 80, although not directly connected to an input device or output device, is also programmed for the second time interval. The functions of inverters 54, 56 and 58 of Fig. 1 are performed internally within each control module of Fig. 2, by means of inverters which are electronically selectively inserted at each of the inputs 65, 68 and 70 of control modules 80, 76 and 78, respectively. The remaining two input devices, switch 32 and switch 34, are connected to the inputs 68 and 70 of control modules 80 and 78, respectively. The signal appearing at the output 96 of control module 72 is the feedforward signal and it is fed into the input 65 of control module 80 by interconnection 102. The function of inverter 60 of Fig. 1 is performed by an inverter electronically connected at the output 104 of control module 100. In this application, to feedforward a signal means to cause a signal appearing at the output terminal of a single- channel control module associated with a first time interval to appear at the input of another single-channel control module associated with another time interval for logical combination with other signals at a future time relative to said first time interval in order to produce multiple stages of combinational logic, each stage effectively having multiple inputs. In the case of a two-channel control module, a signal is feedforwarded when a signal appearing at the output terminal of one of the two channels associated with a first time interval is caused to appear at the input terminal of the other of the two channels associated with a second time interval for use at a future time relative to said first time interval in order to produce multiple stages of combinational logic, each stage having multiple inputs. Control modules 76, 78, 80 and 100 are in simultaneous communication with the bus 62 during the second time interval. Each of the control modules 76, 78, 80 and 100 transfers to the bus 62 during the second time interval the signal present at its input terminal at the beginning of the second time period, as shown in Fig. 11. As a result, an output signal appears after the second time interval at the output 104 of control module 100. Internal inverters (not shown) at the input terminals 65, 68 and 70 of control modules 80, 76 and 78, respectively, and at the output 104 of control module 100, allow these control modules to convert the wired-OR of the bus into an AND gate to perform the function performed by the AND gate 24 of the prior art shown in Fig. 1. A motor 106 is connected to an inverter 103 at the output 104 of control module 100. The motor 106 is activated after the second time interval upon the occurrence of a logical combination of inputs from switches 28, 30, 32 and 34. In a manner similar to the control system of Fig. 2, which uses single channel control modules, the PRIOR ART control system of Fig. 1 can also be constructed on a serial multiplex bus using two channels, channels A and B, and control modules 71, 73, 75 and 77, as shown in Fig. 3. Each channel of each module is capable of being programmed for the same or different time than the other channel of the control module. Channel A of modules 71 and 73 are programmed for a first time interval. Input signals from switches 28 and 32 are fed into the channel A input terminals 79 and 81 of modules 71 and 73, respectively. After the input signals from switches 28 and 32 are transferred to the bus 39 by modules 71 and 73, respectively, during the first time interval, a first intermediate output signal appears on the channel A output terminal 83 of control module 71. In known methods of constructing control systems, an output device such as motor 26 is connected directly to the channel A output terminal of a module such as module 71. However, in the method of the invention, the channel A output terminal 83 is connected to the channel B input terminal 85 of module 71 via feedforward path 105 for combination at a future time interval. The intermediate output signal is feedforwarded from output terminal 83 of control module 71 to the input terminal 85 of module 71. This intermediate output signal is equivalent to the intermediate output signal appearing at the output 46 of OR gate 22 in Fig. 1. Channel B of module 71, channels A and B of module 75, and channel A of module 77 are programmed for a second time interval. After the second time interval, an output signal appears on output terminal 87 of control module 77. This output signal is functionally equivalent to the output signal appearing at the output 48 of AND gate 24 in Fig. 1. In the embodiment of the invention shown in Fig. 3, the control module output terminals 89, 91, 93, 95, 97 and 99 and input terminals 101, 102 and 103 are not utilized due to the relative simplicity of the control circuit; however, the method of the invention allows much more complex control circuits to be implemented, in which case more of the input and output terminals is used. Nevertheless, using known methods, even the relatively simple control circuit shown in Fig. 3 cannot be constructed on a single serial multiplex bus without also using a computer. Alternatively, the method of the invention also allows the motor 26 to be connected to the outputs 91 and 95 of control module 73 and 75, respectively, thereby alleviating the need for a control module 77. Referring to Fig. 4, a control system 120 is shown using logical gates 122, 124 and 126. Control system 120 is a three stage combinational logic control system since it has a first stage 128, a second stage 130 and a third stage 132. Referring to Fig. 5, a control system 134 which performs the same functions as the control system 120 of Fig. 4 is constructed in accordance with the present invention using a serial multiplex bus 134 and six control modules 136, 138, 140, 142, 144 and 146 shown in Fig. 5. Each control module 136, 138, 140, 142, 144 and 146 is in time division multiplex communication with the bus 134. Control modules 136, 138, 140, 142, 144 and 146 have inputs 148, 150, 152, 154, 156 and 158 and outputs 160, 162, 164, 166, 168 and 170, respectively. Each control module is programmed for a selected time interval. An internal inverter (not shown) at the inputs 148 and 150 and outputs 160 and 162 of control modules 136 and 138 are selected by programming, as described in the aforementioned patent of Riley. The input signals from switches 170 and 172 enter control modules 136 and 138 through inputs 148 and 150, respectively, and appear on the bus 134 during the first time interval. Thereafter, a first intermediate output signal responsive to the combination of input signals from switches 170, 172 appears at the outputs 160 and 162 of control modules 136 and 138. A first intermediate output signal appears at control module 138, Fig. modules described by Riley connected to a bus. The prior art control system of Fig. 4 cannot be constructed with the control modules of Riley using prior known methods. Input signals from switches 170 and 172 appear at the input terminals 123 and 125 of channel A of control modules 127 and 129, respectively. Channel A of control module 127 and channel A of control module 129 are both associated with a first time interval. During the first time interval, a first intermediate output signal is produced on the bus 39 from the input signals. After the first time interval, the first intermediate output signal appears on the channel A output terminal 131 of control module 129. The first intermediate output signal is a feedforward signal. The feedforward signal is fedforward from channel A output terminal 131 to channel B input terminal 133 of control module 129 via feedforward path 135 for use at a later time. Channel B of control module 129 and channel A of control module 137 are associated with a second time interval. The input signal from switch 174 appears at input terminal 139 of channel A of control module 137. After the second time interval, a second intermediate output signal appears at the output 141 of channel A of control module 137. The second intermediate output signal is feedforwarded from channel A output terminal 141 to channel B input terminal 143 of control module 137. The second intermediate output signal, therefore, is used as another feedforward signal for use at another later time. Channel B of control module 137, channel A of control module 145, and channel A of control module 147 are associated with a third time interval. An input signal from switch 176 appears at the input terminal 149 of channel A of control module 145. A motor 26 is connected to the output terminal 151 of channel A of control module 147. After the third time interval, an output signal appears at the output terminal 151 of channel A of control module 147. The output signal is responsive to the logical combination of the input signals from switches 170, 172, 174 and 176. Input terminals 153, 155, 157 and 159 and output terminals 161, 163, 165, 167, 169, 171 and 173 are not utilized. While the motor could have alternatively been connected to output terminals 167 or 169 (which are associated with the same third time interval as output terminal 151) , the motor has its own control module because typically an output device is located far from the input devices and cannot conveniently share a control module. Referring now to Fig. 7, which shows two interconnected single channel control modules 202 and 204. The control modules 202 and 204 have transferring circuits 206 and 208 and a selective feed forwarding circuit means 210 and 212. The control modules 202 and 204 have input terminals 214 and 216, output terminals 218 and 220 and bus terminals 222 and 224, respectively. The bus terminals 222 and 224 are connected to bus 226. The selective feedforwarding circuits such as selective feedforwarding circuit selectively provides an output signal at the input terminal, such as input terminal 216, of another control module 204. Unlike known control modules which merely have one output terminal such as 220 for connection to an output device, such as output terminal 228, the embodiment of the invention of Fig. 7 has output terminals 230 and 232 for connection to the inputs of other control modules, such as input 216 connected to output 230, as shown. Fig. 8 shows a preferred embodiment of the control module 233 of the invention which has two channels, channel A and channel B. The control module 233 has an input terminal 234 for receiving channel A input signals and an output terminal 235 at which appears channel A output signals. Similarly, control module 233 has a channel B input terminal 236 and a channel B output terminal 237 at which appears channel B output signals. A feedforwarding path 238 is selectively provided through the input 238 selective feedforwarding circuit 239 from the output 237 of channel B to the input 234 of channel A. Preferably, an EEPROM receives an external output 241 to determine whether feedforwarding is selected. In the event that the selective feedforwarding circuits 239 and 240 do not feedforward output signals from channel B to the input terminal of channel A, and vice-versa, the control module of Fig. 8 operates like prior known control modules, as described in Riley. However, activating at least one of the selective feedforward circuits 239 and 240 allows the output of one of the two channels to be used for logically combining with the other input signals received at a later time for use in constructing more complicated control systems than with known methods. A channel A transferring circuit 243 and a channel B transferring circuit 245 comprise timing and logic circuits for transferring input and output signals to and from the bus 247 that are well known to those skilled in the art of control modules for serial multiplex bus control systems. Reference should be made to the aforementioned U.S. patent of Riley. Each of the transferring circuits 243 and 245 are associated with a preselected time slot of the plurality of time slots of a synchronous cycle. In order to obtain the advantages of the invention, the channel A transferring circuit 243 is associated with one time and the channel B transferring circuit 245 is associated with a different time slot. Preferably, the feedforwarding path provided by the selective feedforwarding circuit is contained entirely within the two-channel control module 233. The channels A and B transferring circuits 243 and 245 shown in Fig. 8 are like those shown in more detail in Fig. 10 and described in the aforementioned patent of Riley. Referring now to Fig. 9, The output signal from the output 244 of channel A to the input 246 of channel B is selectively provided by means including a programmable address recognition circuit 248 and an AND gate 250 connected to the output 244 of channel A. The AND gate 250 is connected to the input 246 of channel B via an OR gate 252. A local B input 280 is also connected to OR gate 252. In a similar manner, the output 254 of channel B is selectively fedforward to the input 257 of channel A. Output 254 of channel B is connected to AND gate 260. Output 262 of channel C is connected to AND gate 264. A programmable address recognition circuit 258 is connected to AND gates 260 and 264, the outputs of which are applied to the input of an OR gate 266. Programmable address recognition circuit 258 selects either channel B or channel C. Programmable address recognition circuit 268 acts as a providing means for feedforwarding either channel B or C to the input 256 of channel A via AND gate 270 and OR gate 272. A local A input 278 is also connected to OR gate 272. Modulated output A 274 and modulated output B 276 are described in Riley. The channels A and B transferring circuits 243 and 245 shown in block form in Figs. 8 and 9 is shown in greater detail in Fig. 10. The channels A and B transferring circuits contain four programmable address recognition circuits 282, 284, 286 and 288, two toggled flip-flops 290 and 292, two buffer/bandpass circuits 294 and 296, two gates 298 and 299, two flip-flops 281 and 283, counter 285 and reset circuit 287, all of which are described in Riley. Referring now to Fig. 11, clock signal 350 is produced by the bus clock 84. The time intervals 352 are each one cycle of the clock signal 350. The data pulse 352 is the signal produced by the counter of a control module. There are 256 different possible time intervals 352 in each time frame. Fig. 11 shows portions of two time frames. The input signal 354 is a typical signal appearing on the input terminal of a single-channel control module. The output signal 356 is a typical signal appearing on the output terminal of a single- channel control module. Signals 358 and 360 show alternate signals available on the other output terminal of the invention. Signal 362 appears on the bus. Referring now to Fig. 12, the control module, control system, and method of the invention allows control circuits equivalent to a combinational logic circuit 300 having any number, K, stages or levels of logic 301 with each stage or level having any number, N, inputs 302 to be constructed on a serial multiplex bus. The logical gates 303 are shown as OR's but the method allows each gate to either an OR, AND, NAND, NOR or EXCLUSIVE-OR gate. Only one output device 304 is shown but the method allows for other output devices to be connected at the output of any stage or level such as 305, for example. While a detailed description of the preferred embodiment of the invention has been given, it should be appreciated that many variations can be made thereto without departing from the scope of the invention as set forth in the appended claims.

Claims: CLAIMS 1. A control system for controlling at least one output device in response to a plurality of input signals, comprising: means for transferring input signals to a bus from a plurality of control modules at selected times associated with the control modules; and means at one of the plurality of control modules associated with one of the selected times responsive both to an input signal to the one of the plurality of control modules and to the plurality of input signals transferred to the bus by the plurality of control modules to feedforward an output signal to at least one other of the plurality of control modules associated with another of the selected times to control the output device. 2. The control system of claim 1 in which the selected times are a plurality of different time slots of a clock signal associated with the plurality of control modules. 3. The control system of claim 2 in which at least two of the control modules are both associated with the one of the plurality of different time slots to form a stage of combinational logic. 4. The control system of claim 3 in which at least two additional control modules are both associated with the another one of the plurality of different time slots to form another stage of combinational logic. 5. The control system of claim 4 in which another at least two additional control modules are associated with the same third time slot to form a third stage of combinational logic. 6. The control system of claim 3 in which at least three additional control modules are associated with another time slot to form another stage of combinational logic with at least three inputs to the other stage. 7. The control system of claim 1 in which the bus is a synchronous time division multiplex bus. 8. The control system of claim 1 in which the bus is a serial bus. 9. The control system of claim 1 in which each of the plurality of control modules has an output terminal for communication with an output device; and another output terminal on which feedforward output signals are produced. 10. The control system of claim 9 including means for selecting whether the feedforward output signal will be provided on the feedforward output terminal. 11. The control system of claim 7 in which the selecting means includes an electrically erasable programmable read only memory. 12. The control system of claim 1 in which the control modules have two channels, each channel associated with a different selected time, each channel having an input terminal, an output terminal and another output terminal. 13. The control system of claim 12 including means for feedforwarding signals from one of the two channels of control module to the other of the two channels. 14. The control system of claim 12 including means for the feedforwarding signals internally only to the control module from one of the channels to the other of the channels. 15. A method of controlling at least one output device in response to a plurality of input signals, comprising the steps of: transferring input signals to a bus from a plurality of control modules at selected times associated with the control modules; and feedforwarding an output signal from one of the plurality of control modules associated with one of the selected times to at least one other of the plurality of control modules associated with another of the selected times to control the output device, the output signal being responsive both to an input signal to the one of the plurality of control modules and to input signals transferred to the bus by the plurality of control modules. 16. The method of claim 15 in which the input signals are single bit, binary signals. 17. The method of claim 15 in which the step of transferring includes transferring input signals from at least two control modules with the same associated time. 18. The method of claim 15 in which the output device is connected to an output of one of the plurality of control modules. 19. The method of claim 15 including the step of using a bus as a wired-OR to produce a resultant output signal from transferred input signals. 20. A control module, comprising: means for transferring input signals to a bus; and means for providing an output signal in response to the input signals and to a logical status of the bus on a selected basis. 21. The control module of claim 20 in which the control module has two channels with each channel being associated with a different time for transferring input signals to a bus and having separate means for providing an output signal. 22. The control module of claim 21 including means for feedforwarding the output signal of one of the two channels to the input of the other of the two channels. 23. The control module of claim 22 in which the feedforwarding means is entirely within the control module. 24. The control module of claim 22 including means for selectively disabling the feedforwarding means from feedforwarding.

Inventors: BURKE GEORGE EDMUND JR, CARTER MICHAEL BARON, HORNE GEORGE MARSHALL, BURKE, GEORGE, EDMUND, JR., CARTER, MICHAEL, BARON, HORNE, GEORGE, MARSHALL
Applicants: SQUARE D CO, SQUARE D COMPANY
Application year: 1994
Main classification: H04J3
IPC codes: G05B19, G08C15, H04J3, H04L5, H04Q9