Method of forming low resistance contacts at the junction between regions having different conductivity types

Abstract: A thin film transistor structure having a first and a second polycrystalline silicon layer (36,40) of different conductivity types (P and N) has a high resistance contact at the resultant P-N junction (42). This contact resistance is reduced by forming TiSi₂ (titanium disilicide) or other refractory metal silicides (56) such as cobalt or molybdenum in specific regions, namely the P-N junction contact. Titanium disilicide consumes the portion of the second polycrystalline silicon layer (40) in the P-N contact junction (42) and at the same time consumes a small portion of the underlying first polycrystalline silicon layer (36), such that the high resistance P-N junction (42) now no longer exists.

Description: The present invention relates generally to semiconductor integrated circuit processing, and more specifically to a transistor structure having low contact resistance at the P-N junction or diode where contact or interconnect between at least two regions having different conductivity type occurs, such as in thin film technology. PN diode interconnection technology, such as thin-film transistor (TFT) or polycrystalline silicon technology, is used in SRAM and video display technology because of the high density advantage it provides. In thin-film transistor technology, P-channel polycrystalline silicon transistors are generally used as the PMOS load with the NMOS drivers and passgates built in the single crystal substrate. The use of P-channel transistors as the load for the SRAM cell usually results in better electrical characteristics than n-channel transistors, and they are typically faster than resistive loads. Additionally, P-channel transistors provide greater immunity to noise. In spite of the benefits associated with the use of polycrystalline silicon P-channel transistors as load transistors, a disadvantage arises when interconnection between polycrystalline silicon lines having different conductivity types occurs, causing high resistance contacts to be formed. TFT technology of three polycrystalline silicon layers of different conductivity types will result in polycrystalline silicon interconnect lines of different conductivity making contact. For instance, interconnection between a P+ polycrystalline silicon layer and an adjacent N+ polycrystalline silicon layer results in a high resistance contact being formed at the resultant P-N junction. In a three layer polycrystalline silicon transistor, with the second and third layers composed of N+ and P+ materials, respectively, a high resistance contact is formed at the P-N junction between the second and third polycrystalline silicon layers. In one prior art document, US-A-4333099, an active region of a semiconductor device is contacted by an opposite conductivity polysilicon line and the resulting PN junction is resolved by selective deposition of metal - hereby sputtering, following by annealing. A second prior art document, EP-A-0503904 discloses a method of making a static RAM and a static RAM structure in which a silicide is deposited on top of a first conductivity region before further regions of second conductivity type are formed over the first region. It is an object of the present invention to at least mitigate the difficulties of the prior art. According to claim 1 of the present invention there is provided a method of forming a portion of an integrated circuit, comprising: forming in a substrate, a field effect device having a first region (22) of first conductivity type; forming a first polycrystalline silicon layer (36) of said first conductivity type, said first polycrystalline silicon layer having a portion on said first region, forming a first insulating layer (38) over the first polycrystalline silicon layer, patterning and etching said first insulating layer (38) to expose a portion of the first polycrystalline silicon layer (36); forming a second polycrystalline silicon layer (40) having a second conductivity type and having a contact region with the first polycrystalline silicon layer (36), wherein the second polycrystalline silicon layer makes contact with the exposed portion of the first polycrystalline silicon layer; forming a second insulating layer (44) over the second polycrystalline silicon layer; exposing the second polycrystalline layer (40) over the contact region; forming a refractory metal layer over the second polycrystalline silicon layer; and annealing the refractory metal layer, so as to form a metal silicide (56) in the contact region by converting the second polycrystalline silicon layer in the contact region and a portion of the first polycrystalline silicon layer in the contact region to a silicide. According to claim 12 of the present invention there is provided a portion of an integrated circuit having a substrate, said substrate having a first conductivity active region of a field effect device therein, comprising: a first insulating layer (34) over said substrate a first conductivity type first polycrystalline silicon layer (36) disposed on said first insulating layer and extending to contact with said active region (22); a second insulating layer (38) having an opening over said first polycrystalline silicon layer and a second conductivity type second polycrystalline silicon layer (40) formed over the second insulating layer; said second polycrystalline silicon layer and said opening defining a contact region; and a metal silicide (56) which fills said contact region, wherein none of said second polycrystalline silicon layer is disposed over said silicide in said contact region. An illustrative embodiment of the present invention will now be described with reference to the accompanying drawings in which:- Figures 1-7 illustrate a preferred method of forming a P-N junction with reduced resistance according to the present invention. a first polycrystalline silicon layer having a first conductivity type; an insulating layer with an opening which exposes a portion of the first polycrystalline silicon layer; a second polycrystalline silicon layer having a second conductivity type and having a contact region with the first polycrystalline silicon layer; and a metal silicide which fills the contact region. Preferably the metal silicide is a refractory metal silicide. Preferably the refractory metal silicide is one of either titanium silicide, cobalt silicide or molybdenum silicide. The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: Figures 1-7 illustrate a preferred method of forming a P-N junction with reduced resistance according to the present invention. The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. Rather, the present invention may be practiced in conjunction with integrated circuit fabrication techniques currently known in the art, and only so much of the commonly practiced process steps are included as are necessary to provide an understanding of the present invention. The figures representing cross-sections of portions of an integrated circuit during fabrication are not drawn to scale, but instead are drawn so as to illustrate the important features of the present invention. Referring to Figure 1 , an integrated circuit device is to be formed in a silicon substrate 10. Selected regions of the substrate 10 are oxidized to form a field oxide insulating region 12. A first N-channel field effect device 14 having a gate oxide layer 16, a first gate electrode 18, sidewall oxide spacers 20 and source/drain regions 22, 24 are manufactured by methods well known in the art. A second N-channel field effect device 26 is formed by methods known in the art having a gate oxide layer 28 and a second gate electrode 30. As with the first N-channel field effect device 14, the second N-channel field effect device 26 is generally formed from a first polycrystalline silicon layer. The source/drain region 22 of device 14 and the gate electrode 30 form the interconnected conductive structures of the N-channel devices. Referring to Figure 2 , a first oxide insulating layer 34 is formed over the integrated circuit by known methods. Insulating layer 34 is patterned and etched to expose a portion of the underlying conductive structure source/drain region 22 of device 14. A portion of the second gate electrode 30 of the second N-channel device 26 may also be exposed during the patterning and etching steps. Source/drain region 22 of the first N-channel field effect device is typically implanted with an N+ type dopant such as arsenic or phosphorus. Gate electrode 30 is usually in-situ doped or phosphorous doped using POCl 3 during a phosphorous deposition. Second gate electrode and polycrystalline silicon layer 30 is patterned and etched prior to chemical vapor deposition (CVD) of oxide 34 onto polycrystalline silicon layer 30 in the range of 300 to 2000 Angstroms. Polycrystalline silicon layer 36 is then deposited on the device and etched to define interconnect regions, followed by a thin film transistor gate implant of phosphorous at approximately 1x10 18 /cm 3 which makes polycrystalline silicon layer 36 N+ conductivity material; phosphorous or other N+ - type material could also be deposited instead of implanted. Polycrystalline silicon layer 36 will form the gate of a transistor which is not shown here. Besides phosphorous, another N+ dopant material which could be used is arsenic. Next, thin film transistor gate oxide deposition results in oxide insulating layer 38 which is followed by gate oxide densification. Densification of oxide insulating layer 38 could be performed in diluted O 2 , N 2 , or H 2 O. For the TFT technology shown in Figure 2, the shared contact between polycrystalline silicon layers 36 and 40 is formed when oxide layer 38 is deposited on polycrystalline silicon layer 36 and then patterned and etched. Amorphous silicon, having P+ conductivity, is deposited followed by solid phase epitaxial growth (SPG) anneal to form polycrystalline silicon layer 40. Amorphous deposition of silicon, with large grains as close to a single crystal transistor as possible, is desired. Therefore, low temperature poly deposition of less than 600 degrees Celsius is used; laser recrystallization and anneal can also be used to enhance grain size. Additionally, hydrogen passivation can be performed to enhance device integrity. If desired, thin film transistor channel implantation may be performed. Next, polycrystalline silicon layer 40 is patterned and etched by methods known in the art. Since polycrystalline silicon layers 36 and 40 have different conductivity types, the resultant P-N junction 42 between polycrystalline silicon layers 36 and 40 is a high resistance contact junction. The prior art structure of Figure 2 has an undesirable high resistance contact at P-N junction 42. Applicant's invention proposes to reduce the contact resistance by forming TiSi 2 (titanium disilicide) or other refractory metal silicides such as cobalt or molybdenum in specific regions, namely the P-N junction contact. Referring now to Figure 3 , a silicon nitride insulating layer 44 is deposited over polycrystalline silicon layer 40. Silicon nitride layer 44 typically has a thickness on the order of approximately 50 to 500 angstroms. Besides silicon nitride, silicon dioxide may also be deposited over polycrystalline silicon layer 40. Next, as shown in Figure 4 , photoresist 46 is placed at an offset such that polycrystalline silicon layer 40 may be implanted 48 with dosages of P+ dopant materials such as Boron or BF 2 . Next, the strategic placement of photoresist 50 defines the source and drain regions which may be implanted with heavier dosages 52, P ++ for instance, of Boron or BF 2 as shown in Figure 5 . It should be noted that the offset implant 48 shown in Figure 4 is an optional process step. If the offset implant 48 is not done, photoresist 46 instead of photoresist 50 should be used to perform the source/drain implant. Additionally, the offset implant and the source/drain implant may both be performed before the deposition of silicon nitride or silicon dioxide. As shown in Figure 6 , photoresist 54 is positioned to create a salicide mask opening 55 such that the contact formed at P-N junction 42 between polycrystalline silicon layers 36 and 40 may be patterned and then subjected to a silicon nitride, or silicon dioxide, etch and resist strip. Next, as illustrated in Figure 7 , titanium is deposited over polycrystalline silicon layer 40 followed by rapid thermal annealing to form titanium disilicide in the P-N junction contact 42; besides titanium, other refractory metals such as cobalt or molybdenum may be used to form a metal silicide. Annealing of the titanium may also be performed in a furnace where a 600 - 800 degree Celsius anneal is performed. As titanium disilicide is being formed, a layer of titanium nitride is formed on top of the deposited layer of titanium. It is desirable to maximize the thickness of the titanium disilicide while minimizing the thickness of the titanium nitride. By varying the temperature and ambient gas during the anneal, it is possible to control the thickness of titanium nitride and titanium disilicide combinations. Finally the titanium nitride layer is stripped away in a combination of sulfuric acid and hydrogen peroxide to leave titanium disilicide layer 56 in the P-N junction contact 42; additional, standard process steps well known in the art may now be applied. Titanium disilicide layer 56 consumes the portion of polycrystalline silicon layer 40 in the P-N contact junction 42 and at the same time consumes a small portion of the underlying polycrystalline silicon layer 36, such that P-N junction 42 now no longer exists. In this way, the contact between polycrystalline silicon layers 36 and 40 having different conductivity types is shorted out and therefore the contact resistance between them is drastically reduced. P-N junctions typically have high resistance contacts which are a result of the connection of p-channel and n-channel devices whereby materials of different conductivity types are connected. Placing a metal or metal silicide interconnect layer as a shared contact between layers of different conductivity types prevents this high resistance P-N junction from forming.

Claims: A method of forming a portion of an integrated circuit, comprising: forming in a substrate, a field effect device having a first region (22) of first conductivity type; forming a first polycrystalline silicon layer (36) of said first conductivity type, said first polycrystalline silicon layer having a portion contacting said first region, forming a first insulating layer (38) over the first polycrystalline silicon layer, patterning and etching said first insulating layer (38) to expose a portion of the first polycrystalline silicon layer (36) over said first region; forming a second polycrystalline silicon layer (40) having a second conductivity type and having a contact region with the first polycrystalline silicon layer (36), wherein the second polycrystalline silicon layer makes contact with the exposed portion of the first polycrystalline silicon layer; forming a second insulating layer (44) over the second polycrystalline silicon layer; exposing the second polycrystalline layer (40) over the contact region; forming a refractory metal layer over the second polycrystalline silicon layer; and annealing the refractory metal layer, so as to form a metal silicide (56) in the contact region by converting the second polycrystalline silicon layer in the contact region and a portion of the first polycrystalline silicon layer in the contact region to a silicide. A method as claimed in claim 1 wherein said step of exposing the second polycrystalline layer (40) comprises etching an opening through the second insulating layer (44) to create a salicide mask opening over the contact region. A method as claimed in claim 1 or 2, wherein before the step of forming the first polycrystalline silicon layer, the following, additional steps are performed: forming a lower insulating layer (34) over a substrate such that a portion of the first silicon layer (36) is formed over the lower insulating layer; and patterning and etching the lower insulating layer (34) to expose a portion of the first region. A method as claimed in claim 3, wherein the lower insulating layer (34) is patterned and etched to expose a portion of a second gate electrode (30) of a second field effect device (26). A method according to claim 4, wherein the lower layer (34) has a thickness of between approximately 300 to 2000 Angstroms. A method as claimed in claim 1, wherein either before or after the step of forming a second insulating layer (44) over the second polycrystalline silicon layer (40), an implant (48) of the second polycrystalline silicon layer and an implant of a source/drain region of a first thin film field effect transistor is performed. A method as claimed in claim 1, wherein the step of forming the second polycrystalline silicon layer (40) comprises the steps of: depositing amorphous silicon at a temperature of less than approximately 600 degrees Celsius; and annealing the amorphous silicon to form the second polycrystalline silicon layer (40). A method according to claim 1, wherein said step of annealing the refractory metal layer creates a metal containing layer over said refractory metal layer. A method according to claim 8, wherein the metal-containing layer is removed. A method according to any preceding claim, wherein said first silicon layer is N-type. A method according to any preceding claim, wherein said second insulating layer (44) comprises silicon nitride. A portion of an integrated circuit having a substrate, said substrate having a first conductivity active region of a field effect device therein, comprising: a first insulating layer (34) over said substrate a first conductivity type first polycrystalline silicon layer (36) disposed on said first insulating layer and extending through said first insulating layer to contact with said active region (22); a second insulating layer (38) having an opening over said first polycrystalline silicon layer and a second conductivity type second polycrystalline silicon layer (40) formed over the second insulating layer; said second polycrystalline silicon layer and said opening defining a contact region; and a metal silicide (56) which fills said contact region, wherein none of said second polycrystalline silicon layer is disposed over said silicide in said contact region. A structure according to claim 12 wherein the lower insulating layer (34) is disposed over the substrate, the first silicon layer (36) is disposed over the lower insulating layer (34) and the lower insulating layer has an opening through which the first silicon layer has contact with said active region (22). A structure according to claim 12 or 13, wherein the second polycrystalline silicon layer (40) has a large grain size characteristic of amorphous silicon having been deposited, recrystallized and annealed. A structure according to any of claims 12 to 14, wherein said second insulating layer comprises silicon nitride. The structure of claim 13 or 14, wherein the conductive region is a source/drain of a field effect device. The structure of claims 13 or 14, wherein the second polycrystalline silicon layer has a large grain size characteristic of amorphous silicon having been deposited, recrystallized and annealed. The structure of any of claims 13-17 wherein said insulating layer (44) comprises silicon nitride.

Inventors: HODGES ROBERT LOUIS, HODGES, ROBERT LOUIS
Applicants: ST MICROELECTRONICS INC, STMICROELECTRONICS, INC.
Application year: 1994
Main classification: H01L21
IPC codes: H01L29, H01L21, H01L27