Low power intelligent current source for monitoring a high voltage

Abstract: A low power integrated current source (ICS) for monitoring the voltage at an input terminal (10) includes a current source (11) and a network of current mirror circuits coupled to the current source (11), to the input terminal (10) and to an output terminal. The circuit monitors the input voltage by comparing the input current with a reference current determined by the current source (11). The current mirror network responds to a predetermined voltage (current) at the input terminal (10) to switch the output voltage at the output terminal (14) from a first voltage level to a second voltage level. The ICS voltage monitor circuit limits the maximum value of the input current as the input voltage increases beyond a given voltage level thereby limiting the power dissipation. The trip voltage can be reset by merely changing the reference current supplied by the current source (11)or by changing the value of an input resistor whose purpose is to convert the input voltage into an input current.

Description: BACKGROUND OF THE INVENTION The present invention relates to a circuit for monitoring a high voltage and, more particularly, to a voltage level detection circuit that has the ability to limit the input current to a predetermined value and thereby limit the power dissipated despite an increase of the high voltage being monitored. The present invention particularly relates to a voltage monitor circuit comprising: an input terminal for receiving a voltage to be monitored, an output terminal at which a voltage is derived indicative of the voltage to be monitored, a current source, a current mirror comparison means for comparing a current derived from the current source with a current determined by the voltage to be monitored thereby to derive at its output the voltage indicative of the monitored voltage, and means coupling said output terminal to said output of the current mirror comparison means. A voltage monitor circuit of this type is known from European Patent Application EP-A-0 174 736. There are a wide variety of circuits available to monitor or detect the level of an input voltage. Many of these conventional voltage level detection circuits use a resistor voltage divider as a basic building block. The voltage detection circuit compares the voltages at nodes along the voltage divider against a reference voltage that can be derived by means of a transistor chain. This type of voltage detection circuit is subject to various limitations, one of which is the relatively high level of power dissipated in the resistive voltage divider. This power is wasted and thus reduces the overall efficiency of the voltage detection circuit. Another disadvantage of the resistor voltage divider type detection circuit is that the current dissipated will increase with the level of the input voltage being monitored. A voltage level detection circuit of this type is described in the U.K. Patent Application, GB 2030398A in the name of Musa et al. This published patent application utilizes a constant voltage reference generator consisting of three field effect transistors connected in series across the terminals of a DC voltage supply whose voltage level is to be monitored. The voltage reference generator provides a constant output voltage which does not vary with variations of the monitored power supply voltage. A resistor voltage divider is also connected across the terminals of the DC power supply voltage. Three comparator circuits each have one input connected to the output of the voltage reference generator and second inputs connected to respective nodes along the resistor voltage divider. The voltages at these nodes vary with the level of the DC supply voltage. The comparators produce control voltage signals when the voltages sensed by the resistor voltage divider reach predetermined levels. This voltage protection circuit is subject to the disadvantages enumerated above, i.e. excessive current and power dissipation which increases as the monitored input voltage increases. In addition, the trip point voltage of the detection circuit is difficult to control. The voltage monitor circuit known from European Patent Application EP-A-0 174 736 discloses a circuit in which the voltage to be monitored is converted into a first current and this first current is compared with a second current obtained by converting a reference voltage. The first current is mirrored by means of a first current mirror. The second current is twice mirrored by means of a second and third current mirror, the output of the second current mirror being coupled to the input of the third current mirror. The output of the first current mirror and the output of the third current mirror are interconnected and coupled to the output terminal at which the voltage is derived indicative of the voltage to be monitored. In this way the first, second and third current mirrors form the current comparison means for comparing a current derived from the second current, the reference current, with the first current derived from the voltage to be monitored. SUMMARY OF THE INVENTION It is therefore an object of the present invention to provide a high voltage monitor circuit that avoids the aforesaid disadvantages of the conventional resistor voltage divider type voltage level detection circuits which are currently in widespread use. Another object of the invention is to provide an on-chip voltage level monitor circuit suitable for use in a wide variety of monolithic integrated circuits. Yet another object of the present invention is to provide an intelligent current source for monitoring a high voltage and which operates as a current comparator, yet has the ability to limit the input current from the monitored voltage to a predetermined value. A further object of the invention is to provide a high voltage sensor circuit that operates both as a current source and as a current sensor. A still further object of the invention is to provide a voltage monitor circuit that uses a current comparison technique to set the trip point for the circuit. Another object of the invention is to provide a voltage monitor circuit in which the trip voltage can be adjustably set by changing the value of a current reference. To this end, according to the invention, the voltage monitor circuit is characterized in that said current mirror comparison means comprises: a first current mirror circuit having a first terminal coupled to said current source and a second terminal coupled to said output of the current mirror comparison means, a second current mirror circuit having a first terminal coupled to said input terminal and a second terminal coupled to a third terminal of the first current mirror circuit, and a third current mirror circuit having a first terminal coupled to the second terminal of the first current mirror circuit and a second terminal coupled to a common terminal of the second current mirror circuit. According to the invention, a low power intelligent current source (ICS) circuit for monitoring an input voltage at an input terminal comprises a plurality of current mirror circuits interconnected to a current source and to the input terminal such that a predetermined voltage (current) change at the input terminal produces a readjustment of the currents flowing in the current mirror circuits so that the voltage at a voltage output terminal of the voltage monitor circuit switches state, i.e. from a high voltage to a low voltage or vice versa. The use of a current source in combination with the current mirror circuits limits the maximum value of the input current drawn from the monitored input terminal thereby limiting the power dissipated in the circuit. The voltage monitor circuit operates as a current comparator but is still able to limit the input current to a predetermined value. The circuit is therefore ideally suited to implement a low power, high voltage sensor because it prevents the input current (also power) from increasing with an increase of the monitored input voltage. The circuit provides a dual function, i.e. as a current source and as a current sensor. This dual function aspect of the invention makes it possible to use the current sensor as a very high voltage sensor, by means of an input resistor, but without drawing an excessive input current which would otherwise dissipate too much power in an integrated circuit. The circuit can also be used as a current sensor without the resistor. The output of the voltage monitor circuit changes state when the input voltage exceeds a predetermined voltage level. The circuit uses a current comparison mode of operation rather than transistor thresholds in order to set the voltage trip point of the circuit. The circuit bias current does not increase with the input voltage thereby limiting the power dissipation. The trip voltage can be easily set by changing the value of the reference current or the value of the input resistor. The circuit also will operate without the input resistor. BRIEF DESCRIPTION OF THE DRAWING The foregoing and other objects and advantages of the present invention will be better understood from a consideration of the following detailed description of the invention when taken in conjunction with the accompanying drawing, the sole figure of which shows an intelligent current source for monitoring an input voltage. DESCRIPTION OF THE PREFERRED EMBODIMENTS The drawing shows the intelligent current source for monitoring a high voltage applied to an input terminal 10 of the monitor circuit. A constant current source 11 has one terminal connected to a point of reference voltage, in this case ground, and has a second terminal connected to an input terminal of a first current mirror circuit consisting of three field effect transistors M1, M2 and M3. The current ratio for these transistors is 1:1:1. Therefore, since the current source 11 provides a current I B , a current I B also flows through each of the field effect transistors M1, M2 and M3 of the first current mirror circuit. The gate electrodes of the field effect transistors M1, M2 and M3 are all connected together and the gate electrode of field effect transistor M1 is connected to its one main electrode which is connected in turn to the current source 11. The other main electrodes of the field effect transistors M1, M2 and M3 are all connected in common to a terminal 12 which receives a DC supply voltage, V DD , for operation of the ICS voltage monitor circuit. The main electrode of the field effect transistor M2 that is remote from the voltage supply terminal 12 constitutes a first output terminal of the current mirror circuit M1, M2 and M3 and is coupled directly to a first main electrode of a field effect transistor M7 and to an input of an inverter circuit 13. The output of the inverter circuit is connected to the output terminal 14 of the ICS voltage monitor circuit. A second main electrode of the field effect transistor M7 is connected to the point of reference voltage (ground). The field effect transistor M7 forms a second current mirror circuit with the field effect transistor M6. Thus, the gate electrode of field effect transistor M7 is directly connected to the gate electrode of field effect transistor M6 which is also directly connected to one of its main electrodes. Transistor M6 thus is connected as a diode. The other main electrode of FET M6 also is connected to the reference voltage, ground. The current ratio between field effect transistors M7 and M6 is chosen to be 1:3, that is field effect transistor M6 will carry three times the current of field effect transistor M7. A second output terminal of the first current mirror circuit M1, M2, M3, that is the main electrode of field effect transistor M3 remote from the voltage supply terminal 12, is connected directly to a first input terminal of a third current mirror circuit made up of field effect transistor M4 and field effect transistor M5. A first main electrode of field effect transistor M4 constitutes the first input terminal of the third current mirror circuit which is in turn directly connected to its gate electrode so that field effect transistor M4 functions as a diode. The gate electrode of FET M4 is directly connected to the gate electrode of FET M5. A first main electrode of field effect transistor M5 is directly connected to a first main electrode of a field effect transistor M8 operating as a buffer stage for the voltage monitor circuit. The buffer transistor M8 is only needed if the input voltage is a high voltage. The second main electrodes of field effect transistors M4 and M5 are connected in common to the first main electrode of the field effect transistor M6 of the second current mirror circuit. The current ratio of the FET M4 to the FET M5 is chosen to be 1:5. MOS field effect transistors M4 and M5 each have a so-called back-gate electrode connected to ground. The current ratios given for the various current mirror circuits can be changed to satisfy different functional requirements of the voltage monitor circuit. The buffer field effect transistor M8 has a second main electrode connected to the voltage input terminal 10 and has a gate electrode connected to a bias voltage input terminal 15. The voltage to be monitored is applied to input terminal 10. As an example, the present voltage monitor circuit can be used to monitor the drain-source voltage of a series connected control transistor of a power supply circuit. In such a circuit, it is desired to provide a control signal indication when the drain-source voltage of the control transistor drops below 60 volts. Under normal conditions, each of the field effect transistors M1, M2 and M3 of the first current mirror circuit M1-M3 will carry a current I B equal to the current (I B ) supplied by the current source 11. A current I B will therefore flow through field effect transistor M4 of the current mirror circuit M4, M5 and due to the current ratio of 1:5, a current of 5I B will flow through FET M5 and also through the cascode buffer FET M8. As a result of the current I B in field effect transistor M4 and the current 5I B in field effect transistor M5, a current of 6I B flows through field effect transistor M6 connected to field effect transistors M4 and M5. The 1:3 current ratio of field effect transistors M7 and M6 of the second current mirror circuit M6, M7 causes a current of 2I B to flow through FET M7. Since FET M2 only supplies a current equal to I B , the voltage V 16 at the junction point 16 goes low and the output voltage, V 0 , at output terminal 14 goes high. If the voltage at the input terminal 10 drops below a given level, for example, 60 volts in the example mentioned above, it can be arranged that the current I 0 flowing through buffer transistor M8 drops below 2I B . As a result of the current I B already flowing through field effect transistor M4, a current less than 3I B will flow through field effect transistor M6 and hence a current less than I B will flow through field effect transistor M7 in view of the 1:3 current ratio of FET M7 to FET M6. But a current equal to I B would try to flow through field effect transistor M2 and, as a result, the voltage V 16 will go high and the output voltage V 0 will go low, signalling the occurrence of the monitored condition. The use of the inverter circuit 13 is of course optional. For example, if the output terminal 14 was directly connected to the junction point 16, then if the input voltage at terminal 10 is high enough, both transistors M4 and M5 will be in saturation and, assuming I B is 100 µA in the given example, will cause a current of 600 µA to flow in field effect transistor M6, i.e. 500 µA from FET M5 and 100 µA from FET M4. In view of the 3:1 current ratio of transistor M6 to transistor M7, a current of 200 µA will flow in transistor M7. Since field effect transistor M2 is biased to supply only 100 µA, the output terminal 14 (16) will be pulled low. If the monitored voltage at terminal 10 drops to a value (e.g. 60 V) such that the current in transistor M5 is reduced from 500 µA to less than 200 µA, FET M7 will now carry a current less than 100 µA, which in turn will cause the output terminal 14 (16) to go high. In order to implement the circuit to monitor the drain-source voltage of a transistor, a 300 kΩ resistor can be connected between the drain voltage and the voltage input terminal 10. The cascode buffer transistor M8 can then be a high voltage LDMOS transistor with its gate connected to the on-chip DC bias voltage supply, for example, 12 volts. If the monitored drain voltage drops below 60 volts, i.e. 200 µA x 300 kΩ = 60 V, then the output voltage V 0 will go high to signal the occurrence of the monitored condition at input terminal 10. Thus, it can be seen that an input voltage is effectively monitored by a comparison of an input current proportional thereto with a reference current via a novel circuit of current mirrors. The use of the current mirrors limits the maximum current I 0 that will flow in spite of an increase in the monitored voltage at voltage input terminal 10. The current mirror network monitors the input voltage so that a predetermined voltage (current) change at the input terminal causes a readjustment of the currents flowing in the current mirror circuits so that the output voltage, V 0 can switch states to indicate a given voltage condition. The value of the trip voltage can be adjusted or reset by changing the value of current from the reference current source 11. The bias current in the circuit does not increase with an increase in the input voltage, thereby limiting the circuit power dissipation. The circuit acts as a current comparator which has the ability to limit the input current to a given value (i.e. 5 I B in the example chosen). The intelligent current source described can be used as a low power high voltage sensor. It will of course be apparent that the values given for the current ratios of the current mirror circuits are by way of example only. Furthermore, various modifications and changes can be made in the invention described without departing from the scope thereof, which is to be limited only to the extent required by the appended claims.

Claims: A voltage monitor circuit comprising: an input terminal (10) for receiving a voltage to be monitored, an output terminal (14) at which a voltage is derived indicative of the voltage to be monitored, a current source (11), a current mirror comparison means (M1..M7) for comparing a current derived from the current source (11) with a current determined by the voltage to be monitored thereby to derive at its output (16) the voltage indicative of the monitored voltage, and means (13) coupling said output terminal (14) to said output (16) of the current mirror comparison means, characterized in that said current mirror comparison means comprises: a first current mirror circuit (M1, M2, M3) having a first terminal coupled to said current source (11) and a second terminal coupled to said output (16) of the current mirror comparison means, a second current mirror circuit (M4, M5) having a first terminal coupled to said input terminal (10) and a second terminal coupled to a third terminal of the first current mirror circuit (M1, M2, M3), and a third current mirror circuit (M6, M7) having a first terminal coupled to the second terminal of the first current mirror circuit (M1, M2, M3) and a second terminal coupled to a common terminal of the second current mirror circuit (M4, M5). A voltage monitor circuit as claimed in claim 1 wherein: the first current mirror circuit comprises first (M1), second (M2) and third (M3) branches comprising a first transistor (M1) connected as a diode, a second transistor (M2) and a third transistor (M3), respectively, said first, second and third branches being connected to said first, second and third terminals, respectively, of the first current mirror circuit, the second current mirror circuit comprises first (M5) and second (M4) branches comprising a fourth transistor (M5) and an as a diode connected fifth transistor (M4), respectively, and with said first and second branches connected to said first and second terminals, respectively, of the second current mirror circuit, and the third current mirror circuit comprises first (M7) and second (M6) branches comprising a sixth transistor (M7) and an as a diode connected seventh transistor (M6), respectively, and with said first and second branches connected to said first and second terminals, respectively, of the third current mirror circuit. A voltage monitor circuit as claimed in claim 2 wherein each of said transistors is a field effect transistor. A voltage monitor circuit as claimed in claim 2 wherein: the current ratio of said first (M1), second (M2) and third (M3) branches of the first current mirror circuit is 1:1:1, the current ratio of said first (M5) and second (M4) branches of the second current mirror circuit is 5:1, and the current ratio of said first (M7) and second (M6) branches of the third current mirror circuit is 1:3. A voltage monitor circuit as claimed in claim 1 wherein the current mirror comparison means (M1...M7) is operative to limit the current flow at said input terminal (10) to a given value determined by the current mirror comparison means and the current source (11). A voltage monitor circuit as claimed in claim 1 wherein the output voltage at said output terminal (14) is abruptly triggered from a first voltage level to a second voltage level at a predetermined voltage at said input terminal (10). A voltage monitor circuit as claimed in claim 6 wherein the current supplied by said current source (11) is adjustable so as to adjust the level of the predetermined input voltage which triggers the output voltage from the first level to the second level. A voltage monitor circuit as claimed in claim 6 wherein said current mirror comparison means (M1...M7) compares an input current flowing through the input terminal (10) and determined by the input voltage with said current derived from the current source (11) thereby to trigger said output voltage at a given input current related to said predetermined input voltage.

Inventors: WONG STEPHEN, WONG, STEPHEN
Applicants: KONINKL PHILIPS ELECTRONICS NV, KONINKLIJKE PHILIPS ELECTRONICS N.V.
Application year: 1994
Main classification: G01R19
IPC codes: G01R17, G01R19, H03K17, G05F3