Driving method for plasma display panels with self erase discharge triggered by a reset discharge

Abstract: A method of driving a surface discharge plasma display panel has a reset step of applying a pulse of a first voltage to paired first and second electrodes (X, Yi), a write step of applying a pulse of a second voltage to second and third electrodes (Yi, Aj) corresponding to cells (10) to be turned ON, and a sustain discharge step of applying an AC pulse of a fourth voltage to the paired first and second electrodes (X, Yi). The pulse of the first voltage is so set that it is higher than a first discharge start voltage, a third voltage caused by the discharge is higher than the first discharge start voltage, and the first, second, and third electrodes (X, Yi, Aj) have the same potential after the application of the pulse of the first voltage. Therefore, an address discharge of the surface discharge plasma display panel can be caused by a wide range of voltages, and display quality of the panel can be improved.

Description: The present invention relates to methods and apparatus for driving surface discharge plasma display panels, for example to methods and apparatus for driving three-electrode surface-discharge alternating-current plasma display panels (AC PDPs). Flat display panels such as AC PDPs may be required to have large screens, large capacity, and the ability to display full-color images. In particular, the AC PDPs may be required to provide more display lines and intensity levels and to be capable of stably rewriting their screens without decreasing the luminance of the screens. EP-A-0549275 may be considered to disclose a method of driving a surface-discharge plasma display panel having first and second substrates facing each other, a discharge gas enclosed between the said first and second substrates, first and second electrodes arranged in parallel with one another on said first substrate, third electrodes arranged on said first or second substrate and crossing said first and second electrodes, and a plurality of discharge cells arranged at respective locations where said third electrodes cross said first and second electrodes, the method comprising: (a) a reset step including carrying out a write discharge in all cells of a selected line and carrying out an erase discharge in all cells of the selected line; (b) a write step of writing display data to the selected line; and (c) a sustain step in which sustain discharges are brought about in ON cells of the selected line. In this method, the erase discharge is not a self-erase discharge brought about by the strength of the write discharge. Instead the erase discharge is intended to accumulate negative wall charges (electrons) over the second electrode and positive wall charges (ions) over the third electrode so that these wall charges can promote discharge in the cells to be turned ON when display data is written to the display line. Consideration has been given to a line-by-line self-erase addressing method for driving a PDP, in which method wall charges (which are charges caused on the surface of a wall of the PDP) remain during the reset period. These remaining wall charges can enable an address discharge to be brought about with a decreased potential. However, fluctuations in the remaining wall charges narrow the range of operating potentials of the PDP within which stable operation of the PDP is obtained under various conditions. The fluctuations also change an optimum value of the potential, which destabilizes the operation of the PDP or lowers the display quality thereof. US 4737687 discloses a driving method of this kind. Further, in another previously-considered driving method, for example, 256 shades of gray can be realized by dividing a frame into eight sub-fields (which are disclosed in, for example, Japanese Unexamined Patent Publication (Kokai) No. 4-195188 and Japanese Patent Application No. 4-340498). In this driving method, two or three discharges should be carried out in the reset period, so as to uniformly distribute wall charges and secure stable operation. However, the discharge produces light even when the displayed pixel should be black, and thus the contrast of PDP deteriorates. Note that the related art and the problems thereof will be briefly explained later. It is desirable to provide a method and an apparatus for driving a surface discharge plasma display panel that enables a wide range of voltages to be used to cause address discharge, so as to improve the display quality of the panel. Further, it is desirable to provide a method and an apparatus for driving a surface discharge plasma display panel that can enable black pixels to be displayed with low luminance, so as to improve the display quality of the panel. A method of driving a surface-discharge plasma display panel according to a first aspect of the present invention is characterised in that in said reset step the erase discharge is a self-erase discharge brought about by the strength of the write discharge and serving to nearly completely neutralise wall charges in the cells of the selected line and to equalise conditions in those cells. In a preferred embodiment of the driving method in said write step the second and third electrodes are used to bring about address discharges in cells subjected to the said reset step that are selected to be turned ON, thereby to accumulate wall charges in the selected cells; in said sustain step alternating pulse voltages are applied to the first and second electrodes, thereby to bring about said sustain discharges in the said ON cells; and said reset step, write step, and sustain step are repeated; and the strength of said write discharge brought out in the said reset step is so set as to accumulate wall charges of different polarities and cause said self-erase discharge due to a voltage difference between the said wall charges, to thereby neutralize the said wall charges. The plasma display panel may have a wall charge accumulating dielectric layer covering the surfaces of the first and second electrodes, and a phosphor formed over the second substrate. The reset step may be used to cause discharge between the first and second electrodes and uniformly distribute charges over the dielectric layer. The write step may be used to cause discharge (address discharge) between the second and third electrodes, so that predetermined quantities or more of first and second wall charges of opposite polarities are accumulated on the dielectric layer on the first and second electrodes, respectively, in the cells to be turned ON. The sustain step may be used to turn ON the cells in which the sum of the potential difference built up between the first and second wall charges and an applied voltage (sustain pulse) having the same polarity as the built-up potential difference exceeds a discharge start voltage, and to alternate the opposite polarities of the first and second wall charges. The reset step, the write step, and the sustain step may be repeatedly carried out, so that the polarity of the AC pulse in the sustain step is opposite to that of the write pulse in the reset step. An erase pulse having a voltage that is lower than the discharge start voltage and gently rises may be applied to the first and second electrodes after the application of the write pulse used to bring about the discharges during the reset step, so that the voltage of the erase pulse is added to the first and second wall charges that have not been erased by the write pulse due to abnormalities in the cells, thereby discharging and erasing remaining wall charges. The first and second wall charges which due to abnormalities in the cells have not been erased by the write pulse may be inverted in polarity and amplified by applying a pulse that is lower than the discharge start voltage and has an opposite polarity to the write pulse voltage as well as a pulse that is lower than the discharge start voltage and has the same polarity as the write pulse voltage to the first and second electrodes in an interval between the write pulse and the erase pulse. The polarity of the erase pulse voltage may be inverted with respect to the polarity of the write pulse voltage, thereby erasing more of the remaining wall charges with the erase pulse. The potential of the third electrodes may be substantially equal to the average of the potential of the first and second electrodes during the application of the write pulse. The write pulse may be generated by setting the second electrodes to a ground level and by applying a pulse of a positive voltage to the first electrodes. The potential of the third electrodes may be set to a ground level during the application of the write pulse. The potential of the first, second and third electrodes may be at the ground level before and after the application of the pulse of the first voltage. In the write step, the applied voltage, used to bring about address discharges in the specified cells of the selected line, may be greater than a discharge start voltage between the second and third electrodes, and a pulse of a voltage Vs may be applied to the first and second electrodes of the selected line, where Vsmin <= Vs < Vfxymin. Here, Vsmin is a functional minimum for the sustain pulse voltage, and Vfxymin is the discharge start voltage between the first and second electrodes. The voltage Vs may be close to the discharge start voltage Vfxymin. The width of the applied voltage pulse for the specified cells in the write step may be narrower than that of the pulse of voltage Vs applied to the first and second electrodes of the selected line in that step. The voltage applied to the specified cells of the selected line in the write step may be a positive pulse applied to the third electrodes corresponding to the specified cells when the potential of the second electrode of the selected line is negative with respect to the ground level and the third electrodes corresponding to non-specified cells of the selected line are at the ground level; and for each non-selected display line a negative pulse may be applied to the second electrode when the potential of the first electrodes is equalized with the potential of the third electrodes corresponding to the specified cells. The potential of the second electrodes of the non-selected lines may be about 1/4 to 3/4 of the sum of the potentials of the first and second electrodes of the selected line. The potential of the third electrodes may be positive with respect to the ground level in the sustain step. A positive pulse whose potential difference with respect to the third electrodes is about 1/4 to 3/4 of the sustain pulse voltage may be simultaneously applied to the first and second electrodes before the first sustain pulse is applied in the sustain step. An output terminal of a drive circuit connected to the third electrodes may be set to a high impedance state in the sustain step. All cells may be simultaneously subjected to the reset step; the second electrodes may be sequentially subjected to the write step; and all of the first and second electrodes may be simultaneously subjected to the sustain step. According to a second aspect of the present invention there is provided a surface-discharge plasma display panel comprising: first and second substrates facing each other; a discharge gas enclosed between the said first and second substrates; first and second electrodes arranged in parallel with one another on said first substrate; third electrodes arranged on said first or second substrate and crossing said first and second electrodes; a plurality of discharge cells arranged at respective locations where said third electrodes cross said first and second electrodes; reset means for carrying out a write discharge in all cells of a selected line and for carrying out an erase discharge in all cells of the selected line; write means for writing display data to the selected line; and sustain means for bringing about sustain discharges in ON cells of the selected line; characterised in that the erase discharge is a self-erase discharge brought about by the strength of the write discharge and serving to nearly completely neutralise wall charges in the cells of the selected line and to equalise conditions in those cells. The first electrodes may receive an output signal of an X-common driver, the second electrodes may receive output signals of Yi-drive circuits, and the third electrodes may receive output signals of Aj-drive circuits; and the Yi-drive circuits may be connected to a Y-common driver, the second electrodes may be driven by a positive pulse during a sustain discharge period, and the second electrodes may be driven by negative pulses during an address period. The Y-common driver may include a first switching unit for preventing an unnecessary current flow into the Yi-drive circuits caused by using the positive and negative pulses. The first switching unit may be controlled by a second switching unit which is used to apply the negative pulses to the second electrodes through the Yi-drive circuits. Reference will now be made, by way of example, to the accompanying drawings, in which: Fig. 1A is a sectional diagram showing a cell in a plasma display panel; Fig. 1B is a diagram schematically showing a structure of a plasma display panel; Fig. 1C is a block diagram showing an example of a three-electrode surface-discharge alternating-current plasma display panel device using the plasma display panel shown in Fig. 1B; Fig. 2 is a diagram showing voltage waveforms applied to electrodes according to a previously-considered plasma display pandel driving method; Fig. 3 is a diagram for explaining changes in drive cycles in display lines according to the driving method of Fig. 2; Fig. 4 is a diagram showing voltage waveforms applied to electrodes according to a second previously-considered plasma display panel driving method; Fig. 5 is a diagram showing a frame for displaying 256 shades of gray according to the method of Fig. 4; Figs. 6A to 6F are diagrams for explaining processes of the self-erasing of wall charges according to a principle of an embodiment of the present invention. Figs. 7A to 7C are diagrams showing voltage waveforms applied to electrodes according to the processes of Pigs. 6A to 6F; Fig. 8 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a first embodiment of the present invention; Fig. 9 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a second embodiment of the present invention; Fig. 10 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a third embodiment of the present invention; Fig. 11 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a fourth embodiment of the present invention; Fig. 12 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a fifth embodiment of the present invention; Fig. 13 is a diagram showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on a sixth embodiment of the present invention; Fig. 14 is a block diagram showing a plasma display unit according to a seventh embodiment of the present invention; Fig. 15 is a circuit diagram schematically showing drive circuits for a display cell contained in the unit of Fig. 14; Fig. 16 is a circuit diagram showing the details of a Y-drive circuit of Fig. 15; Fig. 17, consisting of Figs. 17A and 17B, shows voltage waveforms applied to electrodes and the ON/OFF states of switch elements of the circuit of Fig. 15; Fig. 18 is a circuit diagram showing an X-drive circuit of Fig. 15; Fig. 19 is a circuit diagram showing an address electrode drive circuit of Fig. 15; Fig. 20 is a circuit diagram showing a Yi-drive circuit of Fig. 15; and Figs. 21A and 21B are diagrams showing tables of truth value of logic circuits of Figs. 19 and 20. Figure 1A shows a sectional diagram of a cell in a plasma display panel, and Fig. 1B schematically shows a structure (electrodes and m x n dots) of a plasma display panel. Note that Fig. 1A shows a cell forming a pixel at an intersection of the "i"th line (Yi) and "j"th column (Aj) of a surface discharge plasma display panel (PDP) having three electrodes shown in Fig. 1B. In Fig. 1A, reference numeral 11 denotes a rear glass substrate, 12 denotes a dielectric layer, 13 denotes a MgO protective film, 14 denotes a front glass substrate, 15 denotes a fluorescent material (dielectric phosphor) deposited between the walls, 16 denotes a partition wall, and 17 denotes a discharge cavity. Further, reference mark Aj denotes an address electrode, and X and Yi denote sustain electrodes. Note that a pair of sustain electrodes X and Yi run perpendicular to the plane of the figure, As shown in Fig. 1A, sustain electrodes X and Yi are formed on the glass substrate 11 and are covered with the dielectric layer 12 for accumulating wall charges. The dielectric layer 12 is covered with the MgO protective film 13. The address electrode Aj extends in parallel with the plane of the figure and is formed on a glass substrate 14 that faces the glass substrate 11. The address electrode Aj is covered with a dielectric phosphor 15. The partition wall 16 is formed on the glass substrate 14 along a boundary of the pixel. The discharge cavity 17 is defined between the MgO protective film 13 and the phosphor 15. Penning mixtures such as Ne+Xe are sealed in the cavity 17. As shown in Fig. 1B, the PDP (plasma display panel) has "n x m" pixels with i = 1 to n and j = 1 to m. To enable a particular cell (pixel), formed at a location where a selected one of the sustain electrodes Yi is crossed by a selected one of the address electrodes Aj,to be turned ON or OFF, the sustain electrodes Y1 to Yn are insulated from one another, and the address electrodes A1 to Am are insulated from one another. The sustain electrodes X extend in parallel with the sustain electrodes Y1 to Yn, respectively, and respective first ends of the sustain electrodes X are connected together. Figure 1C shows an example of a three-electrode surface-discharge alternating-current plasma display panel (AC PDP) device using the plasma display panel shown in Fig. 1B. In Fig. 1C, reference numeral 110 denotes a control circuit, 111 denotes a display data controller, 112 denotes a frame memory, 113 denotes a panel drive controller, 114 denotes a scan driver controller, and 115 denotes a common driver controller. Further, reference numeral 121 denotes an address driver, 122 denotes an X driver, 123 denotes a Y scan driver, 124 denotes a Y driver, and 130 denotes the plasma display panel. Further, in Fig. 1C, reference mark CLOCK denotes a dot clock indicating display data, DATA denotes display data (in case of 256 gray scales, 8 bits for each color: 3 x 8), VSYNC denotes a vertical synchronous signal, which indicates the beginning of a frame (one field), and HSYNC denotes a horizontal synchronous signal. As shown in Fig. 1C, the control circuit 110 comprises the display data controller 111 and the panel drive controller 113. The display data controller 111 is used to store the display data in the frame memory 112 and then to transfer it to the address driver 121 in synchronizing with the driving timing of the panel. Note that, reference mark A-DATA denotes display data and A-CLOCK denotes a transfer clock. The panel drive controller 113 is used to determine when to apply a high voltage wave (pulse) to the panel (PDP) 130 and is provided with the scan driver controller 114 and the common driver controller 115. Note that, reference mark Y-DATA denotes scan data (data for turning ON a Y scan driver every bit), Y-CLOCK denotes a transfer clock (a clock for turning ON a Y scan driver every bit), Y-STB1 denotes a Y strobe-1 (a signal for regulating the timing of turning ON the Y scan driver), and Y-STB2 denotes a Y strobe-2. Further, reference mark X-UD denotes a signal (outputs Vs/Vw) for controlling the ON/OFF of the common driver of the X side (x driver 122), X-DD denotes a signal (GND) for controlling the ON/OFF of the X driver 122, Y-UD denotes a signal (outputs Vs/Vw) for controlling the ON/OFF of the Y side common driver (Y driver 124), and Y-DD denotes a signal (GND) for controlling the ON/OFF of the Y driver 124. As shown in Fig. 1C, each of the address electrodes 103 (Al to Am) is connected to the address driver 121 and receives an address pulse at the address discharge time from the address driver. Further, Y electrodes 108 (Yi to Yn) are individually connected to the Y scan driver 123, and the Y scan driver 123 is connected to the Y driver 124. The address discharge time pulse is generated by the Y scan driver 123, and the sustain pulses and others are generated by the Y driver 24 and applied to the Y electrodes 108 through the Y scan driver 123. Further, the respective X electrodes 107 of all the display lines of the panel 130 are connected in common to the X driver 122 which is used to generate write pulses, sustain pulses, and the like. These driver circuits (121, 122, 123, 124) are controlled by the control circuit 110, which is controlled by synchronous signals, display data signals, and the like supplied from outside the AC PDP device. Figure 2 shows a previously-considered cycle of voltage waveforms applied to the electrodes for driving the PDP. Namely, Fig. 2 shows one driving cycle in a previously-considered "line-by-line self-erase addressing method". In this previously-considered line-by-line self-erase addressing method, the sustain electrodes Yi are sequentially selected from Y1 to Yn. Further, in the following explanations, a selected one of the sustain electrodes Yi is represented by Ys and the'remaining unselected electrodes by Yt. For example, if s = 1, then t = 2 to n. A line of cells corresponding to the sustain electrode Ys is called the selected line, and lines of cells corresponding to the unselected sustain electrodes Yt are called the unselected lines. In the selected line, the address electrodes Aj corresponding to cells to be turned ON (selected cells) are represented by Aa and the cells to be turned OFF (non-selected cells) are represented by Ab. First, the sustain electrodes Yt are set to 0 V, and a write pulse of potential VW is applied to the sustain electrodes X. At the same time, a pulse of potential VS is applied to the sustain electrode Ys. A discharge start voltage between the sustain electrodes X and Yi is Vfxy. The potential VW is set as follows: VS + VW > Vfxy > VW (Note that the determining of the potential VS will be explained later.) In all cells in the selected line a write discharge W is brought about between the sustain electrodes X and Ys. As the discharge develops, electrons, i.e., negative wall charges accumulate over the protective film 13 on the sustain electrode X corresponding to the selected line (hereinafter referred to as the sustain electrode X side). On the other hand, ions, i.e., positive wall charges, accumulate over the protective film 13 on the sustain electrode Ys. These wall charges reduce the strength of an electric field in the discharge cavity, so that the discharge quickly comes to an end within one to several microseconds. The potential difference built up due to the wall charges at the end of the discharge is Vwall1. Next, the sustain electrodes Ys and Yt are set to 0 V, and a sustain pulse of -VS is applied to the sustain electrode X. The potential VS is determined as follows: VS + Vwall1 > Vf > VS As a result, a sustain discharge S is brought about between the sustain electrodes X and Ys of only the selected line Ys. Opposite to the previous case, positive wall charges accumulate on the sustain electrode X side and negative wall charges on the sustain electrode Ys side. Further, the sustain electrodes X and Yt and the address electrodes Aa are set to 0 V, and a sustain pulse of -VS is applied to the sustain electrode Ys. At the same time, an address pulse of VA is applied to the address electrodes Ab. This causes a sustain discharge between the sustain electrodes X and Ys of the selected line. A discharge start voltage between the address electrodes Aj and the sustain electrodes Yi is Vfay, and the potential of the wall charges on the sustain electrode Ys side is Vwall2. The potential VA is set as follows: VA + VS + Vwall2 > Vfay > VS In the cells to be turned OFF in the selected line, a discharge (address discharge) is brouqht about between the address electrodes Ab and the sustain electrode Ys, resulting in excessive accumulation of positive wall charges on the sustain electrode Ys side of each cell to be turned OFF. The potential VA is so set that the wall charges themselves start a discharge between the sustain electrodes X and Yi after the address discharge when the sustain electrodes X and Ys and the address electrodes Ab are set to 0 V. This self-erase discharge cannot eliminate the wall charges because the amount of the accumulated wall charge is insufficient and because the time since the application of the address pulse is insufficient. However, the remaining wall charges will cause no problem if they cause no sustain discharge when a sustain pulse is added to them. Thereafter the cells that have self-erase discharged do not undergo sustain discharges and are kept in an OFF state even if sustain pulses are alternately applied to the sustain electrodes X and Yi. In the cells to be turned CN, no address pulse is applied to the address electrodes Aj. Accordingly, the sustain pulses repeatedly bring about sustain discharges to turn ON the cells. Figure 3 shows changing drive cycles in display lines. An abscissa indicates time and an ordinate indicates the display lines. In Fig. 3, reference mark W denotes a drive cycle for writing display data, S denotes a drive cycle for carrying out sustain discharge in the present field, and s denotes a drive cycle for carrying out sustain discharge in the preceding field. Figure 4 shows a second previously considered sub-field of voltage waveforms applied to the electrodes for driving the PDP. This driving method employs a separate address-sustain discharge self-erase addressing method. Each sub-field involves a reset period in which a small quantity of wall charge is left in every cell, and an address period in which an address discharge is brought about to accumulate wall charges. These accumulated wall changes are then used by a sustain discharge carried out afterward in pixels (cells) to be turned ON. Each sub-field also involves a sustain discharge period in which sustain pulses are added to the wall charges to cause sustain discharges only in the cells that have previously undergone an address discharge. First, during the reset period, the sustain electrodes Y1 to Yn are set to 0 V, and a write pulse of VS+VW is applied to the sustain electrodes X. The potential VW is determined to satisfy the above equation (1). The sustain electrodes X and Y1 to Yn cause total write discharge W (write discharges in all cells of the PDP). Next, the sustain electrodes X are set to 0 V, and a sustain pulse of VS is applied to the sustain electrodes Y1 to Yn. The potential VS is determined to satisfy the above equation (2). The sustain electrodes X and Y1 to Yn cause total sustain discharge S (sustain discharges in all cells of the PDP). Further, the sustain electrodes Y1 to Yn are set to 0 V, and an erase pulse lower in potential than VS is applied to the sustain electrodes X. At the same time, an address pulse of -VS (not shown) is applied to the address electrodes Aj, to partly neutralize and reduce the wall charges. This results in leaving negative wall charges on the sustain electrodes Y1 to Yn. These remaining wall charges are used to permit the next address discharge to be brought about with a low potential VA. The quantity of the wall charges is determined so that the cells that have caused no address charge during the address period never cause sustain discharge in response to sustain pulses during the sustain discharge period. Then, the address period starts. First, the sustain electrodes X and Y1 to Yn are set to potential VS. Next, the sustain electrode Y1 is selected. Namely, a scan pulse is applied only to the sustain electrode Y1 among the electrodes Y1 to Yn. At the same time, an address pulse of VA is applied to the address electrodes Aa corresponding to the cells to be turned ON in the selected line, to cause write discharge in the cells. Then, the sustain discharge period starts. In the sustain discharge period, the sustain electrodes Y1 to Yn are provided with the same voltage waveform, and sustain pulses are alternately applied to the sustain electrodes X and Y, to turn ON the cells to which data have been written in the address period. The driving method of Fig. 4 makes wall charges remain during the reset period, to decrease the potential required to bring about address discharge. Fluctuations in the remaining wall charges narrow the range of the potential VA for securing the stable operation of the PDP under various conditions. The fluctuations also change an optimum value of the potential VA, which destabilizes the operation of the PDP or lowers the display quality thereof. The remaining wall charges fluctuate for the following reasons. First, the wall charges formed in a given cell ty the total write discharge are dependent on whether that cell was in an CN state in the preceding sub-field. Next, the impedance of drive circuits including the electrodes of the PDP fluctuate depending on temperature and vary the discharge characteristics. Further, the discharge characteristics of the cells are dependent on temperature. The driving method of Fig. 2 accumulates wall 1 charges on the sustain electrodes X and Ys before the address discharge, which causes the same problem as mentioned above. Further, the driving method of Fig. 4 determines luminance according to the length of the sustain discharge period, i.e., the number of the sustain pulses. In Fig. 4, a frame is divided into eight sub-fields SF1 to SF8. The ratio of the sustain discharge periods of the sub-fields SF1 to SF8 is 1:2:4:8:16:32:64:128 to realize 256 shades of gray. If a screen is written at 60 Hz, a frame will last for 16.6 milliseconds. If one frame involves 510 sustain discharge cycles (each with two discharges), the numbers of sustain discharge cycles in the sub-fields SF1 to SF8 are 2, 4, 8, 16, 32, 64, 128, and 256, respectively. If the period of the sustain discharge is eight microseconds, the total sustain discharge period in one frame will be 4.08 milliseconds. If each sub-field includes a reset period of about 50 microseconds, the address cycle per line in each sub-field is limited to approximately 3 microseconds in the case of driving a PDP having 500 lines. It is important to carry out discharges two to three times (three discharge cycles) in the reset period, to uniformly distribute wall charges and secure stable operation. This discharge, however, produces light even when displaying black and reduces contrast. According to the driving methods of Figs. 4 and 5, the number of sustain discharge operations in one frame is, for example, 510 x 2 = 1020. The reset period in each sub-field involves three discharges, i.e., the total write discharge, sustain discharge, and erase discharge. These discharge operations are stronger than the sustain discharges carried out in the sustain discharge period. Accordingly, the brightness due to the three discharges is about five times of that of normal sustain discharge. Accordingly, the ratio of the maximum luminance and the minimum luminance, i.e., the luminance of black is 1020:5x8 = 26:1. The effect of this ratio is noticeable in a dark room. In a lighted room, the surface reflection of the PDP reduces contrast. This means that there is no reason to display many shades of gray. However, since the quality of black is an important factor for the display quality of images, satisfactory contrast must be secured. The driving method of Fig. 2 subjects every cell in a selected line to discharges three times, i.e. the write discharge W, the next sustain discharge S, and sustain discharge S carried out in parallel with the address discharge, even in cells to be turned OFF. These discharge operations may reduce the ratio of the maximum luminance and the minimum luminance for black, similar to the previous case. Figures 6A to 6F show a process of the self-erasing of wall charges according to a principle of an embodiment of the present invention, and Figs. 7A to 7C show voltage waveforms applied to electrodes according to the process of Figs. 6A to 6F. In the Fig. 6 embodiment, the surface discharge plasma display panel has first and second electrodes arranged on a first substrate, and the first and second electrodes run in parallel with each other and are paired for respective display lines. A second substrate is spaced apart from and faces the first substrate, and third electrodes Aj are arranged on the first or second substrate. The third electrodes (Aj) are arranged away from the first and second electrodes and orthogonal thereto, and the surfaces of the first and second electrodes are covered with a wall charge accumulating dielectric layer. A phosphor is formed over the second substrate, and a cavity defined between the first and second substrates seals a discharge gas. Intersections where the first and second electrodes cross the third electrodes Aj form cells, respectively. In the Fig. 6 embodiment, a reset step is carried out to apply a pulse of first voltage to the paired first and second electrodes, to cause discharge between the electrodes so that charges are uniformly distributed over the dielectric layer. Further, a write step is carried out to apply a pulse of second voltage to the second and third electrodes corresponding to cells to be turned ON, to cause discharge between the electrodes so that predetermined quantities or more of first and second wall charges having opposite polarities are accumulated on the dielectric layer on the first (X) and second (Yi) electrodes, respectively, in the cells to be turned ON. Further, a sustain discharge step is carried out to apply an AC pulse of fourth voltage to the paired first and second electrodes so that the sum of a third voltage, between the first and second wall charges, and the fourth voltage having the same polarity as the third voltage exceeds a first discharge start voltage needed to turn CN the cells and so that the first and second wall charges alternate in polarity at each sustain discharge. Note that these steps are repeated so that the polarity of the last AC voltage pulse in the sustain discharge step may be opposite to the polarity of the pulse of first voltage in the reset step which follows that sustain discharge step. In the examples shown in Figs. 7A to 7C, the pulse of first voltage is higher than the first discharge start voltage, and the third voltage caused by the discharge is higher than the first discharge start voltage. In those examples the first, second and third electrodes have the same potential after the pulse of first voltage is applied. In Figs. 6A to 6F, the third electrodes Aj are formed on the second substrate. An embodiment of the present invention is applicable to a structure in which the third electrodes Aj are formed on the first substrate on the second substrate side or on the opposite side with respect to the first and second electrodes X and Yi. The reset step of the Fig. 6 embodiment will be explained with reference to Figs. 6A to 6F and 7A to 7C. First, as shown in Fig. 6A, in process (a), before the reset step (process (b)), the quantity of wall charges differ from cell to cell depending on the preceding displaying conditions. The preceding sustain step is completed so that a pulse of first voltage produced in the following process (b) is additive to the wall charges. Next, as shown in Fig. 6B, in process (b), the pulse of first voltage is applied to the first and second electrodes X and Yi. This first voltage is higher than the first discharge start voltage between the first and second electrodes X and Yi, so that, even if there are no wall charges, large discharge compared with the discharge in the sustain discharge step occurs between these electrodes. Further, as shown in Fig. 6C, in process (c), electrons and positive ions produced by the discharge are attracted by the first and second electrodes X and Yi whose polarities are opposite to those of the electrons and ions. The electrons and ions are accumulated on the dielectric layer 1, to form first wall charges on the first electrode X and second wall charges on the second electrode Yi. These wall charges reduce the strength of an electric field in the discharge cavity, so that the discharge quickly ends within one to several microseconds. Next, as shown in Fig. 6D, in process (d), the pulse of first voltage is so set that the third voltage between the first and second wall charges is higher than the first discharge start voltage. Accordingly, strong discharge compared with the discharge in the sustain discharge step is again caused. Further, as shown in Fig. 6E, in process (e), due to this strong discharge and due to the fact that the first, second, and third electrodes have the same potential, substantially no wall charges are accumulated, and space charges are almost completely neutralized. This sort of self-erase discharge will never be caused by the sustain discharge even if the first, second, and third electrodes have the same potential during the sustain discharge step. Furthermore, as shown in Fig. 6F, in process (f), the cavity will contain some space charges that have not been recombined. These space charges can provide a priming effect for enabling a discharge in the next address discharge period to be brought about more easily. A wait time required for almost completing the self-erase discharge is about five microseconds or more, although it is dependent on the material and size of the cells and the kind and concentration of the sealed gas. If the wait time is too long, time for other processes will be shortened and the priming effect will'be reduced. Accordingly, the wait time must be shorter than 50 microseconds. The Fig. 6 enbodiment carries out the self-erase discharge to almost completely neutralize the wall charges, and to equalize conditions around the first and second electrodes when writing data in cells to be turned ON. This results in expanding the range of the second voltage in the write step, so that a stable address discharge can always be achieved irrespective of the distribution conditions of charges before the write discharge or of fluctuations in temperature. The Fig. 6 embodiment therefore prevents write errors and improves the display quality of the PDP. For cells to be turned OFF, no discharge is carried out between the first and second electrodes. This results in improving the ratio of the maximum luminance and the minimum luminance for displaying black as well as the display quality of shades of gray compared with previously-considered methods. In the examples shown in Figs. 7A to 7C the potential of the third electrodes Aj is about the average of the potential of the first and second electrodes X and Yi while the pulse of first voltage is being applied. Further, the potential difference between the third electrodes Aj and the first electrodes X has substantially the same absolute value as, but is opposite in polarity to, the potential difference between the third electrodes Aj and the second electrodes Yj. Accordingly, the third electrodes Aj produce substantially the same attractive force on positive and negative charges, and therefore, the positive and negative charges are neutralized on the third electrodes Aj. As a result, substantially no wall charges are accumulated on the third electrodes Aj, to thereby improve the effect of the Fig. 6 embodiment. In addition, the pulse of first voltage is generated by setting the second electrodes Yi to a ground level and by applying a pulse of positive voltage to the first: electrodes X, as shown in Fig. 7A. This configuration requires no negative high voltage pulse, so that a simple, compact, inexpensive power source is employable for the PDP drive circuit. Further, the potential of the third electrodes Aj is kept at a ground level during the application of the pulse of first voltage, as shown in Fig. 7B. This configuration is capable of reducing the power source requirements. Furthermore, the potential of the first, second, and third electrodes X, Yi, and Aj are kept at a ground level before and after the application of the pulse of first voltage, as shown in Pigs. 7A to 7C. Below, examples of a method and an apparatus for driving a surface discharge plasma display panel embodying the present invention will be explained, with reference to the accompanying drawings. A plasma display panel (PDP) to which the following embodiments are applicable has a cell structure as shown in Fig. 1A. A selected one of the sustain electrodes Yi is represented with Ys and the remaining unselected electrodes by Yt. A line of cells corresponding to the sustain electrode Ys is called a selected line, and a line of cells including one of the sustain electrodes Yt is called an unselected line. In the selected line, those of the address electrodes Aj corresponding to cells to be turned ON are represented with Aa and those to be turned OFF with Ab. Figure 8 shows a drive cycle of voltage waveforms applied to the electrodes according to a PDP driving method based on a first embodiment of the present invention. In Fig. 8, reference mark W denotes a write discharge in all cells in a selected line (total write discharge), C denotes a self-erase discharge in all cells in the selected line (total self-erase discharge), A denotes write address discharge in specified cells in the selected line, and S denotes a sustain discharge. Note that the'method of this first embodiment is a line-by-line write address method, and thus the sustain electrodes Yi are sequentially selected from Y1 to Yn. Note that, references 1-a to 1-e, 2-a to 2-f, 3-a to 3-e, and 4-a to 4-e denote processes. (1-a) First, the address electrodes Aj and sustain electrodes Yt are set to 0 V, and a write pulse of Vw is applied to the sustain electrodes X. At the same time, a pulse of -Vs is applied to the sustain electrode Ys. Before this process (1-a), i.e., in the last stage of a drive cycle of Fig. 8, zero or positive wall charges are accumulated on the electrodes X, and zero or negative wall charges are accumulated on the sustain electrode Ys. This is done by setting the polarity of the last sustain pulse in the drive cycle to be opposite to the polarity of the write pulse. The potential values Vw and Vs are set as follows: Vw + Vs >= Vf Accordingly, write discharge W is caused between the sustain electrodes X and Ys in all cells in the selected line. For example, Vw = 130 V, Vs = 180 V, and Vf = 290V. Since the voltage Vw + Vs of the write pulse is sufficiently greater than the voltage Vs of the sustain pulse, strong discharge compared with sustain discharge occurs. As the discharge progresses, negative wall charges accumulate on the sustain electrode X side and positive wall charges on the sustain electrode Ys side. These wall charges reduce the strength of an electric field in the discharge cavity, so that the discharge ends within one to several microseconds. The voltage of the wall charges when the discharge ends is Vwall3. The potential Vw is set such that the voltage Vwall3 satisfies the following: Vwall3 > Vf (1-b) Next, the sustain electrodes X and Ys are simultaneously returned to 0 V. According to the equation (5), a voltage between the wall charges on the sustain electrode X side and the wall charges on the sustain electrode Yi side causes self-erase discharge C. Since the potential differences of the sustain electrode X, sustain electrode Ys, and address electrodes Aj are each 0 V and since the magnitude of the discharge is large, space charges produced by the discharge do not accumulate (theoretically zero) as wall charges on the sustain electrodes X and Ys and address electrodes Aj. Accordingly, the space charges recombine in the discharge cavity and are nearly completely neutralized. The cavity may contain a small quantity of charges that have not recombined. These space charges can provide a priming effect by making it easier to bring about the next address discharge. A wait time required for nearly completing the self-erase discharge is about 5 to 50 microseconds, e.g., 20 microseconds after the fall of the write pulse, although it depends on the material and size of the cells and the kind and concentration of the sealed gas. (1-c) Further, the sustain electrodes X and Yt and address electrodes Ab are set to 0 V, a pulse of -Vs is applied to the sustain electrode Ys, and an address pulse of Va is applied to the address electrodes Aa. The potential values Va and Vs are set as follows: Vsmin <= Vs < Vfxymin Va + Vs >= Vfaymax where Vsmin is a minimum voltage at which all cells in the PDP maintain sustain discharge, Vfxymin is a minimum discharge start voltage between the sustain electrodes X and Y1 to Yn, and Vfaymax is a maximum discharge start voltage between the address electrodes A1 to Am and the sustain electrodes Y1 to Yn. For the cells in the selected line to be turned ON, address discharge is caused between the address electrodes Aa and the sustain electrode Ys. This discharge triggers discharge between the sustain electrodes X and Ys. Unlike previously-considered method of Fig. 2, negative and positive wall charges accumulate on the sustain electrodes X and Ys, respectively, so that subsequently-applied sustain discharge pulses can cause sustain discharge. In the cells of the selected line that are to be turned OFF, the sustain discharge pulses cause no discharge between the sustain electrodes X and Ys. (1-d) Next, all electrodes are set to 0 V, and a sustain pulse of -Vs is applied to the sustain electrodes X, to cause sustain discharge only in the cells where the address discharge has been carried out. This sustain discharge accumulates positive and negative wall charges on the sustain electrodes X and Yi, respectively. (1-e) Further, all electrodes are set to 0 V, and a sustain pulse of -Vs is applied to the sustain electrodes Y1 to Yn, to cause sustain discharge only in the cells where the sustain discharge has been carried out in the process (1-d). This discharge accumulates negative and positive wall charges on the sustain electrodes X and Yi, respectively. Note that the processes (1-d) and (1-e) are repeatedly carried out. As described above, a first embodiment of the present invention carries out the write discharge in all cells in the selected line and then carries out the self-erase discharge to nearly completely neutralize the wall charges. Accordingly, the conditions of all cells in the selected line are equalized before display data are written in the selected line. This permits the range of the potential Va to be expanded, and enables address discharge to be carried out stably irrespective of the distribution of charges before the write discharge or changes in temperature, thereby preventing write errors, and improving the display quality of the PDP.Further, unlike the method of Fig. 2, no discharge occurs between the sustain electrodes X and Ys in the cells to be turned OFF in the process (1-c), so that the number of light emitting discharge operations carried out in all cells in the selected line is two in the write cycle, which is 2/3 of the operations used in the Fig. 2 method. Accordingly, the ratio of the maximum luminance and the minimum luminance for displaying black is increased by 3/2 compared with the Fig. 2 method, to thereby improve the quality of displaying shades of gray.Figure 9 shows a sub-field of voltage waveforms applied to electrodes according to a PDP driving method based on a second embodiment of the present invention. Note that this method is a separate address-sustain discharge write address method. Further, each sub-field is made up of a reset period for nearly completely erasing wall charges in all cells, an address period for carrying out address discharge to accumulate wall charges in cells to be turned ON, to enable the following sustain discharge, and a sustain discharge period for adding a sustain pulse to the wall charges to cause sustain discharge only in the cells in which the address discharge has occurred. In addition, potential values Vw, Vs, and Va satisfy the equations (4) through (7), similar to the first embodiment. (2-a) First, in the reset period, all electrodes are set to 0 V, and a write pulse of Vw is applied to the sustain electrodes X. At the same time, a pulse of -Vs is applied to the sustain electrodes Y1 through Yn. Before the process (2-a), i.e., in the last stage of the sub-field of Fig. 9, the polarity of a sustain pulse applied to the sustain electrodes is opposite to that of the write pulse. Accordingly, zero or positive wall charges are accumulated on the sustain electrodes X and zero or negative wall charges on the sustain electrodes Y1 through Yn. Namely, if there are wall charges present in the cell before the write pulse is applied, they are always additive to the voltage of the write pulse. This is true for all embodiments mentioned below. As a result, total write discharge W occurs between the sustain electrodes X and Y1 through Yn. (2-b) Next, since the sustain electrodes X and Ys are simultaneously returned to 0 V and equalized in potential and due to the equation (5), a voltage between the wall charges on the sustain electrodes X and the wall charges on the sustain electrodes Y1 through Yn causes self-erase discharge C. As a result, substantially no wall charges are accumulated, and space charges are nearly completely neutralized. Then, the address period starts. (2-c) Further, the sustain electrodes X and Y2 through Yn and address electrodes Ab are set to 0 V, and a pulse of -Vs is applied to the sustain electrode Y1. At the same time, an address pulse of Va is applied to the address electrodes Aa. As a result, address discharge occurs between the address electrodes Aa and the sustain electrode Y1 in cells to be turned ON in the first selected line. This discharge triggers discharge between the sustain electrodes X and Y1, to accumulate negative and positive wall charges on the sustain electrodes X and Y1, respectively. The quantities of the accumulated wall charges are sufficient to carry out sustain discharge with a sustain discharge pulse. No address discharge is caused in cells to be turned OFF, so that no discharge occurs between the sustain electrodes X and Y1 in these cells. The same operation as the process (2-c) is carried out on the sustain electrodes Y2 through Yn one by one.Then, the sustain discharge period starts. (2-d) First, all electrodes are set to 0 V, and a sustain pulse of -Vs is applied to the sustain electrodes X, to cause sustain discharge only in the cells where the address discharge has occurred. This sustain discharge accumulates positive and negative wall charges on the sustain electrodes X and Y1 through Yn, respectively. The potential Vs is set as follows: Vs + Vwall4 > Vf > Vs This equation (2A) corresponds to the equation (2). (2-e) Next, all electrodes are set to 0 V, and a sustain pulse of -Vs is applied to the sustain electrodes Y1 through Yn. (2-f) Therefore, sustain discharge occurs only in the cells that have caused the sustain discharge in the process. This sustain discharge (processes (2-e) and (2-f) accumulates negative and positive wall charges on the sustain electrodes X and Yi, respectively. Note that the processes (2-e) and (2-f) are repeatedly carried out. As described above, the second embodiment carries out the total write discharge and then the self-erase discharge to nearly completely neutralize wall charges. Accordingly, the conditions of all cells in a selected line are equalized before display data are written in the selected line during the address period. This results in expanding the range of the potential Va, always carrying out stable address discharge with no regard to the distribution of charges before write discharge or changes in temperature, preventing write errors, and improving the display quality of the PDP. Further, the number of discharge emissions in the reset period in each sub-field is two, which is 2/3 of the emissions in the previously considered method. Namely, the ratio of the maximum luminance to the minimum luminance for displaying black is increased by the factor of 3/2 over the previously-considered method, to thereby improve the quality of displaying shades of gray.Figure 10 shows a sub-field of voltage waveforms applied to the electrodes according to a PDP driving method based on a third embodiment of the present invention.By the way, a scan driver and an X-common driver (X driver) for carrying out sustain discharge and total write discharge consume larger power than other drivers, and are, therefore, large. On the other hand, a positive pulse generator is simpler and cheaper than a negative pulse generator. Therefore, the third embodiment of the present invention employs only positive pulses during the reset and sustain discharge periods. (3-a) First, in the reset period, all electrodes are set to 0 V, and a write pulse of Vs+Vw is applied to the sustain electrodes X. At the same time, a pulse of Vaw is applied to the address electrodes A1 through Am. The reason why the potential of the write pulse is the sum of Vs and Vw is because a power source for the potential Vs is also used for providing a sustain pulse. Accordingly, the power source for the potential Vs is used as a main power source and the potential Vw is added to the potential Vs through a step-up circuit, to provide the potential Vs+Vw. The potential Vs+Vw is set to satisfy the equation (4). Accordingly, total write discharge W occurs between the sustain electrodes X and Y1 through Yn. This discharge accumulates wall charges on the address electrodes A1 through Am. The quantity of the wall charges is preferably as small as possible, to equalize the conditions of the address electrodes A1 to Am and stabilize the operations thereof during the address period. If Vaw = (Vs+Vw)/2, the potential difference between the address electrodes A1 to Am and the sustain electrodes X will have the same absolute value W, but opposite polarity to, the potential difference between the address electrodes A1 to Am and the sustain electrodes Y1 to Yn.Then, the attractive force of the address electrodes A1 to Am on positive charges will be equal to that on negative charges, and therefore, positive and. negative charges on the address electrodes A1 to Am are neutralized. As a result, substantially no wall charges accumulate on the address electrodes A1 to Am. On the other hand, the potential Vaw must be low to allow a compact power source circuit. Accordingly, the preferable range of the potential Vaw is as follows: (Vs + Vw) / 4 <= Vaw <= (Vs + Vw) / 2 (3-b) Next, as the address electrodes A1 to Am and sustain electrodes X are simultaneously returned to 0 V and equalized in potential and. due to the equation (5), the wall charges on the sustain electrodes X and the wall charges on the sustain electrodes Y1 to Yn cause self-erase discharge C. Accordingly, substantially no wall charges accumulate, and space charges are nearly completely neutralized. Then, the address period starts. (3-c) First, the sustain electrodes X are set to Vax, and the unselected sustain electrodes Y2 to Yn are set to -Vsc. A scan pulse of -Vy is applied to the selected sustain electrode Y1, and at the same time, an address pulse of Va is applied to the address electrodes Aa. The reason why the unselected sustain electrodes Y2 to Yn are set to -Vsc is to lower the potential Va and reduce power consumption. A preferable value for -Vsc is around (-Vy+Va)/2. The potential values Vax, Vy, and Va are set as follows: Vsmin <= Vax + Vy < Vfxymin Va + Vy >= Vfaymax These equations (6A) and (7A) correspond to the equations (6) and (7), respectively. Address discharge occurs between the address electrodes Aa and sustain electrode Y1 in the cells to be turned ON in the first selected line, which triggers discharge between the sustain electrodes X and Y1. As a result, negative and positive wall charges are accumulated on the sustain electrodes X and Y1, respectively. The quantities of the wall charges are sufficient to cause sustain discharge in response to a sustain discharge pulse to be applied later. No address discharge occurs in the cells to be turned OFF, and therefore, no discharge occurs between the sustain electrodes X and Y1 in these cells.A preferable value of the potential Vax will be explained. It is preferable to reduce the load on an address driver involving a relatively large number of switching operations as much as possible, to reduce total power consumption. Namely, it is desired to reduce the potential Va applied to the address electrodes within the limit defined by the equation (7A). In consideration of the mechanism that discharge between the address electrodes Aa and the sustain electrode Ys triggers discharge between the sustain electrodes X and Ys, to accumulate wall charges required for sustain discharge, the voltage Vax+Vy between the sustain electrodes X and Ys may be increased under the of the equation (6A), to facilitate lowering of the potential Va. Then, weak discharge between the address electrodes Aa and the sustain electrode Ys may trigger sufficient discharge between the sustain electrodes X and Ys. Setting Vax = Va reduces the number of the power source voltages, to simplify the power source circuit.The sustain discharge period starts. (3-d) First, the address electrodes A1 to Am are set to Vs/2, and the sustain electrodes X are set to 0 V. In this state, a sustain pulse of Vs is applied to the sustain electrodes Y1 to Yn. If the address electrodes A1 to Am were set at 0 V, the negative wall charges on the address electrodes A1 to Am and the positive wall charges on the sustain electrodes Y1 to Yn produced by the address discharge would be added to the first sustain pulse, so that discharge would occur between the address electrodes A1 to Am and the sustain electrodes Y1 to Yn before sustain discharge occurs between the sustain electrodes X and Y1 to Yn. Under these conditions, the sustain discharge would not occur between the sustain electrodes X and Y1 to Yn. To prevent this, the positive voltage (potential Vs/2) is applied to the address electrodes A1 to Am, to cancel an electric field produced by the negative wall charges on the address electrodes A1 to Am. Due to the same reason as in the case of the potential Vaw, the address electrodes A1 to Am are set to Vs/2, to inhibit ions from moving toward the address electrodes A1 to Am during the sustain discharge. This protects the phosphor 15 from sputtering. Note that the potential Vs is set to satisfy the equation (2A), and therefore, in all cf the cells to be turned CN sustain discharge S cocurs between the sustain electrodes X and Y1 to Yn. (3-e) Next, the address electrodes A1 to Am remain at Vs/2, and the sustain electrodes Y1 to Yn are set to 0 V. Under this condition, a sustain pulse of Vs is applied to the sustain electrodes X. Thereafter, the sustain electrodes Y2 through Yn are sequentially subjected to the processes (3-d) and (3-e).In the above description, when the first sustain pulse is applied to the sustain electrodes Y1 to Yn in the sustain discharge period, the address electrodes A1 to An are set to Vs/2, and then the output of the address electrode drive circuit may be set to a high impedance. In this case, power for maintaining the output of the address electrode drive circuit at Vs/2 can be eliminated to save power. In some cases, the output terminal of the address electrode drive circuit may be set to a high impedance state to reduce the quantity of ions accumulated on the address electrodes A1 to Am when starting the sustain discharge.Figure 11 shows a sub-field of voltage waveforms applied to the electrodes during reset and address periods according to a PDP driving method based on a fourth embodiment of the present invention.In this fourth embodiment, processes (4-a) and (4-b) are the same as the processes (3-a) and (3-b) of the above third embodiment. Namely, in normal cells, the processes (4-a) and (4-b) completely neutralize wall charges or reduce them to an extent that no display errors occur due to the remaining wall charges.On the other hand, due to defects in fabricating. the PDP, some cells may have abnormal properties leading either to insufficient self-erase discharge, which leaves a large quantity of wall charges, or to no self-erase discharge, which leaves unchanged wall charges accumulated by total write discharge. These abnormal cells unintentionally emit light during the sustain discharge period even with no address discharge.Accordingly, the fourth embodiment forcibly discharges and erases these wall charges before address discharge, so as to prevent unintentional light emission during the sustain discharge period and improve the display quality of the PDP. Note that a wait time required between the processes (4-b) and (4-c) is the same as that of the first embodiment. (4-c) At the "b", all electrodes are set to 0 V, and at time "c", after the expiry of the wait time, a pulse of Vs is applied to the sustain electrodes Y1 to Yn. In response to this pulse, cells that hold a sustain discharge enabling quantity of negative wall charges on the sustain electrodes X relative to the sustain electrodes Y cause discharge. This discharge inverts the polarity of the accumulated wall charges, so as to accumulate positive wall charges on the sustain electrodes X and negative wall charges on the sustain electrodes Y. The potential of the pulse applied at time "c" need not be equal in potential to a sustain pulse during the sustain discharge period, provided that the equation (6) is satisfied. (4-d) All electrodes are set to 0 V, and a pulse of Va is applied to the sustain electrodes X and a pulse of -Vy to the sustain electrodes Y1 through Ym. The potential of this pulse is the same as that applied to the sustain electrodes X and Yi in the address period. This voltage must satisfy the equation (6A) with Vax = Va. In response to the pulse, cells in which a discharge enabling quantity of positive wall charges are accumulated on the sustain electrodes X relative to the sustain electrodes Y cause discharge. Due to this discharge, the polarity of the wall charges is inverted so as to accumulate negative wall charges on the sustain electrodes X and positive wall charges on the sustain electrodes Y. The polarities of the remaining wall charges are inverted by the discharge of the processes (4-c) and (4-d). In addition, the discharges in the processes (4-c) and (4-d) serve to uniformly distribute wall charges. The voltage of the next erase pulse is added to the wall charges, to adjust the quantity of the wall charges into one that is sufficient to bring about discharge of the wall charges. (4-e) Further, all electrodes are set to 0 V, and an erase pulse is applied to the sustain electrodes Y1 to Yn. This pulse gently rises in potential to Vs. At the same time, a pulse of Vaw is applied to the address electrodes A1 to Am. This results in mostly erasing the wall charges even if a discharge start voltage varies from cell to cell. Only a small quantity of wall charges will be left. The remaining wall charqes are positive (i.e. opposite in polarity to the next address pulse), to prevent undesirable address discharge and associated light emission, thereby improving the display quality. The reason why the pulse of Vaw is applied to the address electrodes A1 to Am is to prevent unnecessary discharge between the sustain electrodes Y1 to Yn and the address electrodes A1 to Am. Other operations are the same as those of the third embodiment, and thus they are not described here. Figure 12 shows a sub-field of voltage waveforms applied to electrodes according to a PDP driving method based on a fifth embodiment of the present invention. Note that, in this fifth embodiment, operations in reset and address periods are the same as those of the third embodiment. In cells in which self-erase discharge has been brought about during the reset period and address discharge has been brought about in during the address period, negative wall charges are accumulated on the sustain electrodes X, positive wall charges are accumulated on the sustain electrodes Yi, and negative wall charges are accumulated on the address electrodes Aj. If the quantity of the negative charges on the address electrodes Aj is greater than that of the wall charges on the sustain electrodes X, and if the potential of the address electrodes Aj is lower than that of the sustain electrodes X when a sustain pulse is applied, discharge will occur between the sustain electrodes Yi and the address electrodes Aj, even if the potential of Vs/2 is applied to the address electrodes Aj. If this discharge occurs, no discharge will occur between the sustain electrodes X and Yi, so that no sustain discharge will be carried out thereafter. Accordingly, the fifth embodiment partly removes the excessive negative wall charges on the address electrodes Aj by setting the address electrodes Aj to Vs/2 and by applying a pulse of Vs to the sustain electrodes X and Y1 to Yn. In this case, a voltage due to the excessive positive wall charges on the sustain electrodes Y1 to Yn is added to the potential Vs, so that the potential of the sustain electrodes Yi becomes higher than that of the address electrodes Aj, to thereby cause weak discharge. This discharge partly removes the excessive negative wall charges on the address electrodes Aj, so that normal sustain discharge will be continued thereafter. This prevents display errors and improves the display quality of the PDP. Figure 13 shows a sub-field of voltage waveforms applied to the electrodes according to a PDP driving method based on a sixth embodiment of the present invention. Note that this sixth embodiment solves the problem mentioned in the fifth embodiment in a different way. Further, operations during reset and sustain discharge periods of the sixth embodiment are the same as those of the third embodiment. Address discharge, started between the address electrodes Aa and the sustain electrode Ys in the address period, triggers instantaneously a discharge between the sustain electrodes X and Ys. This discharge produces wall charges sufficient to achieve sustain discharge between the sustain electrodes X and Ys. Then, the discharge ends. A pulse of Va applied to the address electrodes Aa is sufficient if it triggers discharge between the sustain electrodes X and Ys. Therefore, the potential of the address electrodes Aa is zeroed just after the start of discharge between the address electrodes Aa and the sustain electrode Ys. Since the potential of the address electrodes Aa is lower than that of the sustain electrodes X, the address electrodes Aa will not accumulate negative wall charges relative to those on the sustain electrodes X. Therefore, a first sustain pulse will not cause an unwanted discharge between the address electrodes Aa and the sustain electrode Ys, so that normal sustain discharge is ensured. A preferred width of the address pulse is about one to two microseconds with an address cycle of three microseconds, although it is dependent on the kind of the sealed gas and the size and material of the cells. Figure 14 is a block diagram showing a plasma display unit 20 according to a seventh embodiment of the present invention. The plasma display unit 20 employs the driving method of Fig. 11 (fourth embodiment). In Fig. 14, reference numeral 21 denotes a display panel (130), 22 denotes a power source circuit, 23 denotes an address driver (121), 24 denotes a Y-common driver (Y driver 124), 25 denotes a scan driver (123), 26 denotes an X-common driver (X driver 122), and 27 denotes a control circuit (110). The display panel 21 has a first glass substrate on which address electrodes A1 to Am are arranged in parallel. A second glass substrate faces the first glass substrate and holds sustain electrodes X and Y1 to Yn that are orthogonal to the address electrodes A1 to Am. The sustain electrodes X form pairs with the sustain electrodes Y1 to Yn. Respective ends of the sustain electrodes X are commonly connected together. As shown in Fig. 14, the power source circuit 22 generates voltages, which are applied to the electrodes through the address driver 23, Y-common driver 24, scan driver 25, and X-common driver 26. The address driver 23, Y-common driver 24, scan driver 25, and X-common driver 26 are controlled in response to signals provided by the control circuit 27. Note that the control circuit 27 generates these signals according to externally supplied display data DATA, a dot clock signal CLK synchronous to the display data DATA, a vertical synchronous signal VSYNC, and a horizontal synchronous signal HSYNC. The address driver 23 has a shift register 231 having a serial data input terminal for receiving serial display data from the control circuit 27 and a clock input terminal for receiving a shift pulse from the control circuit 27, a latch circuit 232 for latching parallel display data stored in the shift register 231 after the shift register 231 secures display data for a line, and an address electrode drive circuit 233 which is turned ON and OFF in response to an output of the latch circuit 232 and which provides a drive voltage in response to a control signal from the control circuit 27. The address electrode drive circuit 233 has m output terminals comected to the address electrodes A1 to Am, respectively. The scan driver 25 has a Y-drive circuit 251 having a serial data input terminal for receiving "1" in synchronism with the start of an address period in each sub-field and a clock input terminal for receiving a shift pulse synchronous to an address cycle, and a Y-drive circuit 252 that is turned ON and OFF in response to output bits from the Y-drive circuit 251 and provides a drive voltage in response to a control signal from the control circuit 27. The Y-drive circuit 252 has output terminals connected to the sustain electrodes Y1 to Yn, respectively. The Y-common driver 24 provides a common drive voltage to the sustain electrodes Y1 to Yn through the Y-drive circuit 252. Note that, in Fig. 14, potential Vcc is for logic circuits, and potential Vd is for drive circuits. Figure 15 shows the drive circuits of the address driver 23, Y-common driver 24, scan driver 25, and X-common driver 26 for a cell 10 in the display panel 21. In Fig. 15, reference numeral 233 denotes an address electrode drive circuit, 24 denotes a Y-common driver, 252i denots Yi-drive circuits (scan driver), and 26 denotes an X-common driver. The address electrode drive circuit 233 has a voltage step-up circuit 233a which is provided in common for the address electrodes Aj, and Aj-drive circuits 233bj (j=1 to m) whose output terminals are connected to the address electrodes Aj, respectively. The output terminal of the voltage step-up circuit 233a is connected to an input terminal of each of the Aj-drive circuits 233b1 to 233bm. In the voltage step-up circuit 233a, a power source line of potential Va is connected to the anode of a diode D1 and to one terminal of resistor R1. The other terminal of the resistor R1 is connected to the cathode of a zener diode D2, the terminal of a capacitor C1, and one terminal of a switch element SW1. The other terminal of the switch element SW1 is connected to one terminal of a switch element SW2 and one terminal of a capacitor C2. The other terminal of the capacitor C2 is connected to the cathode of the diode D1. The anode of the Zener diode D2, the other terminal of the capacitor C1, and the other terminal of the switch element SW2 are connected to a ground line. The voltage step-up circuit 233a provides the potential Va during the address period and the potential Vaw during other periods. A terminal-to-terminal voltage of the capacitor C1 is equal to the breakdown voltage Vas of the Zener diode D2. The switch element SW1 is OFF and the switch element SW2 is ON during the address period, so that the output voltage of the voltage step-up circuit 233a is Va. During the periods other than the address period, the switch element SW2 is OFF and the switch element SW1 is ON, so that the voltage Va of the capacitor C1 is added to the voltage Vs of the capacitor C2. As a result, the voltage step-up circuit 233a provides Vaw = Va+Vs. In the Aj-drive circuit 233bj, the anode of a diode D3, the cathode of a diode D4, one terminal of a switch element SW3, and one terminal of a switch element SW4 are connected to the address electrode Aj. The cathode of the diode D3 and the other terminal of the switch element SW3 are connected to an output terminal of the voltage step-up circuit 233a. The anode of the diode D4 and the other terminal of the switch element SW4 are connected to the ground line. When the switch element SW3 is ON and the switch element SW4 is OFF, the voltage step-up circuit 233a provides the address electrode Aj with the output voltage Va or Vaw. When the switch element SW3 is OFF and the switch element SW4 is ON, the address electrode Aj receives 0 V. The Y-drive circuit has the Y-common driver (Y driver) 24 and Yi-drive circuits (scan driver) 252i whose output terminals, are connected to the sustain electrodes Yi, respectively, with i=1 to n. Output terminals of the Y-common driver 24 are connected to the input terminals Yi-drive circuits 2521 to 252n. In the Y-common driver 24, one terminal of a switch element SW5 is connected to the ground line, and one terminal of a switch element SW6 is connected to a power source line of potential Vs. The other terminal of the switch element SW5 is connected to the power source line of potential Vs through the anode and cathode of a diode D5, and to a line SD through the cathode and anode of a diode D6. The line SD is connected to a power source line of potential -Vsc through the cathode and anode of a diode D7 and a switch element SW7. The line SD is also connected to a power source line of potential -Vy through a switch element SW8. The other terminal of the switch element SW6 is connected to the ground line through the cathode and anode of a diode D8, and to a line SU through a switch element SW10. The line SU is connected to the power source line of potential Vs through a resistor R2 and a switch element SW9, and to the power source line of potential -Vy through a switch element SW11. In the Yi-drive circuit 252i, the anode of a diode D9, the cathode of a diode D10, one terminal of a switch element SW12, and one terminal of a switch element SW13 are connected to the sustain electrode Yi. The cathode of the diode D9 and the other terminal of the switch element SW12 are connected to the line SD. The anode of the diode D10 and the terminal of the switch element SW13 are connected to the line SU. When the switch element SW8 is ON and the other switch elements are OFF during the reset period, a current from the sustain electrode Yi flows through the diode D9, line SD, and switch element SW8, so that the sustain electrode Yi is set to the potential -Vy. When the switch element SW9 is ON and the other switch elements are OFF, the potential Vs for a gently rising erase pulse is applied to the sustain electrode Yi through the resistor R2 and diode D10. The gradient of the rise of the pulse is determined by the resistor R2 and electrode-to-electrode static capacitance. The potential Vs for sustain pulses during the reset and sustain discharge periods is applied to the sustain electrode Yi through the switch elements SWδ and SW10 and diode D10 when the switch elements SW6 and SW10 are ON and the other switch elements are OFF. During the address period, the switch elements SW7 and SW11 are ON and the other switch elements OFF, so that the unselective potential -Vsc and selective potential -Vy are applied to the Yi-drive circuit 252i. At this time, the switch element SW10 is OFF to prevent a current to the power source line of potential -Vy through the diode D8. The diode D6 prevents a current to the line SD through a protective reverse diode (Fig. 16) connected to the switch element SW5. In this state, the switch element SW13 is turned ON to apply the scan pulse potential -Vy to the sustain electrode Yi. When the switch element SW12 is turned ON, the nonselective potential -Vsc is applied to the sustain electrode Yi. These operations are carried out sequentially from i = 1 to n. To reduce to zero the positive potential on the sustain electrode Yi, the switch element SW5 is turned ON and the other switch elements are turned OFF. As a result, a current flows from the sustain electrode Yi through the diodes D9 and D6 and switch element SW5, to zero the potential of the sustain electrode Yi. To remove negative potential from the sustain electrode Yi, the switch element SW10 is turned ON, and the other switch elements are turned OFF. As a result, a current flows from the diode D8 through the switch element SW10 and diode D10, to zero the potential of the sustain electrode Yi. In the X-common driver 26, an end of a capacitor C3 is connected to a power source line of potential Vw through a switch element SW14, and to the ground line through a switch element SW15. The other end of the capacitor C3 is connected to the power source line of potential Vs through the cathode and anode of a diode D11, and to the sustain electrode X through a switch element SW16. The sustain electrode X is connected to the ground line through a switch element SW17 and to the power source line of potential Va through the cathode and anode of a diode D12 and a switch element SW18. The switch elements SW16 and SW17 are connected in parallel respectively with opposite diodes D13 and D14. The diode D11, capacitor C3, switch element SW13, and switch element SW14 form a step-up circuit. When the switch element SW14 is OFF and the switch element SW15 ON, the cathode potential of the diode D11 becomes Vs. In this state, the switch element SW15 is turned OFF and the switch element SW14 ON, to step up the cathode potential of the diode D11 from Vs to Vs+Vw. Accordingly, when the switch element SW16 is ON, the potential Vs for a sustain pulse or the potential Vs+Vw for a write pulse is applied to the sustain electrode X. In the address period, the switch element SW18 is ON and the other switch elements OFF, and therefore, the sustain electrode X holds the potential Va. To drop the sustain electrode X to 0 V, the switch elements SW16 and SW18 are turned OFF and the switch element SW17 ON. When discharge start voltages are Vfxymin = 290 V and Vfaymax = 180 V, power source voltages are as follows: Vs = 180 V, Va = 50 V, Vw = 130 V -Vy = -150 V, -Vsc = -50 V Vcc = 5 V, Vd = 15 V Figure 16 shows more details of the Y-drive circuit 24 of Fig. 15. The switch elements SW5, SW6, SW8, SW10, SW11, and SW13 are nMOS transistors, and the switch elements SW7, SW9, and SW12 are pMOS transistors. A diode is reversely connected between the source and drain of each of the MOS transistors. This diode serves as a MOS transistor protective diode. A resistor is connected between the gate and source of each of the MOS transistors of the switch elements SW7 to SW9 and SW11. This resistor is a leak resistor for the gate potential. A zener diode is connected to the resistor in parallel, to define a gate-source voltage to turn ON the MOS transistor. In Fig. 16, reference marks M1 to M5 are MOSFET driver ICs (for example, SN75372P from TI Inc.) that are usually used for PDP drive circuits, to generate a gate voltage Vgs for turning ON MOS transistors to be driven. The ON voltage Vgs provides pulses through a capacitor. A reference mark M6 is a MOSFET driver IC (for example, IR2110 from IR company) whose output terminals are connected to the switch elements SW5 and SW6, to form a push-pull circuit. A reference mark M7 is a 3-terminal regulator for generating floating 5 V (F.Vcc) for the Yi-drive circuit 252i according to potential Vd accumulated in a capacitor on the input I side. The capacitor on the input I side is charged only during a period in which the switch element SW5 is ON to keep the line SU at 0 V. A switch element SW19 turns ON/OFF the potential Vd applied to the input terminal of M7 and turns ON the switch element SW10. The switch element SW11 serves to turn OFF the switch element SW10 and to apply scan potential to the line SU during the address period, to simplify the circuit. When the switch element SW11 is turned ON, a current from the line SU flows through the diode and Zener diode connected between the gate and source of the switch element SW10 and through the switch element SW11 to the power source line of potential -Vy. As a result, the potential of the line SU drops to -Vy. At this time, a voltage between the gate and source of the switch element SW10 becomes 0 V to automatically turn OFF the switch element SW10. Accordingly, efficient operation and simple circuit are realized. To again turn ON the switch element SW10, the switch element SW5 is turned ON to set 0 V on the lines SD and SU. Then, the switch element SW19 is turned ON to provide the switch element SW10 with the ON voltage Vgs. According to standard design procedures, a driver having a floating structure must be newly prepared for the switch element SW10. This embodiment requires no such driver, so that the embodiment can achieve efficient operation with an inexpensive circuit structure. Figures 17A and 17B (Fig. 17) show voltage waveforms applied to the electrodes and ON and OFF states of the switch elements of Fig. 15. Values shown in the figures are examples. Explanations of Figs. 17A and 17B and the dielectric layer 12 will be omitted because they are easily understandable from the explanations given above. Figure 18 shows the X-drive circuit(26) of Fig. 15. In Fig. 18, transistors T14 to T18 correspond to the switch elements SW14 to SW18 of Fig. 15, respectively. Note that the transistors T16 and T17 are constituted by N-channel type MOS (nMOS) transistors in order to pass the large currents of the sustain discharge pulse and the sustain discharge current. Further, reference marks M8 to M9 denote MOSFET driver ICs enabling a push-pull circuit to be formed by using an nMOS transistor as a pull up transistor. Figure 19 shows the address electrode drive circuit (233) of Fig. 15, Fig. 20 shows the Y-drive circuit (Yi-drive circuits 252i) of Fig. 15, and Figs. 21A and 21B show truth tables for the logic circuits of Figs. 19 and 20. Note that the truth table for Fig. 21A shows operation of a logic circuit 2303 of the address electrode drive circuit 233 (Fig. 19), and the truth table of Fig. 21B shows operation of a logic circuit 2503 of the Y-driver circuit 252i (Fig. 20). In Fig. 19, transistors T1 to T4 correspond to the switch elements SW1 to SW4 of Fig. 15, respectively. Further, a reference mark M11 denotes a MOSFET driver IC forming a push-pull circuit by using an nMOS transistor as a pull up transistor. Note that the address drivers are integrated, and a plurality of drive circuits (Aj-drive circuits 233bj) corresponding to about 32 to 100 bits are formed in one package (one IC device). As shown in Fig. 19, the switching operation ON/OFF of each of the address drive circuits 233bj formed in the one IC device is controlled by timing control signals (ASUS, ATSC, ASTB), display data (ADATA), and data transfer signals (ACLK, ALCH). The display data ADATA is shifted by an internal shift register 2301, and then the display data ADATA is latched by a latch circuit 2302 to convert from serial data to parallel data. Further, the parallel data (D) of the display data (output of the latch circuit 2302) is supplied to each block (each drive circuit 233bj), so that a switching operation (ON/OFF) of each drive circuit 233bj is determined. The logic circuit 2303, which receives the control signals ATSC (TSC), ASUS (SUS), and ASTB (STB) for controlling the ON/OFF timing of the drive circuits 233bj and the parallel data D, is operated in accordance with the truth table shown in Fig. 21A, and thereby the transistors T3 and T4 are switched to control the address voltage of each address electrode. As shown in Fig. 20, similar to the address electrode drive circuit shown in Fig. 19, a plurality of drive circuits (Yi-drive circuits 252i) corresponding to about 32 to 80 bits are formed in one package (one IC device). Namely, the Y-drive circuit (Yi-drive circuits 252i) is integrated. As shown in Fig. 20, the switching operation ON/OFF of each of the Yi-drive circuits 252i formed in the one IC device is controlled by timing control signals (YTSC, YSTB), scan data (YDATA), and data transfer signal (YCLK). The scan data YDATA is shifted by an internal shift register 2502, and the scan data YDATA is converted from serial data to parallel data. Further, the parallel data (D) of the scan data (output of the shift register 2502) is supplied to each block (each drive circuit 252i), so that a switching operation (ON/OFF) of each drive circuit 252i is determined. The logic circuit 2503, which receives the control signals YTSC (TSC) and YSTB (STB) for controlling the ON/OFF timing of the drive circuits 252i and the parallel data D, is operated in accordance with the truth table shown in Fig. 21B, and thereby the transistors T12 and T13 are switched to control the address voltage of each address electrode. Note that, in Fig. 20, a reference numeral 2501 denotes a photocoupler. This photocoupler is used to bring the data YDATA and signals YCLK, YTSC, YSTB into the floating state, since the shift register 2502 operates by adding onto the sustain pulses, and the like. The cell structure of a PDP in an embodiment of the present invention is not limited to that of Fig. 1A, provided that there are arranged pairs of sustain electrodes X and Yi extending in parallel with each other, and address electrodes spaced apart from the sustain kinds of electrodes and may be arranged on the same substrate. It should be understood that the present invention is not limited to the specific embodiments described in this specification, and many different embodiments of the present invention may be constructed without departing from the scope of the present invention as defined in the appended claims.

Claims: A method of driving a surface-discharge plasma display panel having first and second substrates (11, 14) facing each other, a discharge gas enclosed between the said first and second substrates, first and second electrodes (X, Yi) arranged in parallel with one another on said first substrate, third electrodes (Aj) arranged on said first or second substrate and crossing said first and second electrodes, and a plurality of discharge cells (10) arranged at respective locations where said third electrodes cross said first and second electrodes, the method comprising: (a) a reset step including carrying out a write discharge (W) in all cells of a selected line and carrying out an erase discharge (C) in all cells of the selected line; (b) a write step of writing display data (A) to the selected line; and (c) a sustain step in which sustain discharges (S) are brought about in ON cells of the selected line; characterised in that in said reset step the erase discharge is a self-erase discharge (C) brought about by the strength of the write discharge (W) and serving to nearly completely neutralise wall charges in the cells of the selected line and to equalise conditions in those cells. A method as claimed in claim 1, wherein: in said write step the second and third electrodes are used to bring about address discharges (A) in cells subjected. to the said reset step that are selected to be turned ON, thereby to accumulate wall charges in the selected cells; in said sustain step alternating pulse voltages are applied to the first and second electrodes, thereby to bring about said sustain discharges (S) in the said ON cells; and said reset step, write step, and sustain step are repeated; and the strength of said write discharge (W) brought out in the said reset step is so set as to accumulate wall charges of different polarities and cause said self-erase discharge (C) due to a voltage difference between the said wall charges, to thereby neutralize the said wall charges. A method as claimed in claim 2, wherein in the said reset step the potentials of the electrodes (Aj, X; X, Yi; Aj, Y) used to apply pulse voltages for bringing about the said write discharge (W) are equalised after carrying out that discharge. A method as claimed in claim 2 or 3, wherein: one such first electrode (X) and one such second electrode (Yi) are formed as a pair on the said first substrate (11) along each display line; and the said reset step sets the said first, second, and third electrodes (X, Yi, Aj) to predetermined potentials (Vw, -Vs, 0; Vs+Vw, 0, Vaw) to carry out said write discharge (W), and thereafter equalizes the respective potentials of the three electrodes to carry out said self-erase discharge (C). A method as claimed in claim 4, wherein the predetermined potentials of the said reset step are determined so that a potential of the said third electrode (0; Vaw) is nearly equal to an average of respective potentials (Vw, -Vs; Vs + Vw, 0) of the said first and second electrodes. A method as claimed in claim 5, wherein the predetermined potentials of the said reset step are determined so that the potential (Vs + Vw) of the said first electrode (X) is positive, and the potential of the said second electrode (Yi) is at ground level. A method as claimed in claim 5, wherein the predetermined potentials (Vw, -Vs, 0) of the said reset step are determined so that the potential of the said third electrode (Aj) is at ground level. A method as claimed in claim 4, wherein the potentials of the said first, second, and third electrodes (X, Y, Aj) are set to ground level before and after applying the predetermined potentials thereto. A method as claimed in claim 3 or 4, wherein an erase pulse voltage is applied to the electrodes, after completing the self-erase discharge (C) of the said reset step and before the said write step. A method as claimed in claim 9, wherein the erase pulse voltage (Vs) is lower than a discharge start voltage (Vfxymin) of the said cell and has a gently rising edge. A method as claimed in claim 9, wherein a pulse voltage (Vs) lower than a discharge start voltage (Vfxymin) of the said cell is applied to the electrodes, after completing the self-erase discharge (C) of the said reset step and before applying the erase pulse voltage. A method as claimed in claim 11, wherein, after completing the self-erase discharge (C) of the said reset step and before applying the erase pulse voltage, a pair of pulse voltages (-Vs, Va + Vy) having different polarities is applied to the electrodes. A method as claimed in claim 4, wherein: an erase pulse voltage is applied between the said first and second electrodes (X, Yi), after completing the self-erase discharge (C) of the said reset step and before the said write step, the erase pulse voltage (Vs) being lower than a discharge start voltage (Vfxymin) of the said cell and having a gently rising edge; and a pulse voltage (Va + Vy) lower than the discharge start voltage (Vfxymin) of the said cell is applied between the said first and second electrodes (X, Yi), after completing the self-erase discharge (C) of the said reset step and before applying the erase pulse voltage, to equalize the potential (-Vy) of the said second electrode to a potential applied to the said second electrode of the selected line in the said write step. A method as claimed in claim 4, wherein the said write step applies: a pulse voltage (Va + Vs; Va + Vy) higher than a discharge start voltage (Vfaymax) of the said second and third electrodes between the said second and third electrodes (Yi, Aj); and a pulse voltage (Vs; Va + Vy) higher than Vsmin and lower than Vfxymin between the said first and second electrodes (X, Yi), Vsmin being a minimum value of the alternating pulse voltages to carry out sustain discharge in the said sustain step and Vfxymin being a discharge start voltage between the said first and second electrodes. A method as claimed in claim 14, wherein the pulse voltage (Vs; Va + Vy) applied between the said first and second electrodes is close to the discharge start voltage Vfxymin. A method as claimed in claim 14, wherein: the pulse voltage (Va + Vy) applied between the second and third electrodes in the write step is formed by setting the said second electrode to be negative (-Vy) with respect to a ground level and the said third electrode to be positive (+Va) with respect to the ground level; and the pulse voltage applied between the said first and second electrodes in the write step is formed by applying the same voltage (Va) to the said first and third electrodes and by setting the said second electrode to be negative (-Vy). A method as claimed in claim 14, wherein the potential (-Vsc) of the said second electrode of any line that is not selected in the said write step is about 1/4 to 3/4 of the sum of the potentials (Va, - Vy) applied between the said first and second electrodes (X, Yi) of the selected line. A method as claimed in claim 14, wherein the width of the pulse voltage (Va + Vy) applied between the said second and third electrodes (Yi, Aj) is narrower than that of the pulse voltage (Vax + Vy) applied between the said first and second electrodes (X, Yi). A method as claimed in claim 4, wherein the said sustain step applies a positive voltage (Vs/2) with respect to a ground level to the said third electrode. A method as claimed in claim 19, wherein the sustain step applies a positive pulse voltage simultaneously between the said first and third electrodes and between the said second and third electrodes, before applying the first one of the alternating pulse voltages (Vs) to the said first and second electrodes, the positive pulse voltage being about 1/4 to 3/4 of one of the alternating pulse voltages (Vs). A method as claimed in claim 4, wherein the said sustain step sets the outputs of a drive circuit connected to the third electrodes to a high impedance state. A method as claimed in any one of claims 2 to 21, wherein the said reset step (W, C) handles all cells simultaneously, the said write step (A) handles the cells display line by display line, and the said sustain step (S) handles all cells simultaneously. A surface-discharge plasma display panel comprising: first and second substrates (11, 14) facing each other; a discharge gas enclosed between the said first and second substrates; first and second electrodes (X, Yi) arranged in parallel with one another on said first substrate; third electrodes (Aj) arranged on said first or second substrate and crossing said first and second electrodes; a plurality of discharge cells (10) arranged at respective locations where said third electrodes cross said first and second electrodes; reset means (22-27) for carrying out a write discharge (W) in all cells of a selected line and for carrying out an erase discharge (C) in all cells of the selected line; write means (22-27) for writing display data to the selected line; and sustain means (22-27) for bringing about sustain discharges (S) in ON cells of the selected line; characterised in that the erase discharge is a self-erase discharge (C) brought about by the strength of the write discharge (W) and serving to nearly completely neutralise wall charges in the cells of the selected line and to equalise conditions in those cells.

Inventors: KANAZAWA YOSHIKAZU, KANAZAWA, YOSHIKAZU, Kanazawa, Yoshikazu, c/o Fujitsu Ltd.
Applicants: FUJITSU LTD, FUJITSU LIMITED
Application year: 1994
Main classification: G09G3
IPC codes: G09G3