System for bi-level symbol coding-decoding with saved storage and method for the same

Abstract: An arithmetic datastream (Cj) representative of an original sequence (S N ··· S 2 S 1 ) of input bi-level symbols (Si) is transmitted, before an information code (Kp) carrying information on a total length (N) of the input symbols, from a coding subsystem (10) to a decoding subsystem (40). A register (45) shifts out respective transmitted portions (Cj) of the datastream to an arithmetic decoder (46). where they are decoded into a relatively long symbol sequence ( ···S N+1 S N ··· S 2 S 1 ) starting with the same sequence as the orioginal sequence. The decoded symbol sequence is output through an output circuit (47) which counts symbols (Si) in that sequence. The register (45) holds a final portion (C n ··· C n-15 ) of the datastream. The information code (Kp) is decoded by an information decoder (44), which informs the output circuit (47) of decoded information (N). before flushing the register (45) to input the final portion of the datastream to the arithmetic decoder. The output symbol sequence (S N ··· S 2 S 1 ) becomes equal in symbol number to the original sequence, when the output circuit (47) stops output.

Description: The present invention relates to a system for performing a coding of and a decoding to a sequence of bi-level symbols and to a method for the same. More specifically. it relates to an arithmetic coding-decoding system for coding an original sequence of bi-level symbols into a compressed code representative of the original sequence of the symbols and decoding the code into a plurality of bi-level symbols arrayed in the original sequence, and to an arithmetic coding-decoding method for the same. There are proposed systems and methods for an arithmetic coding of and an arithmetic decoding to a sequence of bi-level symbols, such as by the ITU-T Recommendations T.82 or the Final Text for ISO/IEC 11544. Information technology - Coded representation of picture and audio information - Progressive bi-level image compression. Typical examples of such a previously proposed coding-decoding system and a previously proposed coding-decoding method applied thereto are illustrated in Figs. 1 and 2 of the accompanying drawings which are respectively block schematic circuit diagrams of arithmetic coding and decoding units. Fig. 1 shows a coding unit of the previously proposed coding-decoding system. The coding unit comprises an adaptive arithmetic coder 113 connected to an unshown input terminal of the coding unit. a trailing "0"-run eliminator 114 connected to the arithmetic coder 113, a data storing buffer 116 connected to the "0"-run eliminator 114, a code transmitter 115 interconnected between the buffer 116 and an unshown output terminal of the coding unit, and a symbol counter 112 interconnected between the input terminal and the code transmitter 115. The input terminal receives a symbol sequence consisting of a plurality of bi-level symbols Si (i = an arbitrary integer between I to N, both inclusive) arrayed in an original sequence, such as a sequence of high and low levels shifted from a plurality of pixels arrayed in a stripe or column, that are input to the arithmetic coder 113. where the original sequence of the input bi-level symbols Si is coded into a data code consisting of a compressed datastream in the form of a sequence of bits Cj (j = an arbitrary integer between 1 to n, both inclusive) to be either of "0" and "1", and also to the symbol counter 112, which counts a total number N of the input symbols Si and codes a total count N thereof into a count code in the form of a sequence of bits Kp (p = an arbitrary integer between 1 to ℓ, both inclusive) to be either of "0" and "1". The data code in the form of sequential bits Cj is output by bytes each consisting of eight bits. i.e. in a byte mode, from the arithmetic coder 113 to the "0"-run eliminator 114. which eliminates a trailing run of "0" bits in a byte mode from the sequential bits Cj, so long as an employed protocol requires or permits, to output another data code consisting of further compressed datastream in the form of a sequence of bits Ck (k = an arbitrary integer between 1 to m. both inclusive) to be either of "0" and "1". Due to the unit of "0"-run elimination to be one byte length or eight bits. the respective numbers n, m of the input bits Cj to and the output bits Ck from the "0"-run eliminator 114 have a relationship therebetween, such that: n ≧ m and m = n - 8 × t where, t is an arbitrary integer equal to or larger than 0. The data code in the form of sequential bits Ck is output from the "0"-run eliminator 114 and input to the buffer 116, where the bits Ck are stored in the same sequence as they are input. With the sequential bi-level symbols Si all input to the symbol counter 112 and counted and coded therein, the count code in the form of sequential bits Kp is output therefrom to the code transmitter 115. The transmitter 115 outputs to transmit the input count code in the form of sequential bits Kp, before reading the data code in the form of sequential bits Ck from the buffer 116 to transmit this data code subsequently to the count code. Fig. 2 shows a decoding unit of the previously proposed coding-decoding system. The decoding unit comprises a symbol number count code decoder 117 connected to an unshown input terminal of the decoding unit, a "0"-run compensator 118 connected to the count code decoder 117. an adaptive arithmetic data code decoder 119 connected to the "0"-run compensator 118, and a bi-level symbol output circuit 120 connected at the input side to the data code decoder 119 and the count code decoder 117 and at the output side to an unshown output terminal of the decoding unit. To the count code decoder 117 is input a code sequence consisting of the count code in the form of sequential bits Kp and the data code in the form of sequential bits Cm subsequent to the count code. The count code decoder 117 analyses the sequence of bits Kp in the count code to thereby decode the count code into a count signal representative of the total count N of the original bi-level symbols Si. The count signal is output from the count code decoder 117 to the symbol output circuit 120. The data code in the input code sequence to the decoder 117 passes therethrough. so that it is output therefrom in the form of sequential bits Ck to the "0"-run compensator 118, where it is decompressed into a data code consisting of a datastream in the form of sequential bits Ck having a trailing "0"-run compensated with a lasting run length to complete an associated decoding. This data code is input to the arithmetic data code decoder 119. where it is decoded in a decompressing manner into a sequence of self-generated processible bi-level symbols S 1 , S 2 , ··· to be input to the symbol output circuit 120, which outputs these symbols in the same sequence as they are input, counting one by one. until it counts up a matching number to the total count N of the original symbols Si, when it completes the output. The total count N of the original symbols Si is beforehand informed by the count signal from the count code decoder 117 to the symbol output circuit 120, so that the total number N of decoded bi-level symbols Si are output in the original sequence in a complete form. The previously proposed arithmetic coding-decoding system as well as the coding-decoding method applied thereto necessarily has a count code representative of a total count of sequentially input bi-level symbols placed in ahead of a data code representative of an original sequence of the input symbols, for transmission of a combination of the count code and the data code, and hence needs a buffer memory for temporarily storing at the transmission side an increasing length of the data code until the count code is given in a complete form. Particularly in applications, such as to a facsimile unit, requiring a prompt coding for transmission of each individual input part of an original sequence of symbols, the previously proposed system as well as the method need a memory for storing a remarkable length of coded data at the transmission side, adversely affecting the design flexibility, the fabrication process and the production cost, in addition to that a prompt transmission is prohibited. A system and a method for an arithmetic coding of and an arithmetic decoding to an original sequence of bi-level symbols to be described below, by way of example in illustration of the invention, permit an arithmetic data code to be promptly transmitted without a temporary storage thereof at the coding end to wait a symbol count code as an information code for controlling the data code at an opponent decoding end, thus resulting in an effectively saved storage. The exemplary arithmetic coding-decoding system to be described includes a coding subsystem and a decoding subsystem. The coding subsystem codes a set of bi-level symbols, which are input to the system in an original sequence with a given total length, into a combination of a compressed arithmetic data code and an information code subsequent thereto. The data code consists of sequentially transmittable portions that are cooperative with each other to represent the original sequence of the input symbols. The information code is carrying information on the total length of the original sequence. The coding subsystem transmits any portion of the data code and the information code. The decoding subsystem consists of a code gate means, an arithmetic decoding means and a decodable control means. The gate means passes any transmitted portion of the data code, except a final one thereof. The arithmetic decoding means decodes respective portions of the data code, as they are sequentially input thereto through the gate means. The decodable control means decodes the transmitted information code to provide the arithmetic decoding means with the information on the total length of the original sequence of the input symbols and further controls the gate means to pass the final portion of the data code so that the arithmetic decoding means, provided with the information, decodes the final portion of the data code to thereby complete generating a set of bi-level symbols to be output from the system in the same sequence and with the same total length as the input symbols. When a plurality of bi-level symbols are . sequentially input to an arithmetic coding-decoding system, a coding subsystem thereof codes the input symbols into a combination of a compressed arithmetic data code and an information code subsequent thereto. The data code consists of a number of portions that may have their data lengths arbitrarily defined but are sequentially transmittable and additionally cooperative with each other to represent an original sequence of the input symbols. The information code is carrying information on a total length that the original sequence of the input symbols has as a total number of the symbols, while the information may be given in an arbitrarily adapted form to implement an associated control, e.g. it may appear in the form of a total data length of the data code if the data length is defined in correspondence to the total number of the symbols or in a coded form such as a marker to identify a final effective data cooperative with an adaptive arithmetic decoder to ensure that a decoded symbol sequence is identical in total number to the original symbol sequence. The coding subsystem transmits any portion of the data code and is permitted to sequentially transmit respective portion of the data code, as they are so coded as the symbols in the original sequence are sequentially input, before transmitting the information code which is incomplete before a final symbol is input. At a decoding subsystem, the transmitted data code is subjected to a code gate means that may be a register having a certain capacity in terms of data length. The gate means serves for passing any transmitted portion of the data code except a final one that is critical to decoding the data code into a requisite number of bi-level symbols arrayed in a requisite sequence. Respective portions of the data code except the final one pass the gate means in a transmitted sequence and are input in that sequence to an arithmetic decoding means, where they are arithmetically decoded into a sequence of bi-level symbols to be output from the system in this sequence that is incomplete before a final subsequence is added. The transmitted information code is received by a control means having a decoding function, i.e. by a decodable control means. The control means decodes the information code by use of the decoding function, and is informed of the information on the total length of the original sequence of the input symbols. It may promptly provide the arithmetic decoding means with the information and promptly thereafter control the gate means to pass the final portion of the data code, as it is permitted to work so. Accordingly, with the critical final portion of the data code input, the arithmetic decoding means which is provided with the information employs this information to decode the final portion to thereby generate the final subsequence of bi-level symbols, when it completes generating a requisite set of bi-level symbols to be sequentially output from the system in the same sequence and with the same total length as the input symbols. In one particular arrangement to be described below, by way of example, in illustration of the invention, the coding subsystem includes an adaptive arithmetic coding means, a symbol counting means and a code transmitting means. The arithmetic coding means is adapted to sequentially code the original sequence of the input symbols into the data code that consists of a sequence of data bits. The data code has the sequentially transmittable portions thereof each composed of a subsequence of the sequence of the data bits. The symbol counting means counts the input symbols and codes a total count thereof into the information code. The code transmitting means transmits the data code, and subsequently thereto, the information code, so that the coding subsystem outputs the combination of the data code and the information code subsequent thereto. In another arrangement, to be described illustrative of the invention, the gate means comprises a register means for shifting out any subsequence of the data bits in a transmitted turn thereof and for having a final subsequence of the data bits stored therein waiting to be inputted to the arithmetic decoding means. The decoding means comprises an adaptive arithmetic decoding means and a symbol output means. The adaptive arithmetic decoding means is adapted to decode the sequence of the data bits input thereto into a relatively long sequence of bi-level symbols to be output from the system. This symbol sequence has a starting portion according with the original sequence of the input symbols. The symbol output means sequentially outputs this symbol sequence from the system, while counting the bi-level symbols in the outputting sequence. The control means informs the symbol output means of the total count of the input symbols and controls to flush the register means, so that the symbol output means outputs an according sequence with the original sequence of the input symbols. The coding system of one particular arrangement, to be described by way of example in illustration of the invention, includes an adaptive arithmetic coding means adapted to code the original sequence of the input symbols into the combination of the data code consisting of a sequence of data bits and the information code subsequent thereto. The data code has the transmittable portions thereof each composed of a subsequence of the sequence of the data bits, including the final portion thereof composed of a final subsequence of the data bits, which has a number of adapted effective bits to be coded to generate a final part of the according sequence with the original sequence of the input symbols to thereby complete the according length with the total length of the input symbols. The information code carries information on the effective bits that may be the number of locations in the final subsequence of the data bits. In this particular arrangement the gate means includes a register means for shifting out any subsequence of the data bits in a transmitted turn thereof and for having the final subsequence of the data bits stored therein waiting to be input to the arithmetic decoding means. The decoding means includes an adaptive arithmetic decoding means adapted to decode the sequence of the data bits input thereto into an outputting sequence of bi-level symbols starting with an according sequence with the original sequence of the input symbols. The control means informs the arithmetic coding means of the information on the effective bits, and controls to flush the register means, so that the decoding means can use the information to output the according sequence which is complete with the final part thereof generated. There will also be described below, by way of example in illustration of the present invention, an eight step arithmetic coding-decoding method. In a first step, it sequentially codes a set of bi-level symbols, which are input in an original sequence with a given total length, into a compressed data code consisting of sequentially transmittable portions that are cooperative with each other to represent the original sequence of the input symbols, while concurrently starting transmitting the respective portions of the data code. In a second step, certain information on the total length of the original sequence is coded into an information code, while the transmission of the data code is completed in that time interval. The information code also is transmitted in a third step. A fourth step arranges respective transmitted portions of the data code in a transmitted sequence thereof, sequentially shifting them except a final portion of the data code, sequentially decoding respective shifted out portions of the data code thereby generating a preceding subsequence of an according sequence of bi-level symbols that accords in sequence and length with the original sequence of the input symbols, while outputting the preceding subsequence. At a fifth step, when the final portion of the data code has come, it is held in a waiting state. Subsequent thereto, the information code comes and is decoded at a sixth step to have at a decoding side the information on the total length of the input symbols. Promptly thereafter, at a seventh step, the final portion of the data code is shifted out. Then, at an eighth step, it is decoded by using the information on the total length of the input symbols, thereby generating a final subsequence of the according sequence cooperative with the preceding subsequence thereof to complement the according sequence. There will furthermore be described below, by way of example, in order to enable the present invention to be better understood an arithmetic coding-decoding system which does not fall within the scope of the appended claims, the system including a symbol count means for counting input bi-level symbols to determine a total count thereof and generating a symbol count code, a coding means for coding the input bi-level symbols in a compressing manner into a sequence of data codes, a code output means for outputting the symbol count code subsequently to a complete data transmission of the data codes, analysing means for analysing the symbol count code among the transmitted codes from the code output means, a decoding means for decoding the data codes among the transmitted codes, a waiting code register means for holding a final data code subsequence waiting, a symbol output means for outputting a number of decoded bi-level symbols, and a combination of the analysing means, the decoding means, the waiting code register means and the symbol output means being cooperative with each other so that the analysing means informs after a complete analysis of the symbol count code the symbol output means of the number of the symbols to be decoded and controls the final data code subsequence to shift it out from the waiting code register means to the decoding means, bi-level symbols are thereby output from the decoding means to symbol output means, and the symbol output means outputs the decoded symbols in accordance with informed data of the symbol count code from the analysing means. An arithmetic coding-decoding system which does not fall within the scope of the appended claims will also be described below, by way of example, in order to enable the invention to be better understood, in which the system includes a coding means for coding input bi-level symbols in a compressing manner to generate a sequence of data codes, a detecting means for detecting a final effective bit data of the data codes, a code output means for outputting after a complete output of the data codes the final effective bit data in addition thereto, an analysing means for analysing the final effective bit data, a decoding means for decoding the data codes, a register means for holding a final data code subsequence waiting, and a combination of the analysing means, the decoding means and the register means being cooperative with each other so that, after a complete analysis of the final effective bit data, the decoding means is informed of a final effective bit of the data codes, the final data code subsequence is shifted out from the waiting code register means to the decoding means, the data codes are thereby decoded from a decoded sequence portion thereof to the final effective bit, and decoded bi-level symbols are output. The arithmetic coding subsystems to be described by way of example in illustration of the invention are able to start transmitting a data code representative of an original sequence of input bi-level symbols before having an information code representative of information on a total length of the sequence of the input symbols, thus permitting a prompt transmission of the data code without the need of a temporary storage of data code waiting the information code at the coding side. The following description and drawings made with reference to Figs. 3 to 9 disclose, by means of examples, the invention which is defined in the appended claims, whose terms determine the extent of the protection conferred hereby. In the drawings:- Fig. 3 is a block schematic circuit diagram of one arithmetic coding systems, for use in illustrating the present invention, Fig. 4 is a chart for use in describing the principle of an arithmetic coding method applied to the coding system shown in Fig. 3, Fig. 5 is a block schematic circuit diagram of an arithmetic coder for use in the coding system shown in Fig. 3, Fig. 6 is a flow chart showing a series of changes in shifted data in a code register of the arithmetic coder of Fig. 5, Fig. 7 is a block schematic circuit diagram of an arithmetic decoding system for use in cooperation with the coding system of Fig. 3, Fig. 8 is a block schematic circuit diagram of another arithmetic coder in a coding system for use in illustrating the present invention, and Fig. 9 is a block schematic circuit diagram of an arithmetic decoding system for use with the coder of Fig. 8. With reference to Figs. 3 to 9, Fig. 3 shows an arithmetic coding system as a subsystem of an arithmetic coding-decoding system according to a first arrangement in which a data code is transmitted with a symbol count code subsequent thereto. The coding system, designated at character 10, comprises a symbol counter 11 connected at an input terminal thereof to an input connector 10a or an input interface of the system 10, an adaptive arithmetic coder 12 connected at an input terminal thereof to the connector 10a, and a code transmitter 13 connected at input terminals thereof to an output terminal of the counter 11 and an output terminal of the coder 12 and at an output terminal thereof to an output connector 10b or an output port of the system 10. The coding system 10 may further comprise a conventional trailing "0"-run eliminator (e.g. the eliminator 114 of Fig. 1) interconnected between the output terminal of the coder 12 and a corresponding input terminal of the transmitter 13. The input connector 10a receives, from an unshown array of pixels in an image scanner of a high-grade facsimile unit, a symbol sequence consisting of a plurality of bi-level symbols Si (i = an arbitrary integer between 1 to N, both inclusive) input in an original sequence, such as an input sequence of high and low voltage levels, that are input to the symbol counter 11. which counts a total number N of the input symbols Si and codes a total count N thereof into a count code in the form of a sequence of bits Kp (p = an arbitrary integer between 1 to ℓ, both inclusive). The symbol sequence is input also to the arithmetic coder 12, where the original sequence of the symbols Si is coded into a data code consisting of a compressed datastream in the form of a sequence of bits Cj (j = an arbitrary integer between 1 to n. both inclusive). The data code in the form of sequential bits Cj is output in a byte mode from the arithmetic coder 12 and input to the code transmitter 13. To the transmitter 13 is inputted also the count code that is output in the form of sequential bits Kp from the symbol counter 11. The transmitter 13 outputs the input bits Cj, one by one in an unchanged sequence, including a start bit C 1 and an end bit C n thereof, before likewise outputting the input bits Kp. including a start bit K 1 and an end bit K 1 thereof. It thus serves as a code traffic controller or a code sequencer for outputting to transmit a code sequence consisting of the data code and the count code subsequent thereto. The code sequence in the form of a datastream has a data length defined by a heading bit as the start bit C 1 of the data code and a final bit as the end bit K 1 of the count code. Fig. 4 conceptually shows an entropy coding principle of a subtractive or fixed-augend allocating arithmetic coding method applied to the adaptive arithmetic coder 12 as a conforming QM coder. In a conceptual field of the applied coding method, the original sequence of input bi-level symbols Si to the coder 12 is coded therein by sequentially mapping a probability region of each occurrence of symbol in the sequence onto a vertically extending binary fraction line of a unit length defined between a binary fraction 0.00···0 and a binary fraction 1.00···0. in a knwon subtractive manner. Any occurrence of symbol Si in the sequence thus has a corresponding mapped interval Ai, called "augend", on the fraction line, and it is defined by a combination of the length (or size) of the augend Ai and a lower bound (or base) CPi thereof. For example, an occurrence of symbol S 1 is defined by an augend A 1 with a lower bound CP 1 ; symbol S 2 , by an augend A 2 with a lower bound CP 2 ; S 3 , by A 3 with CP 3 ; ···; and S n by A n with CP n . A null state of symbol occurrence corresponds to an augend A 0 of the unit length [0.00···0, 1.00···0) having a lower bound of 0.00···0. Lettnig the probability of occurrence of symbol "0" be p and that of symbol "1" be q and supposing a relationship such that p >> q, "0" is defined as a more probable symbol (MPS), and "1" as a less probable symbol (LPS). As well known, p + q = 1. Supposing the symbol S 1 be "0", the augend A 1 has a length of 1 - q on the lower bound CP 1 to be 0.00···0. If the symbol S 2 also is "0". the augend A 2 has a length of 1 - 2q on the lower bound CP 2 to be still 0.00···0. Then, if S 3 is "1", A 3 has a length of q on the lower bound CP 3 to be 1 - 3q, as it is determined by a subtractive arithmetic operation. The arithmetic coder 12 is a subtraction type permitting a simplified arithmetic operation in comparison with a multiplication type. In the arithmetic coder 12, the mapping in the conceptual field is implemented by generating a data code consisting of a plurality of sequential bits Cj finally representative of a binary fraction in the augend A n corresponding to the probability of occurrence of a final symbol S N in the original symbol sequence. For this purpose, the coder 12 is adapted to determine an associated lower bound CP N in a data shifting manner, and employs it as the corresponding binary fraction. Fig. 5 shows a schematic constitution of the subtractive arithmetic coder 12, and Fig. 6 shows a series of changes in shifted data in a code register of the arithmetic coder 12. The coder 12 comprises an arithmetic operator 31 connected to the niput terminal of the coder 12, the code register designated at character 30 (hereinafter referred to "C register"), the C register 30 having an operatin supporting register section 30a interfaced with the operator 31, an augend register 32 (hereinafter referred to "A register") interfaced with the operator 31, and a code output circuit 33 interfaced with a data shifting register section 30b of the C register 30 and connected to the output terminal of the coder 12. The A register 32 supports an arithmetic operation of the operator 31 to determine a current augned Ai: and the C register 30, to determine a current lower bound CPi of augend Ai. The C register 30 as well as the A register 32 is flushed to 0.00···0 in an initial state thereof R1, as shown in Fig. 6. With a plurality of heading symbols Si sequentially input to three bit places of a space section 30c of the C register 30, the opeation supporting section 30a with a 16-bit length serves for the operator 31 to arithmetically determine the current lower bound CPi to be set as a data in the form form of sequential bits Cr (r = an arbitary sequential integer) in the data shifting section 30b of the C register 30, as in a typical state shown in Fig. 6. The current lower bound CPi is a variable dependent on the current augend Ai, and the arithmetic operation for the former is performed in parallel with that for the latter. The C register 30 thus cooperates with the A register 32 to serve for the operator 31 to determine the current augend Ai to be set as a data in the form of sequential bits in the A register 32. The A register in operation is required to have an equal or larger data value to or than a critical value of 8000H in hexadecimal notation. With an addtional symbol S i + 1 input to the space section 30c, if the set value is smaller than the critical value, the A register left-shifts the data to thereby have the data value increased over the critical value, under control of the operator 31 which detects the under-critical condition. The left shift of the data in the A register 32 is necessarily accompanied by a corresponding left shift of the set data in the C register 30, under control of the operator 31 which employs a shifted out byte of data from the A register 32 for an operation to effect the left shit in the C register 30. The left shift in the C register 30 causes the data of sequential bits Cr to partially enter an 8-bit output section 30d in the data shifting section 30b of the C register 30, where it is output in a byte mode, as in a state R3 shown in Fig. 6, to thereby generate a subset of sequential bits Cj to be output through the code output circuit 33. A carry-over of one bit may take place, while it can be processed in a well known manner such as a bit stuffing method or a pure output method. Still additional symbols S i + 2 , S i + 3 are input to the C register 30 in states R4, R5 shown in Fig. 6, giving the same effrects as described, i.e. updating the current augend Ai and the current lower bound CPi, outputting an associated subset of sequential bits Ci in a byte mode. This operation is repeated until a final symbol S N in the original symbol sequence is input to the C register 30. which updates the current augend Ai and the current lower bound CPi to the augend A N and the lower bound CP N . respectively, and causes high-order bits of a corresponding data to the augend A N to be shifted out from the A register 32 and those of a corresponding data to the lower bound CP N to be output from the C register 30, so that low-order bits thereof are left as they are stored in their shifted positions in the registers 32 and 30, respectively. In the adaptive arithmetic coder 12, the low-order bits left in the C register 30 after an associated arithmetic operation with the final symbol S N are all flushed out. In this respect, the arithmetic operation by the operator 31 is performed so as to minimize the number of bits Cj in the data code to be outout, by employing in place of the lower bound CP N an appropriate binary fraction Fb selected from the length of augend A N in the binary fraction line, such that: CP N ≦ Fb < CP N + A N In other words, a binary fraction Fb having a minimal in number of effective digits is selected from between the lower bound CP N of the augend A N and an upper bound thereof, with the former inclusive and the latter exclusive. Following the arithmetic operation to determine the binary fraction Fb, the operator 31 controls the C register 30 to flush out the low-order bits left therein, to thereby output the data code consisting of sequential bits C n , ··· , C 2 , C 1 from the data output circuit 33. Fig. 7 shows an arithmetic decoding system as a subsystem of the arithmetic coding-decoding system according to the first embodiment of the invention. The decoding system. designated at character 40, comprises a symbol count code decoder 44 connected at a code input terminal thereof to an input connector 40a or an input port of the system 40, a two-byte register 45 connected at a data code input terminal and a control signal input terminal thereof to a code output terminal and a control signal output terminal of the count code decoder 44, respectively, an adaptive arithmetic data code decoder 46 connected at a data bit input terminal thereof to a data bit output terminal of the two-byte register 45, and a symbol transmitter (or a symbol output circuit) 47 connected at a symbol input terminal and a completion signal output terminal to a symbol output terminal and a completion signal input terminal of the data code decoder 46, respectively, and at a count signal input terminal thereof to a count signal output terminal of the count code decoder 44 and besides at a symbol output terminal thereof to an output connector 40b or an output interface of the system 40. The input connector 40a receives, from the arithmetic coding system 10, the transmitted code sequence consisting of the data code in the form of sequential bits Cj and the count code in the form of sequential bits Kp. The count code is subsequent to the data code so that the bit C 1 appears as a heading bit of the input code sequence, and the bit Kℓ as a final bit thereof. All bits Cj, Kp in the code sequence are sequentially input to the count code decoder 44, where each input bit (or byte) is judged as to whether it is a data bit (or a data byte) or not and, if it is so, this bit Cj (or data byte) is output to the two-byte register 45, where it is shiftably stored. The register 45 has a capacity for storing a 16-bit (two-byte) length of data, and right-shiftingly stores therein first 16 data bits Cj (or two bytes) in their input sequence such that C 16 C 15 ··· C 1 (or C 16 ··· C 9 , C 8 ··· C 1 ). Then, with the next data bit C 17 (or data byte C 24 ··· C 17 ) input, the register 45 shifts out the first data bit C 1 (or data byte C 8 ··· C 1 ), outputting it to the data code decoder 46. Each time a subsequent data bit C i (or data byte C i + 8 ··· C i ) is input to the register 45, a heading data bit C i - 16 (or data byte C i - 9 ··· C i - 16 ) is output therefrom to the decoder 46. With the end data bit C n (or data byte C n ··· C n- 7 ) input, the register 45 has the last 16 data bits (or two data bytes) C n C n - 1 ··· C n - 7 , C n - 8 ··· C n - 15 stored therein waiting to be sequentially output. In the case an input bit (or byte) to the count code decoder 44 is judged to be a count bit (or a count byte), it is processed by the decoder 44 for a decoding analysis to determine the coded total count N of bi-level symbols Si in the original sequence. With all the count bits Kp (or count bytes) processed, the decoder 44 has a completely decoded total count N. The decoded count N is output in the form of a count signal CS1 to the symbol transmitter 47, which is thereby informed of a required number N of bi-level symbols Si to be generated in the system 40, to be transmitted therefrom. The count code decoder 44 having output the count signal CS1 further outputs a control signal CS2 to the two-byte register 45, which is thereby flushed of the waiting 16 data bits Cj (two data bytes) to be output to the data code decoder 46. The data code decoder 46 decodes all the input data bits Cj, n in total number, in an adaptive arithmetic manner such that the preceding data bits (or data bytes) C n - 16 C n - 1 7 ··· C 2 C 1 are sequentially preloaded in a byte mode in an unshown code register of the decoder 46, where they are arithmetically operated to thereby determine a definite series of augend-representative bits, which are sequentially preloaded in an unshown augend reigster of the decoder 46. where they also are arithmetically operated to thereby determine a definite sequence of corresponding bi-level symbols S i S i - 1 ··· S 2 S 1 (not reaching the total count N, in number, i.e. i < N, i may be N - 2) to be sequentially output from the decoder 46 to the symbol transmitter 47, before the following data bits C n C n - 1 ··· C n - 7 , C n - 8 ··· C n - 15 are similarly processed in a cooperative manner with remaining ones of the beforehand preloaded bits in the code register, if any, and in the augend register and besides in an adapted manner to decode the last byte to thereby determine an indefinite sequence of bi-level symbols···S N+2 S N+1 S N ···S i + 1 , including a corresponding one to the final symbol S N in the original sequence, to be sequentially output from the decoder 46 to the symbol transmitter 47 which then has been informed of the total count N. The transmitter 47 counts every input symbol. outputting to transmit the same, until it counts an N-th symbol (to be S N ), likewise outputtting. Upon the counting of S N , the transmitter 47 completes, i.e. stops, the symbol transmission and outputs a transmission complete signal CS3 to the data code decoder 46. which is responsive to the complete signal CS3 to stop outputting the indefinite sequence of bi-level symbols. As a result, a corresponding sequence of bi-level symbols to the original one S N ··· S 2 S 1 is output from the decoding system 40. It will be seen that the register 45 may comprise a register with a required capacity to have a sufficient length of data kept stored therein, until the count code CS1 is output to the transmitter 47, to permit the adaptive arithmetic decoder 46 to provide a correct N-th or final bi-level symbol to the transmitter 47. Moreover, in the case, the coding system 10 includes a "0"-run eliminator, the decoding system 40 may have a "0"-run cmopensator interconnected between the code output terminal of the two-byte register 45 and the code input terminal of the arithmetic decoder 46. Further, the count code as an information code consisting of sequential bits Kp may be provided in the form of a marker segment comprising: a marker as a combination of an escape byte K 8 ···K 1 signifying that information to follow has a special marker-coded meaning and a marker byte K 16 ···K 9 immediately following the escape byte to define the type of control information being introduced (i.e. of a symbol number control in the decoding system 40); and at least one additional byte K 1 ···K 17 of associated control information. such as for a flushing control of the register 45 having the last 16 data bits (or two data bytes) stored therein waiting to be output and a timing control to output associated signals including the signals CS1 to CS3. In that case, the symbol counter 11 in the coding system 10 may be substituted with a coder for coding the original sequence of symbols Si into the marker segment Kp and may be combined with the arithmetic coder 12 to have a common output terminal connected to a simple output circuit, because the coder which has to wait the arrival of a final symbol S N before outputting the marker segment may have a delay circuit responsive to a flushing of the C register 30 or the flush-out of a final data byte may be controlled to permit the marker segment to precede subsequently to other preceding data bytes. And the count code decoder 44 in the decoding system 40 may be a marker segment analyser to serve for the same effects as described. Fig. 8 shows an adaptive arithmetic coder in an arithmetic coding system as a subsystem of a coding-decoding system according to a second embodiment of the invention, and Fig. 9 shows an arithmetic decoding system as a subsystem of the coding-decoding system. The arithmetic coding system according to the second embodiment is a modification of the coding system 10 according to the first embodiment, and the constitution and associated functions of like members of the former to the latter will not be described for the brevity. Like members, symbols, bits and parameters are designated at like characters. To provide the coding system according to the second embodiment, the system 10 is modified in that the symbol counter 11 of Fig. 3 is eliminated and the code transmitter 13 of Fig. 3 is substituted by a simple output circuit for transmitting an input code sequence or may be eliminated, and in that the adaptive arithmetic coder 12 of Fig. 3 is substituted by an adaptive arithmetic coder 50 shown in Fig. 8, which has an effective bit generating function and an effective bit number coding function, in addition to the adaptive arithmetic coding function described. As shown in Fig. 8, a plurality of bi-level symbols Si are input in an original sequence to the coder 50, where they are conceptually reduced at an A register (32 in Fig. 5) into a series of augends Ai of which lower bounds PNi are converted at a C register (30 in Fig. 5) into a sequence of data bits C n-8 C n-7 ··· C 2 C 1 to be output in a byte mode. like the first embodiment, before an adapted operation by an arithmetic operator (31 in Fig. 5) to flush the C register of a final data byte, i.e., of last 8 bits C n C n - 1 ··· C n - 8 consisting of a number e (1 ≦ e ≦ 8) of effective or siginificant bits and a number f (= 8 - e) of redundant or dummy bits following the effective bits, to be all likewise ouput. The effective bits permit an arithmetic decoding to effectively determine correct last ones of bi-level symbols Si in a decoded sequence to be same as the original sequence. In the adapted operation, a lower bound CP N of a final augend A N is substituted by an upper bound representative binary fraction Fa in the augend A N , such that: Fa = CP N + A N - p(LSB) where, p(LSB) is a probability of occurrence of LSB equal to 0. 0 ··· 01 with a necessary number of digits to define the fraction Fa in binary notation. The defined faction Fa thus represents an upper bound of the final augend A N which conceptually is a number line to be open at the upper end. With the final data byte flushed out. associated data bits C n ··· C 1 are all output in a complete form as a data code to be transmitted from the coding system in concern. Immediately thereafter, by use of information on the fraction Fa put under control of an arithmetic operator, the coder 50 generates to output an effective bit number code as a marked information or instruction code consisting of a sequence of bits Dp (p = an arbitrary integer between 1 to ℓ, both inclusive) representative of the number e of effective bits in the final data byte, so that the data code Cj is followed by the information code Dp. A code sequence consisting of the data code Cj and the information code Dp is thus transmitted from the coding system to the decoding system designated at character 60 in Fig. 9. The decoding system 60 comprises an effective bit number decoder 61 connected at a code input terminal thereof to an input connector 60a or a input port of the system 60. a one-byte register 62 connected at a data code input terminal and a control signal input terminal thereof to a data code output terminal and a control signal output terminal of the effective bit number decoder 61, respectively, and an adaptive arithmetic decoder 63 having an effective bit decoding function, the arithmetic decoder 63 being connected at a data bit input terminal thereof to a data bit output terminal of the register 62 and at a control signal input terminal thereof to a control signal output terminal of the effective bit number decoder 61 and besides at a symbol output terminal thereof to an output connector 60b or an output interface of the system 60. The input connector 60a receives the transmitted code sequence. Data bits Cj and information bits Dp in the code sequence are sequentially input to the effective bit number decoder 61, where each input bit (or byte) is judged as to whether it is a data bit Cj (or a data byte) or not and. if it is so, this bit Cj (or byte) is output to the one-byte register 62. The register 62 first stores therein first eight bits Cj (or one byte) in their input sequence such that C 8 C 7 ··· C 1 . Then, each time a subsequent bit C i (or byte C i + 7 ··· C 1 ) is input to the register 62, a heading one C i - 9 of stored eight bits C i - 1 C i - 2 ··· C i - 9 (or a preceding byte C i - 1 ··· C i - 9 having been stored therein till then) is output therefrom to the arithmetic decoder 63. With an end bit C n (or byte C n ··· C n - 7 ) input, the register 62 has the last eight bits C n C n - 1 ··· C n - 7 (or the end byte C n ··· C n - 7 ) stored therein waiting to be output. In the case an input bit (or byte) to the effective bit number decoder 61 is an information bit Dp (or an information byte), it is processed by the decoder 61 for a decoding analysis to determine the number e of effective bits Cj in the final byte of data code. With all the information bits Dp (or information bytes) processed, the decoder 61 has a completely decoded effective bit number e, which is output as an information signal CS4 to the adaptive arithmetic decoder 63, which is thereby informed of the number e. The effective bit nubmer decoder 61 then outputs a control signal CS5 to the one-byte register 62, which is thereby flushed of the waiting eight bits Cj (or the last data byte) to be output to the arithmetic decoder 63. The arithmetic decoder 63 decodes all the input data bits Cj, n in total number, such that the preceding data bits C n-8 C n-9 ··· C 2 C 1 are sequentially preloaded in a byte mode in a code register, where they are arithmetically operated to determine a series of augend-representative bits, which are sequentially preloaded in an augend reigster, where they are arithmetically operated to determine a sequence of bi-level symbols S i S i - 1 ··· S 2 S 1 (not reaching the total count N, in number, i.e. i < N, i may be N - 1) to be sequentially output from the decoder 63, which has been in formed of the effective bit number e, before the following data bits C n C n - 1 ··· C n - 7 are preloaded and the first e bits C n - 7 + e ··· C n - 7 (e. g. C n - 5 C n - 6 C n - 7 if e = 3) thereof (to be effective bits) are similarly processed in a cooperative manner with remaining ones of the beforehand preloaded bits in the code register, if any, and in the augend register and besides in an adated manner to decode the effective bits to determine last bi-level symbol(s) S N ( ··· S i + 1 ) to be output from the decoder 63. As a result, a corresponding sequence of bi-level symbols Si to the original sequence are output from the decoding system 60. It will be seen that the information code Dp in the second embodiment may also comprise a marker segment, as in the first embodiment. Moreover, in each embodiment, the arithmetic coder 12 or 50 and the arithmetic decoder 46 or 63 are both of a subtraction type and may be alike in constitution. respectively. The coders 12 and 50 as well as the decoders 46 and 63 may also be alike in constitution, subject to their protocols for their adaptive arithmetic operators. In other words, in each embodiment, the coder and the decoder are different from each other in that the data processing direction is reversed, so that their constitutions and functions are covered by Figs. 4 to 6 and associated description. Further, it also will be seen that the object of coding and decoding is an original sequence of logical values of bi-level symbols, but not the bi-level symbols themselves. According to the invention, at a symbol coding side. a data code consisting of sequential data bytes that carries data of an original sequence of symbols Si is transmitted before an information code that carries control information for controlling at least a last or final one of the data bytes at a symbol decoding side, permitting a prompt transmission of the data code. Still more, as an example in varieties of applicable decoding methods, at least the last data byte is kept waiting until the information code is decoded, permitting proceding data bytes to be promptly decoded. Then, the last data byte is processed to be decoded according to the control information, assuring the original sequence of bi-level symbols to be reproduced without errors. While the present invention has been described with reference to the particular illustrative embodiments, it is not to be restricted by those embodiments but only by the appended claims. It will be appreciated that variations and modifications of the particular embodiments, as well as other embodiments may be conceived within the scope of the appended claims.

Claims: An arithmetic coding-decoding system including a coding subsystem (10;50) for coding a set of bi-level symbols (Si) input to the system in an original sequence (S N ... S 1 ) with a given total length (N) into a combination (Kp, Cj; Dp, Cj) of a compressed arithmetic data code (Cj) and an information code (Kp; Dp) subsequent thereto the data code (Cj) consisting of sequentially transmittable portions (C n ... C 1 ) which represent the original sequence of the input symbols, the information code (Kp; Dp) carrying information (N; e) on the total length of the original sequence, and for transmitting any portion of the data code and the information code, and a decoding subsystem (40: 60), characterised in that the decoding subsystem (40, 60) includes a code gate means (45; 62) for passing any transmitted portion of the data code (Cj) except a final one (C n ... C n-15 ; C n ··· C n-7 ); an arithmetic decoding means (46, 47; 63) for decoding respective portions of the data code, as they are sequentially input thereto through the gate means, and a decodable control means (44, 61) for decoding the transmitted information code to provide the arithmetic decoding means with the information on the total length of the original sequence of the input symbols and for controlling the gate means to pass the final portion of the data code so that the arithmetic decoding means provided with the information decodes the final portion of the data code to thereby complete the generation of a set of bi-level symbols (Si) to be output from the system in the same sequence and with the same length as the input symbols. An arithmetic coding-decoding system as claimed in claim 1, wherein the coding subsystem (10) includes an adaptive arithmetic coding means (12) for sequentially coding the original sequence of the input symbols into the data code consisting of a sequence of data bits (Cj), the data code having the transmittable portions thereof each composed of a subsequence of the data bits, a symbol counting means (11) for counting the input symbols and coding a total count (N) thereof into the information code (Kp), and a code transmitting means (13) for transmitting the data code and subsequently thereto the information code. An arithmetic coding-decoding system as claimed in claim 2, wherein the gate means (45:60) includes a register means (45) for shifting any subsequence of the data bits in a transmitted portion thereof for input to the arithmetic decoding means (12) and for having a final subsequence of the data bits (C n ... C n-15 ) stored therein while waiting to be input to the arithmetic decoding means (12), and the arithmetic decoding means (12) includes an adaptive arithmetic decoding means (46) for decoding the sequence of the data bits input thereto into a relatively long sequence of bi-level symbols (... S N+1 S N ... S 2 S 1 ) starting with an according sequence (S N ··· S 2 S 1 ) with the original sequence of the input symbols, and a symbol output means (47) for sequentially outputting from the system while counting the bi-level symbols in the relatively long sequence, and wherein the control means (44) informs the symbol output means (47) of the total count (N) of the input symbols and controls the flushing of the register means (45), so that the symbol output means (47) outputs the according sequence of the bi-level symbols out of the relatively long sequence. An arithmetic coding-decoding system as claimed in claim 3, wherein the adaptive arithmetic decoding means (46) includes a reduction type adaptive arithmetic decoder (46), and the final subsequence (C n ... C n-7 ) of the data bits represents an intermediate binary fraction (Fb) between a lower bound (CP N ) and an upper bound of a final augend (A N ) corresponding to a final symbol (S N ) in the original sequence of the input symbols. An arithmetic coding-decoding system as claimed in claim 1, wherein the coding subsystem (50) includes an adaptive arithmetic coding means (50) for coding the original sequence of the input symbols into the combination of the data code consisting of a sequence of data bits (Cj) and the information code (Dp) subsequent thereto, the data code having the transmittable portions thereof each composed of a subsequence of the data bits, and the final portion thereof composed of a final subsequence (C n ... C n-7 ) of the data bits having a number (e) of adapted effective bits (C n-7+e ... C n-7 ) to be coded to generate a final part of an according sequence (Sj) with the original sequence of the input symbols thereby to give the according sequence an according length (N) with the total length of the original sequence of the input symbols, and the information code carrying information (e) on the effective bits. An arithmetic coding-decoding system as claimed in claim 5, wherein the gate means (45;62) includes a register means (62) for shifting any subsequence of the data bits in a transmitted portion thereof to be input to the arithmetic decoding means (12) and for having the final subsequence (C n ... C n-7 ) of the data bits stored therein while waiting to be input to the arithmetic decoding means, and the arithmetic decoding means (46;47;63) includes an adaptive arithmetic decoding means (63) for decoding the sequence of the data bits input thereto into an according sequence with the original sequence of the input symbols; and wherein the control means (61) informs the adaptive arithmetic decoding means (63) of the information (e) on the effective bits and controls the flushing of the register means (62) so that the decoding means (63) outputs the according sequence complete with the final part thereof. An arithmetic coding-decoding system as claimed in claim 6, wherein the adaptive arithmetic decoding means (46) includes a reduction type adaptive arithmetic decoder (63), and the effective bits in the final subsequence of the data bits cooperatively represent a binary fraction (Fa) on an upper bound of a final augend (A N ) corresponding to a final symbol (S N ) in the original sequence of the input symbols. An arithmetic coding-decoding method including the steps of sequentially coding a set of bi-level symbols (Si) input in an original sequence (S N ... S 1 ) with a given total length (N) into a compressed data code (Cj) consisting of sequentially transmittable portions (C n ... C 1 ) which represent the original sequence of the input symbols, while starting transmitting the respective portions of the data code, coding information (N; e) on the total length of the original sequence into an information code (Kp; Dp), while completing transmitting the data code, transmitting the information code, arranging respective transmitted portions of the data code in a transmitted sequence (C n ... C 1 ) thereof, sequentially shifting them except a final portion (C n ... C n-15 ; C n ... C n-7 ) of the data code, while sequentially decoding respective shifted out portions of the data code thereby generating a preceding subsequence (S i ... S 1 . i < N) of an according sequence (S N ... S 1 ) of bi-level symbols with the original sequence of the input symbols and with the total length thereof, and outputting the preceding subsequence, holding the final portion (C n ... C n-15 ; C n ... C n-7 ) of the data code waiting to be shifted out, decoding the information code (Kp; Dp) to have the information (N; e) on the total length of the input symbols; shifting out the final portion (C n ... C n-15 ; C n ... C n-7 ) of the data code, and decoding the final portion (C n ... C n-15 ; C n ··· C n-7 ) of the data code by using the information (N; e) on the total length of the input symbols, thereby generating a final subsequence (S N ... S i , i < N) of the according sequence (S N ... S i ) cooperative with the preceding subsequence (S i ... S 1 i < N) thereof to complement the according sequence.

Inventors: HONGU TAKAHIRO, HONGU, TAKAHIRO
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1994
Main classification: H03M7
IPC codes: H03M7, H04N1, G06T9