Central processing unit using dual basic processing units and verification using accumulated results comparison

Abstract: In order to validate data manipulation results in a CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation operations, two cache units are employed. Each cache unit is dedicated to handling half-bytes of information and incorporates highly reliable data validating logic without the necessity for providing double word wide output busses from each BPU. This feature, which lowers the lead count to each VLSI chip, is obtained by dedicating each cache unit to handling half-bytes of information. Each cache unit includes bit-by-bit comparison circuitry to validate the half-byte results received from both BPUs in the case of single precision operations, and, in the case of double precision operation, one cache unit employs the same bit-by-bit comparison circuitry to validate, for both cache units, the result parity bits, and hence the half-byte results, received from both BPUs.

Description: Field of the Invention This invention relates to the art of data processing and, more particularly, to a central processing unit (CPU) using dual basic processing units (BPUs), dual cache units and a combined result bus to obtain a double word result while maintaining high data integrity. Background of the Invention Powerful and reliable mainframe CPUs may incorporate duplicate BPUs which work independently to execute the same instruction or instruction series in parallel such that the results can be compared to insure identity. It has now become feasible to incorporate an entire BPU on a single Very Large Scale Integrated (VLSI) circuit which has the advantage of not only occupying less space, but also enjoys the capability to run faster. However, there is a practical limit to the number of conductive leads which can be connected to a VLSI circuit, and this characteristic becomes a problem when double precision data manipulation is performed. This problem arises because each of the duplicate BPUs has typically required a double word result bus which, for example in one computer family in which the present application finds application, means the provision of two 80-bit result buses, one coupled to each BPU. Those skilled in the art will appreciate that it would be highly desirable to obtain reliable double precision results without the necessity to provide double word result buses from each of duplicate BPUs. This has been achieved according to the invention set forth in co-pending United States Patent Application Serial No. 08/065,105 filed May 19, 1993, entitled CENTRAL PROCESSING UNIT USING DUAL BASIC PROCESSING UNITS AND COMBINED RESULT BUS, by Donald C. Boothroyd et al and assigned to the same Assignee as the present application, now United States Patent 5435000. In some critical environments and to further distinguish the fault tolerant performance of a mainframe CPU, particularly in a multi-processor environment, it is desirable to achieve even further confidence in the results of double precision bit manipulations and the integrity of the results. The present invention is directed to this end and to obtaining other desirable results which are a consequence of the implementation of the invention. Objects of the Invention It is therefore a broad object of this invention to provide an improved CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation operations. It is a more specific object of this invention to provide a CPU incorporating duplicate BPUs and two cache units, each cache unit dedicated to handling half-bytes of information and incorporating highly reliable data validating logic without the necessity for providing double word wide output busses from each BPU, in which cache unit, ongoing bit manipulations of the duplicate BPUs are compared during periods intermediate successive cache stores. Summary of the Invention Briefly, these and other objects of the invention are achieved by the apparatus according to claim 1 providing a CPU incorporating duplicate BPUs and two cache units, each cache unit being dedicated to handling half-bytes of information. Each cache unit includes bit-by-bit comparison circuitry to validate the half-byte results received from both BPUs in the case of single precision operations, and, in the case of double precision operation, one cache unit employs the same bit-by-bit comparison circuitry to validate, for both cache units, the result parity bits, and hence the half-byte results, received from both BPUs. In addition during double precision operations, an adder situated in each BPU sums the intermediate (non-stored) results from the data manipulation logic circuitry and transfers each sum to an accumulator. Since the accumulated sum in both BPUs should always be the same, this sum can be compared intermediate successive cache store by the same bit-by-bit circuitry employed to validate the result parity bits during double precision cache store operations. If the sums do not compare exactly, remedial action, such as a CPU freeze followed by fault analysis, can be undertaken. Description of the Drawing The subject matter of the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, may best be understood by reference to the following description taken in conjunction with the subjoined claims and the accompanying drawing of which: FIG. 1 is a block diagram of a typical prior art CPU incorporating duplicate BPUs and capable of performing single and double precision data manipulation and storing the validated results in a cache memory; FIG. 2 is a block diagram of a CPU in which the present invention finds use, which CPU is shown configured to execute single precision data manipulation operations and cache stores; FIG. 3 is a block diagram of the CPU also shown in FIG. 2, which CPU is shown configured to execute double precision data manipulation operations and cache stores; and FIG. 4 is a block diagram of the CPU also shown in FIGs. 2 and 3, which CPU is shown configured to execute double precision data manipulation operations and operating between cache stores, during which period, double precision supplementary data verification is performed according to the present invention. Description of the Preferred Embodiment(s) Referring first to FIG. 1, there is shown a block diagram of a typical prior art CPU incorporating duplicate BPUs, which CPU is capable of performing single and double precision data manipulation and storing the validated results in an internal cache memory. In the exemplary system, a data word is 36 bits wide, and each 9-bit data byte carries its own parity bit such that each full byte is 10 bits wide with the parity bit placed in the least significant bit position. Thus, a full single precision 4-byte word with parity information is 40 bits wide, and a double precision 8-byte word is 80 bits wide. A first BPU (BPU0) 1 may be deemed the "master" BPU, and a second BPU (BPU1) 2 is the "slave" BPU. In operation, both BPUs 1, 2 receive the same information from a cache unit (DTX) 3, via 80-bit wide BPU input bus 4, and perform the same operations in redundant fashion in their respective data manipulation logic circuitry blocks 5, 6. The results, which should be identical, appear in respective buffer registers 7, 8. In the case of single precision operations, depending upon a given CPU design, only half the buffer registers 7, 8 may be used, or the single precision results may be duplicated in the upper and lower halves of each of the buffer registers. In the case of double precision operations, of course, each result is 80 bits wide. The master results are transferred to the cache unit 3 on master result bus (MRB) 9 while the slave results are similarly transferred to the cache unit on slave result bus (SRB) 10. The results of each data manipulation operation, as obtained by each of the master and slave BPUs 1, 2, are compared, bit-by-bit, in comparison block 11 within the cache unit 3. (Bit-by-bit comparison circuits are well known in the art; for example, reference may be taken to the relevant disclosure, in United States Patent 5,195,101, the invention of which is assigned to the same Assignee as the subject invention.) If the results are identical, a "valid" signal issued by the comparison block 11 enables AND-gate array 12 to permit the master results to be transferred to result register 13 and thence to storage block 14. (It will be understood that if the results are invalid, appropriate error handling operations will be undertaken.) Information stored in or to be stored into the cache unit 3 may be made available to or received from other system components (e.g., other CPUs, I/O units, main memory, etc., not shown) via 80-bit wide input/output bus 15 and system bus 16 in the manner well known in the art. Support components, such as clock generation logic, error handling logic, directories, etc., effecting the rest of the CPU are represented by block 17. It will be observed that both the MRB and the SRB are 80-bits wide such that, if a BPU is implemented on a single VLSI chip, the configuration of FIG. 1, which is capable of high performance in carrying out both double precision and single precision data manipulation operations, may not be usable because of the practical limitation on the number of conductive connections that can reliably be made to a single very dense and physically small VLSI chip. Attention is now directed to FIG. 2 which illustrates in block diagram form the logic by which this obstacle has been overcome in the performance of single precision data manipulation operations, the corresponding method becoming evident from the following description. In this configuration, BPU0 21 and BPU1 22 are not related as master and slave, but rather are peers which, however, receive identical information on which to perform data manipulations in a manner similar to that performed by the BPUs previously discussed and shown in the prior art configuration of FIG. 1. BPU0 21 and BPU1 22 each communicate with cache units DTX0 23 and DTX1 24. Each buffer multiplexer, 25, 26, respectively, receives the results of a given data manipulation performed by the respective logic blocks 31, 32 into upper half-byte sections 27, 29 and lower half-byte sections 28, 30. The upper half-bytes from the buffer register sections 27, 29 are transferred to the cache units 23, via respective 20-bit wide UHB busses 33, 34. Similarly, the lower half-bytes from the buffer register sections 28, 30 are transferred to the cache unit, 24 via respective 20-bit wide LHB busses 35, 36. Since, in the exemplary system, each data byte includes a parity bit in the least significant bit position, all the parity bits are resident in the lower half-bytes which are transferred to the cache unit 24. For single precision operations, the exemplary system duplicates the results in the upper 27, 29 and lower 28, 30 halves of the buffer registers 25, 26 and in the cache units 23, 24. Those skilled in the art will understand that this design choice, which is also adaptable to systems in which only single, non-duplicated, word results are stored for single precision operations, offers certain performance advantages. In the cache unit DTX0 23, the upper half-bytes from each of the BPU0 21 and BPU1 22 are compared for identity in the bit-by-bit comparison logic block 37 which issues a "valid" signal to transfer the data from BPUs 21, 22 into respective first 39 and second 40 halves of result register 38 and thence to storage block 41. Similarly, in the cache unit DTX1 24, the lower half-bytes from each of the BPU0 21 and BPU1 22 are compared for identity in the bit-by-bit comparison logic block 42 which issues a "valid" signal to transfer the data from BPUs 21, 22 into respective first 44 and second 45 halves of result register 43 and thence to storage block 46. (For simplicity, the AND-gate arrays which correspond to AND-gate array 12 shown in FIG. 1 and which are responsive to the "valid" signals have been omitted.) Thus, at the end of a data manipulation operation, the results, having been compared for identity and found valid, will have been stored into cache storage with the upper half-bytes stored in duplicate in the storage block 41 in cache unit DTX0 23 and the lower half-bytes stored in duplicate in the storage block 46 of cache unit DTX1 24. 40-bit wide local input/output busses 47, 48 combine into 80-bit wide input/output bus 51 which is coupled to the system bus 16 for communication between the cache units 23, 24 with other system components. 40-bit wide cache-to-BPU busses 49, 50 are respectively used to transfer upper half-byte and lower half-byte data from the cache units 23, 24 to the BPUs 21, 22 for the subsequent performance of identical data manipulation operations. It will be observed that, for single precision operations as illustrated in FIG. 2, the data output lines comprising the busses 33, 34 and 35, 36 from each of the BPUs 21, 22 to the cache units 23, 24 are only 40 lines, rather than 80 lines, wide such that the line counts to the VLSI chips incorporating the BPUs are reduced accordingly. Consider now the same apparatus as it performs double precision operations. Referring to FIG. 3, assume that the data manipulation blocks 31, 32 in the BPUs 21, 22 have been assigned a double precision operation. The double precision results will be placed in the buffer multiplexers 25, 26 such that: 1) the upper half-bytes of the low order word (data bits 0-35) are placed in the buffer register section 27 of the buffer multiplexer 25; 2) the upper half-bytes of the high order word (data bits 36-72) are placed in the buffer register section 29 of the buffer multiplexer 26; 3) the lower half-bytes (which include the parity bits) of the low order word (data bits 0-35) are placed in the buffer register section 28 of the buffer multiplexer 25; and the lower half-bytes (which include the parity bits) of the high order word (data bits 36-72) are placed in the parity buffer register section 30 of the buffer multiplexer 26. In addition, parity bit buffer registers 52, 53 in, respectively, the BPU0 21 and BPU1 22 receive the parity bits 0-7; i.e., each parity buffer register is loaded with a complete set of the parity bits present in the result generated by the data manipulation logic block resident in its BPU. The complete sets of parity bits are respectively conveyed from the parity bit buffer registers 52, 53 to bit-by-bit comparison block 42 in cache unit DTX1 24 via parity busses 54, 55. If the two sets of parity bits are identical, the "valid" signal issues in the cache unit DTX1 24 to admit the lower half-bytes from each of the BPUs 21 and 22 into the result register 43 and thence to the storage block 46. In addition, this "valid" signal is coupled to the DTX0 23 by line 56 to enable the transfer of the upper half-bytes from each of the BPUs 21 and 22 into the result register 38 and thence to the storage block 41. Therefore, the complete, validated double precision result is stored in cache memory, the combination of the storage blocks 41 and 46, from which the data can be read to the BPUs 21 and 22 and/or the system bus 16 as previously described with respect to single precision operations. In the case of double precision operations as illustrated in FIG. 3, the data output lines comprising the busses 33, 34, 54 and 35, 36, 55 from each of the BPUs 21, 22 to the cache units 23, 24 are 48 lines, rather than 80 lines, wide such that the line counts to the VLSI chips incorporating the BPUs are reduced accordingly. Since the same apparatus is employed for both single and double precision operations, it is this reduction from 80 to 48 output lines per BPU which represents the effective advantage over the prior art configuration shown in FIG. 1. As previously mentioned, in some critical environments and to further distinguish the fault tolerant performance of a mainframe CPU, particularly in a multi-processor environment, it is desirable to achieve even further confidence in the results of double precision bit manipulations and the integrity of the results. Attention in now directed to FIG. 4 in which the apparatus previously discussed in conjunction with FIGs. 2 and 3 is shown in the non-storing configuration in which the operation of the subject invention may best be illustrated. Referring to BPU0 21, during non-store operations, each intermediate upper and lower word result (bits 0-35 and bits 36-71, respectively) from the data manipulation logic circuitry is applied to adder 60 where they are added. This single word sum of the two words is transferred to a single word (36 bits in the example) accumulator 62 where it is added to the contents already resident in the accumulator. In each case, overflows may be discarded, and the adder 60 conventionally reset after each addition result has been transferred to the accumulator. The accumulator 62 contents are continuously furnished to buffer register sections 64, 66 of buffer multiplexer 25. During non-store operations, the buffer register sections 64, 66 are enabled to transfer the instant upper and lower half-byte contents of the accumulator 62 (including parity bits if desired) respectively: 1) onto UHB bus 33 and to bit-by-bit comparison logic block 37 in DTX0 23 as a first input to be compared with a second input from BPU1 22; and 2) onto LHB bus 35 and to comparison/error sense logic block 71 (which includes bit-by-bit comparison logic block 42 previously discussed) in DTX1 24 as a first input to be compared with a second input from BPU1 22. BPU1 22 incorporates identical circuitry including adder 61, accumulator 63 and buffer register sections 65, 67 of buffer multiplexer 26. Thus, during non-store operations, the buffer register sections 65, 67 are enabled to transfer the instant upper and lower half-byte contents of the accumulator 63 respectively: 1) onto UHB bus 34 and to bit-by-bit comparison logic block 37 in DTX0 23 as a second input to be compared with the first input received from BPU0 21; and 2) onto LHB bus 36 and to comparison/error sense logic block 71 in DTX1 24 as a second input to be compared with the first input received from BPU0 21. Since the upper half-bytes of the sums resident in the accumulators 62, 63 applied to the bit-by-bit comparison logic block 37 should always be identical, the expected output is a "compare" signal (e.g., a logic "1"). In this example, the issuance of a "no compare" signal (logic "0") results in enabling inverter 70 which issues a "CPU error" signal to direct the CPU control and support circuitry block 68 to analyze the problem and take corrective action which could include stopping the BPUs 21, 22 (as by issuing a "freeze" signal on line 69) and, if the system includes multi-processors, transferring the responsibilities of the failed CPU to one or more other CPUs. Similarly, the lower half-bytes of the sums resident in the accumulators 62, 63 applied to the compare/error sense logic block 71 (which incorporates circuitry identical to the bit-by-bit comparison block 37 and inverter 70 and operates in the same manner) such that a miscompare results in the issuance of a "CPU error" signal from DTX1 24 to CPU control and support circuitry block 68. As an example of error handling apparatus and procedures responsive to the issuance of a "CPU error" signal, one may refer to co-pending United States Patent Application Serial No. 07/682,801 filed April 9, 1991, entitled SAFESTORE FRAME IMPLEMENTATION IN A CENTRAL PROCESSOR by Lowell D. McCulley et al and assigned to the same Assignee as the present application, now United States Patent 5 276 862. Those skilled in the art will understand that the logic circuitry shown in the various figures has been somewhat simplified for clarity in disclosing the principles of the invention and may be varied to best suit the circuit family in a given system. Thus, while the principles of the invention have now been made clear in an illustrative embodiment, there will be immediately obvious to those skilled in the art many modifications of structure, arrangements, proportions, the elements, materials, and components, used in the practice of the invention which are particularly adapted for specific environments and operating requirements without departing from those principles.

Claims: A central processor adapted to selectively perform single and double precision data manipulation operations comprising: first and second basic processing units (21, 22); first and second cache units (23, 24); each of said first and second basic processing units including: data manipulation logic circuitry (31, 32) adapted to receive data from said cache units (23, 24), to perform data manipulations thereon and to issue the data result of such manipulations; and a data buffer register (25, 26) for receiving the data result from said data manipulation logic circuitry (31, 32), said buffer register being divided into upper (27, 28) and lower (29, 30) sections temporarily storing, respectively, upper and lower half-bytes of the data result; each of said first (23) and second (24) cache units including: bit-by-bit comparison means (37, 42) adapted to receive first and second data words which should be identical and to issue a validating signal (VALID) if the first and second data words are identical; and storage means (41, 46); first and second upper-half busses (33, 34); said first upper-half bus (33) coupling said upper section (27) of said data buffer register (25) of said first basic processing unit (21) to said bit-by-bit comparison means (37) of said first cache unit (23) as the first data word input thereto during single precision store operations; and said second upper-half bus (34) coupling said upper section (29) of said data buffer register (26) of said second basic processing unit (22) to said bit-by-bit comparison means (37) of said first cache unit (33) as the second data word input thereto during single precision operations; first and second lower-half busses (35, 36); said first lower-half bus (35) coupling said lower section of said data buffer register (25) of said first basic processing unit (21) to said bit-by-bit comparison means (42) of said second cache unit (24) as the first data word input thereto during single precision store operation; and said second lower-half bus (36) coupling said lower section (30) of said data buffer register (26) of said second basic processing unit (22) to said bit-by-bit comparison means (42) of said second cache unit (24) as the second data word input thereto during single precision store operations; characterized in that said central processor further comprises in each of said first and second basic processing units (21, 22): an adder (60, 61) coupled to receive and sum upper and lower word result information from said data manipulation logic circuitry (31, 32); an accumulator (62, 63) coupled to said adder (60, 61) for accumulating a one word sum representing successive additions of upper and lower word result information; transferring, during non-store operations, the respective sums in said accumulators (62, 63) in said first/second basic processing units (21, 22) to said bit-by-bit comparison means (37) in at least one of said first and second cache units (23, 24) as first and second data word inputs thereto; and signaling, in response to the detection of a non-compare condition by said bit-by-bit comparison means (37), an error signal (CPU ERROR) to the CPU control and support circuitry (68). The central processor of claim 1, characterized in that each of said first and second basic processing units (21, 22) comprises: a parity buffer register (52, 53) for receiving a complete set of parity bits in the data result; a first parity bus (54) coupling the parity buffer register (52) of said first basic processing unit (21) to one of said bit-by-bit comparison means (42; Fig.3) as the first data word input thereto during double precision store operations; and a second parity bus (55) coupling the parity buffer register (53) of said second basic processing unit (22) to said one of said bit-by-bit comparison means (42) as the second data word input thereto during double precision store operations; transferring, in response to the issuance of one of said validating signals (VALID), data on said first and second upper-half busses (33, 34) to said storage means (41) of said first cache unit (23) and on said first and second lower-half busses (35, 36) to said storage means (46) of said second cache unit (24) during store operations. The central processor of claims 1 or 2, further comprising first and second transfer means (38, 43), characterized in that: during single precision store operations: said first transfer means (38) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (41) of said first cache unit (23) in response to said validating signal (VALID) issued by said bit-by-bit comparison means (37) of said first cache unit (23); said second transfer means (43) adapted to transfer data on said first and second lower-half busses (35, 36) to said storage means (46) of said second cache unit (24) in response to said validating signal (VALID) issued by said bit-by-bit comparison means (42) of said second cache unit (24); during double precision store operations: said first transfer means (38) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (41) of said first cache unit (23) in response to a validating signal (VALID) issued by one of said bit-by-bit comparison means (42); and said second transfer means (43) adapted to transfer data on said first and second lower-half busses (35, 36) to said storage means (46) of said second cache unit (24) in response to a validating signal (VALID) issued by said one of said bit-by-bit comparison means (42). The central processor of claims 1 or 2, further comprising first and second transfer means (38, 43), characterized in that: during single precision store operations: said first transfer means (38) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (41) of said first cache unit (23) in response to said validating signal (VALID) issued by said bit-by-bit comparison means (37) of said first cache unit (23); said second transfer means (43) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (46) of said second cache unit (24) in response to said validating signal (VALID) issued by said bit-by-bit comparison means (42) of said second cache unit (24); during double precision store operations: said first transfer means (38) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (41) of said first cache unit (23) in response to said validating signal (VALID) issued by one of said bit-by-bit comparison means (42); and said second transfer means (43) adapted to transfer data on said first and second upper-half busses (33, 34) to said storage means (46) of said second cache unit (24) in response to said validating signal (VALID) issued by said one of said bit-by-bit comparison means (42). The central processor of claims 1, 2 or 3, characterized in that the upper-half bytes of the respective sums in said accumulator (62) in said first basic processing unit (21) and said accumulator (63) in said second basic processing unit (22) are transferred to said bit-by-bit comparison means (37) in said first cache unit (23) as first and second data word input thereto; and the lower half-bytes of the respective sums in said accumulator (62) in said first basic processing unit (21) and said accumulator (63) in said second basic processing unit (22) are transferred to said bit-by-bit comparison means (42) in said second cache unit (24) as first and second data word input thereto.

Inventors: BOOTHROYD DONALD C, FLOCKEN BRUCE E, INOSHITA MINORU, BOOTHROYD, DONALD C., FLOCKEN, BRUCE E., INOSHITA, MINORU
Applicants: BULL HN INFORMATION SYST, BULL HN INFORMATION SYSTEMS INC.
Application year: 1994
Main classification: G06F11
IPC codes: G06F11