VIRTUAL WIRES FOR RECONFIGURABLE LOGIC SYSTEMS

Abstract: A compilation technique overcomes device pin limitations using virtual wires. Virtual wires overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual wires increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.

Description: _!_ VIRTUAL WIRES FOR RECONFIGURABLE LOGIC SYSTEMS Background of the Invention Field Programmable Gate Array (FPGA) based logic emulators are capable of emulating complex logic designs at clock speeds four to six orders of magnitude faster than even an accelerated software simulator. Once configured, an FPGA-based emulator is a heterogeneous network of special purpose processors, each FPGA processor being specifically designed to cooperatively execute a partition of the overall simulated circuit. As parallel processors, these emulators are characterized by their interconnection topology (network) , target FPGA (processor) , and supporting software (compiler) . The interconnection topology describes the arrangement of FPGA devices and routing resources (i.e. full crossbar, two dimension mesh, etc) . Important target FPGA properties include gate count (computational resources) , pin count (communication resources) , and mapping efficiency. Supporting software is extensive, combining netlist translators, logic optimizers, technology mappers, global and FPGA-specific partitioners, placers, and routers. FPGA-based logic emulation systems have been developed for design complexity ranging from several thousand to several million gates. Typically, the software for these system is considered the most complex component. Emulation systems have been developed that interconnect FPGAs in a two-dimensional mesh and in a partial crossbar topology. In addition, a hierarchical approach to interconnection has been developed. Another approach uses a combination of nearest neighbor and crossbar interconnections. Logic partitions are typically hardwired to FPGAs following partition placement. Statically routed networks can be used whenever communication can be predetermined. Static refers to the fact that all data movement can be determined and optimized at compile-time. This mechanism has been used in scheduling real-time communication in a multiprocessor environment. Other related uses of static routing include FPGA-based systolic arrays and in the very large simulation subsystem (VLSS) , a massively parallel simulation engine which uses time- division multiplexing to stagger logic evaluation. In prior systems, circuit switching techniques are used to provide output signals from one chip to another chip. A given output pin of one chip can be directly connected to a given input pin of another chip or provided during a dedicated time slot over a bus. The entire path of the signal through the bus is dedicated, using assigned bus pins and time slots to provide a direct connection during any time slot. A full resource is thus used to transmit the signal from the output chip to the input chip. Summary of the Invention Existing FPGA-based logic emulators suffer from limited inter-chip communication bandwidth, resulting in low gate utilization (10 to 20 percent) . This resource imbalance increases the number of chips needed to emulate a particular logic design and thereby decreases emulation speed, because signals must cross more chip boundaries, and increases system cost. Prior art emulators only use a fraction of potential communication bandwidth because the prior art emulators dedicate each FPGA pin (physical wire) to a single emulated signal (logical wire) . These logical wires are not active simultaneously and are only switched at emulation clock speeds. A preferred embodiment of the invention presents a compilation technique to overcome device pin limitations using virtual wires. This method can be applied to any topology and FPGA device, although some benefit substantially more than others. Although a preferred embodiment of the invention focuses on logic emulation, the technique of virtual wires is also applicable to other areas of reconfigurable logic. Such reconfigurable logic systems (RLS) include, but are not limited to, simulation acceleration systems, rapid prototyping systems, multiple FPGA systems and virtual computing systems. Virtual wires overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency of the FPGA. A virtual wire represents a connection from a logical output on one FPGA to a logical input on another FPGA. Virtual wires not only increase usable bandwidth, but also relax the absolute limits imposed on gate utilization. The resulting improvement in bandwidth reduces the need for global interconnect, allowing effective use of low dimension inter-chip connections (such as nearest-neighbor) . In a preferred embodiment, a "softwire" compiler utilizes static routing and relies on minimal hardware support. Virtual wires can increase FPGA gate utilization beyond 80% without a significant slowdown in emulation speed. In a preferred embodiment of the invention, a FPGA logic emulation system comprises a plurality of FPGA modules. Each module is preferably a chip having a number of pins for communicating signals between chips. There are also interchip connections between the FPGA pins. In addition, a software or hardware compiler programs each FPGA chip to emulate a partition of an emulated circuit with interconnections between partitions of the emulated circuit being provided through FPGA pins and interchip connections. A partition of the emulated circuit has a number of interconnections to other partitions that exceed the number of pins on the FPGA chip. The chip is programmed to communicate through virtual interconnections in a time-multiplexed fashion through the pins. The inter-chip communications include interconnections which extend through the intermediate FPGA chips. The FPGA chips may comprise gates that are programmed to serve as a multiplexer for communicating through the virtual interconnections. Alternatively, the FPGA chips may comprise hardwire multiplexers that are separate from the programmable gates. The interconnections may be point-to-point between pins, over a bus, or other interconnection networks. The pins of the FPGA chips may be directly connected to pins of other FPGA chips, where signals between the chips are routed through intermediate FPGAs. The FPGA chips may also be programmed to operate in phases within an emulation clock cycle with interchip communications being performed within each phase. The compiler may optimize partition selection and phase division of an emulated circuit based on interpartition dependencies. Data may also be accessed from memory elements external to the FPGAs during each phase by multiplexing the data on the virtual wires. In a preferred embodiment of the invention, the FPGA chips comprise logic cells as an array of gates, shift registers, and several multiplexers. The gates are programmable to emulate a logic circuit. Each shift register receives plural outputs from the program gate array and communicates the outputs through a single pin in a multiplexed fashion. Some fraction of the gates in an FPGA chip may be programmed to serve as shift registers and multiplexer for communicating through virtual connections. In a preferred embodiment of the invention, a compiler configures a FPGA logic emulation system using a partitioner for partitioning an emulated logic circuit and a programming mechanism for programming each FPGA to emulate a partition of an emulated circuit. The partitions are to be programmed into individual FPGA chips. The compiler produces virtual interconnections between partitions of the emulated circuit that correspond to one or more common pins with signals along the virtual interconnections being time- multiplexed through the common pin. The compiler may comprise a dependency analyzer and a divider for dividing an emulation clock into phases, the phase division being a function of partition dependencies and memory assignments. During the phases, program logic functions are performed and signals are transmitted between the FPGA chips. The compiler may also comprise a router for programming the FPGA chips to route signals between chips through intermediate chips. In particular, the routed signals are virtual wires. Results from compiling two complex designs, the 18K gate SPARCLE microprocessor and the 86K gate Alewife Cache Compiler (A-1000) , show that the use of virtual wires decreases FPGA chip count by a factor of 3 for SPARCLE and 10 for the A-1000, assuming a crossbar interconnect. With virtual wires, a two dimensional torus interconnect can be used for only a small increase in chip count (17 percent for the A-1000 and 0 percent for SPARCLE) . Without virtual wires, the cost of replacing the full crossbar with a torus interconnect is over 300 percent for SPARCLE, and virtually impossible for the A-1000. Emulation speeds are comparable with the no virtual wires case, ranging from 2 to 8 MHZ for SPARCLE and 1 to 3 MHZ for the A- 1000. Neither design was bandwidth limited, but rather constrained by its critical path. With virtual wires, use of a lower dimension network reduces emulation speed proportional to the network diameter; a factor of 2 for SPARCLE and 6 for the A-1000 on a two dimensional torus. Brief Description of the Drawings The above and other features of the invention, including various novel details of construction and combinations of parts, will now be more particularly described with reference to the accompanying drawings and pointed out in the claims. It will be understood that the particular virtual wire technique embodying the invention is shown by way of illustration only and not as a limitation of the invention. The principles and features of this invention may be employed in varied and numerous embodiments without departing from the scope of the invention. Figure 1 is a block diagram of a typical prior art logic emulation system. Figure 2 is a block diagram of a prior art hardwire interconnect system between Field Programmable Gate Arrays (FPGA) 10 of Figure 1. Figure 3 is a block diagram of a virtual wire interconnect system between FPGAs 10 of Figure 1. Figure 4 is a graphical representation of an emulation phase clocking scheme. Figure 5 is a flowchart of a preferred software compiler. Figure 6 is a block diagram of a preferred shift register or shift loop architecture. Figure 7 is a block diagram of the intermediate hop, single bit, pipeline stage of Figure 6. Figure 8 is a graph illustrating pin count as a function of FPGA partition size. Figure 9 is a graph illustrating a determination of optimal partition size. Figure 10 is a graph illustrating emulation speed vs. pin count for a torus and a crossbar configuration. Detailed Description of Preferred Embodiments of the Invention Although aspects of the invention are applicable to simulator systems, the invention is particularly advantageous in emulator systems where the emulator may be directly connected to peripheral circuitry. Pins for interchip communications can be limited by multiplexing interchip signals, yet input/output signals may be assigned dedicated pins for connection to the peripheral circuitry. Figure 1 is a block diagram of a typical prior art logic emulation system 5. The performance of the system 5 is achieved by partitioning a logic design, described by a netlist, across an interconnected array of FPGAs 10. This array is connected to a host workstation 2 which is capable of downloading design configurations, and is directly wired into the target system 8 for the logic design. Memory elements 6 may also be connected to the array of FPGAs 10. The netlist partition on each FPGA (hereinafter FPGA partition) , configured directly into logic circuitry, can then be executed at hardware speeds. In existing architectures, shown in Figure 2, both the logic configuration and the network connectivity remain fixed for the duration of the emulation. Figures 2 shows an example of six logical wires lla-f, 19 , a-f allocated to six physical wires 15a-f. Each emulated gate is mapped to one FPGA equivalent gate and each emulated signal is allocated to one FPGA pin. Thus, for a partition to be feasible, the partition gate and pin requirements must be no greater that the available FPGA resources. This constraint yields the following possible scenarios for each FPGA partition: 1. Gate limited: no unused gates, but some unused pins. 2. Pin limited: no unused pins, but some unused gates. 3. Not limited: unused FPGA pins and gates. 4. Balanced: no unused pins or gates. For mapping typical circuits onto available FPGA devices, partitions are predominately pin limited; all available gates cannot be utilized due to a lack of pin resources to support them. Low utilization of gate resources increases both the number of FPGAs 10 needed for emulation and the time required to emulate a particular design. Pin limits set a hard upper bound on the maximum usable gate count any FPGA gate size can provide. This discrepancy will only get worse as technology scales; trends (and geometry) indicate that available gate counts are increasing faster than available pin counts. In a preferred embodiment of the invention, shown in Figure 3, virtual wires are used to overcome pin limitations in FPGA-based logic emulators. Figure 3 shows an example of six logical wires lla-f sharing a single physical wire 15x. The physical wire 15x is multiplexed 13 between two pipelined shift loops 20a, 20b, which are discussed in detail below. Pipelining refers to signal streams in a particular phase and multiplexing refers to signals across phases. A virtual wire represents a connection between a logical output 11a on one FPGA 10 and a logical input 19'a on another FPGA 10'. Established via a pipelined, statically routed communication network, these virtual wires increase available off-chip communication bandwidth by multiplexing 13 the use of FPGA pin resources (physical wires) 15 among multiple emulation signals (logical wires) . Virtual wires effectively relax pin limitations. Although low pin counts may decrease emulation speed, there is not a hard pin constraint that must be enforced. Emulation speed can be increased if there is a large enough reduction in system size. The gate overhead of using virtual wires is low, comprising gates that are not utilized in the purely hardwired implementation. Furthermore, the flexibility of virtual wires allows the emulation architecture to be balanced for each logic design application. The logic emulator or the reconfigurable logic system may emulate a logic design that has a clock. The corresponding clock in the emulation or reconfigurable logic system is an emulation clock. One-to-one allocation of emulation signals (logical wires) 11, 19 to FPGA pins (physical wires) 15 does not exploit available off-chip bandwidth because emulation clock frequencies are one or two orders of magnitude lower than the potential clocking frequency of the FPGA technology, and all logical wires 11, 19 are not active simultaneously. By pipelining and multiplexing physical wires 15, virtual wires are created to increase usable bandwidth. By clocking physical wires 15 at the maximum frequency of the FPGA technology, several logical connections can share the same physical resource. In a logic design, evaluation flows from system inputs to system outputs. In a synchronous design with no combinatorial loops, this flow can be represented as a directed acyclic graph. Thus, through intelligent dependency analysis of the underlying logic circuit, logical values between FPGA partitions need to only be transmitted once. Furthermore, because circuit communication is inherently static, communication patterns repeat in a predictable fashion. In a preferred embodiment of the invention, virtual wires are supported with a ,l softwire" compiler. This compiler analyzes logic signal dependencies and statically schedules and routes FPGA communication. These results are then used to construct (in the FPGA technology) a statically routed network. This hardware consists of a sequencer and shift loops. The sequencer is a distributed finite state machine. The sequencer establishes virtual connections between FPGAs by strobing logical wires in a predetermined order into special shift registers 21, the shift loops 20. The shift loops 20 serve as multiplexers 13 and are described in detail below. Shift loops 20 are then alternately connected to physical wires 15 according to the predetermined schedule established by the sequences. The use of virtual wires is limited to synchronous logic. Any asynchronous signals must still be "hardwired" to dedicated FPGA pins. This limitation is imposed by the inability to statically determine dependencies in asynchronous loops. Furthermore, each combinational loop (such as a flip-flop) in a synchronous design is completely contained in a single FPGA partition. For simplicity and clarity of description, it is assumed that the emulated logic has a single global clock. In a preferred embodiment of the invention, virtual wires are implemented in the context of a complete emulation software system, independent of target FPGA device and interconnect topology. While this embodiment focuses primarily on software, the ultimate goal of the invention is a low-cost, reconfigurable emulation system. In a preferred embodiment, the signals are routed through each FPGA by assigning a plurality of pins and time slots through intermediate FPGAs. This embodiment avoids the use of a crossbar. By routing the signals through each FPGA, speed is increased because there are no long wires connecting the FPGAs to a crossbar. In contrast to prior systems, a preferred embodiment of the invention does not dedicate a signal path from source to destination. In particular, a preferred embodiment of the invention employs static routed packet switching where the wires over which a first signal propagates can be reused by a second signal before the first signal reaches its destination. Thus only a single link in the signal path is dedicated during any system clock period. Indeed, the FPGAs can buffer signals such that higher priority signals can propagate over a wire before a competing lower priority signal. Figure 4 graphically represents an emulation phase clocking scheme. The emulation clock period 52x is the clock period of the logic design being emulated. This clock is broken into evaluation phases (54a, 54b, 54c) to accumulate multiplexing. Multiple phases are required because the combinational logic between flip- flops in the emulated design may be split across multiple FPGA partitions and multiplexing of vertical wires prevents direct pass of all signals through the partitions. The phases permit a single pin to send different logical signals on every phase. Within a phase 54, evaluation is accomplished within each partition, and the results are then communicated to other FPGA partitions. Although three phases are illustrated per emulation period, it will be understood that more or less phases can be employed. At the beginning of the phase 54, logical outputs of each FPGA partition are determined by the logical inputs in input shift loops. At the end of the phase 54, outputs are then sent to other FPGA partitions with pipelined shift loops and intermediate hop stages. As illustrated in Figure 4, these pipelines are clocked with a pipeline clock 56 at the maximum frequency of the FPGA. After all phases 54 within an emulation clock period 52x are complete, the emulation clock 52 is ticked to clock all flip-flops of the target circuit. The input to the softwire compiler consists of a netlist 105 of the logic design to be emulated, target FPGA device characteristics, and interconnect topology. The compiler then produces a configuration bitstream that can be downloaded into the emulator. Figure 5 is a flowchart of the compilation steps. Briefly, these steps include translation and mapping of the netlist to the target FPGA technology (step 110) , partitioning the netlist (step 120) , placing the partitions into interconnect topology (steps 130, 140) , routing the inter-node communication paths (steps 150, 160), and finally FPGA-specific automated placement and routing (APR) (step 170) . The input netlist 105 to be emulated is usually generated with a hardware description language or schematic capture program. This netlist 105 must be translated and mapped (step 110) to a library of FPGA macros. It is important to perform this operation before partitioning so that partition gate counts accurately reflect the characteristics of the target FPGAs. Logic optimization tools can also be used at this point to optimize the netlist for the target architecture (considering the system as one large FPGA) . After mapping (step 110) the netlist to the target architecture, the netlist must be partitioned (step 120) into logic blocks that can fit into the target FPGA. With only hardwires, each partition must have both fewer gates and fewer pins than the target device. With virtual wires, the total gate count (logic gates and virtual wiring overhead) must be no greater than the target FPGA gate count. A preferred embodiment uses the Concept Silicon partitioner manufactured by InCA, Inc. This partitioner performs K-way partitioning with min-cut and clustering techniques to minimize partition pin counts. Because a combinatorial signal may pass through several FPGA partitions during an emulated clock cycle, all signals will not be ready to schedule at the same time. A preferred embodiment solves this problem by only scheduling a partition output once all the inputs it depends upon are scheduled (step 130) . An output depends on an input if a change in that input can change the output. To determine input to output dependencies, the logic netlist is analyzed, backtracing from partition outputs to determine which partition inputs they depend upon. In backtracing, it is assumed that all outputs depend on all inputs for gate library parts, and no outputs depend on any inputs for latch (or register) library parts. If there are no combinatorial loops that cross partition boundaries, this analysis produces a directed acyclic graph, the signal flow graph (SFC) , to be used by the global router. Following logic partitioning, individual FPGA partitions must be placed into specific FPGAs (step 140) . An ideal placement minimizes system communication, thus requiring fewer virtual wire cycles to transfer information. A preferred embodiment first makes a random placement followed by cost-reduction swaps, and then further optimize with simulated annealing. During global routing (150) , each logical wire is scheduled to a phase, and assigned a pipeline time slot (corresponding to one cycle of the pipeline clock in that phase on a physical wire) . Before scheduling, the criticality of each logical wire is determined (based on the signal flow graph produced by dependency analysis) . In each phase, the router first determines the schedulable wires. A wire is schedulable if all wires it depends upon have been scheduled in previous phases. The router than uses shortest path analysis with a cost function based on pin utilization to route as many schedulable signals as possible, routing the most critical signals first. Any schedulable signals which cannot be routed are delayed to the next phase. Once routing is completed, appropriately-sized shift loops and associated logic are added to each partition to complete the internal FPGA hardware description (step 160) . At this point, there is one netlist for each FPGA. These netlists are then be processed with the vendor-specific FPGA place and route software (step 170) to produce configuration bitstreams (step 195) . Technically, there is no required hardware support for implementation of virtual wires (unless one considers re-designing an FPGA optimized for virtual wiring) . The necessary "hardware" is compiled directly into configuration for the FPGA device. Thus, any existing FPGA-based logic emulation system can take advantage of virtual wiring. Virtual wires can be used to store and retrieve data from memory elements external to the FPGAs by multiplexing the data on the virtual wires during a phase. There are many possible ways to implement the hardware support for virtual wires. A preferred embodiment employs a simple and efficient implementation. The additional logic to support virtual wires can be composed entirely of shift loops and a small amount of phase control logic. Figure 6 is a block diagram of a preferred shift loop architecture. A shift loop 20 is a circular, loadable shift register with enabled shift in and shift out ports. Each shift register 21 is capable of performing one or more of the operations of load, store, shift, drive, or rotate. The Load operation strobes logical outputs into the shift loop. The Store operation drives logical inputs from the shift loop. The Shift operation shifts data from a physical input into the shift loop. The Drive operation drives a physical output with the last bit of the shift loop. The Rotate operation rotates bits in the shift loop. In a preferred embodiment, all outputs loaded into a shift loop 20 must have the same final destination FPGA. As described above, a logical output can be strobed once all corresponding depend inputs have been stored. The purpose of rotation is to preserve inputs which have reached their final destination and to eliminate the need for empty gaps in the pipeline when shift loop lengths do not exactly match phase cycle counts. In this way, a signal may be rotated from the shift loop output back to the shift loop input to wait for an appropriate phase. Note that in this implementation the store operation cannot be disabled. Shift loops 20 can be re-scheduled to perform multiple output operations. However, because the internal latches being emulated depend on the logical inputs, inputs need to be stored until the tick of the emulation clock. For networks where multiple hops are required (i.e. a mesh), one-bit shift registers 21 that always shift and sometimes drive are used for intermediate stages. Figure 7 is a block diagram of the intermediate hop pipeline stage. These stages are chained together, one per FPGA hop, to build a pipeline connecting the output shift loop on the source FPGA 10 with the input shift loop on the destination FPGA 10'. The phase control logic is the basic run-time kernel in a preferred embodiment. This kernel is a sequencer that controls the phase enable and strobe (or load) lines, the pipeline clock, and the emulation clock. The phase enable lines are used to enable shift loop to FPGA pin connections. The phase strobe lines strobe the shift loops on the correct phases. This logic is generated with a state machine specifically optimized for a given phase specification. Experimental Results The system compiler described above was implemented by developing a dependency analyzer, global placer, global router, and using the InCA partitioner. Except for the partitioner, which can take hours to optimize a complex design, running times on a SPARC 2 workstation were usually 1 to 15 minutes for each stage. To evaluate the costs and benefits of virtual wires, two complex designs were compiled, SPARCLE and the A-1000. SPARCLE is an 18K gate SPARC microprocessor enhanced with multiprocessing features. The Alewife compiler and memory management unit (A- 1000) is an 86K gate cache compiler for the Alewife Multiprocessor, a distributed shared memory machine being designed at the Massachusetts Institute of Technology. For target FPGAs, the Xilinx 3000 and 4000 series (including the new 4000H series) and the Concurrent Logic Cli6000 series were considered. This analysis does not include the final FPGA-specific APR stage; a 50 percent APR mapping efficiency for both architectures is assumed. In the following analysis, the FPGA gate costs of virtual wires based on the Concurrent Logic CLI6000 series FPGA were estimated. The phase control logic was assumed to be 300 gates (after mapping) . Virtual wire overhead can be measured in terms of shift loops. In the Cli6000, a bit stage shift register takes 1 of 3136 cells in the 5K gate part (C s = 3 mapped gates) . Thus, total required shift register bits for a partition is then equal to the number of inputs. When routing in a mesh or torus, intermediate hops cost 1 bit per hop. The gate overhead is then C s X S, where C s is the cost of a shift register bit, and S is the number of bits. S is determined by the number of logical inputs, Vj, and M.,, the number of times a physical wire p is multiplexed (this takes into account the shift loop tristate driver and the intermediate hop bits) . Gate overhead is then approximately: Gate w = C s x ( V i *£' p M p ) t Storage of logical outputs is not counted because logical outputs can be overlapped with logical inputs. Before compiling the two test designs, their communication requirements were compared to the available FPGA technologies. For this comparison, each design was partitioned for various gate counts and the pin requirements were measured. Figure 8 shows the resulting curves, plotted on a log-log scale. Note that the partition gate count is scaled to represent mapping inefficiency. Both design curves and the technology curves fit Rent's Rule, a rule of thumb used for estimating communication requirement in random logic. Rent's Rule can be stated as: pins 2 /pins. = (ga tes 2 /ga te 1 ) b , where pins 2 , gates 2 refer to a partition, and pins,, gates, refer to a sub-partition, and b is constant between 0.4 and 0.7. Table 1 shows the resulting constants. For the technology curve, a constant of 0.5 roughly corresponds to the area versus perimeter for the FPGA die. The lower the constant, the more locality there is within the circuit. Thus, the A-1000 has more locality than SPARCLE, although it has more total communication requirements. As Figure 8 illustrates, both SPARCLE and the A-1000 will be pin- limited for any choice of FPGA size. In hardwired designs with pin-limited partition sizes, usable gate count is determined solely by available pin resources. For example, a 5000 gate FPGA with 100 pins can only utilize 1000 SPARCLE gates or 250 A-1000 gates. FPGA Technology SPARCLE A-1000 0.50 0.06 0.44 Table 1: Rent's Rule Parameter (slope of log-log curve) Next, both designs were compiled for a two dimensional torus and a full crossbar interconnect of 5000 gate, 100 pin FPGAs, 50 percent mapping efficiency. Table 2 shows the results for both hard wires and virtual wires. Compiling the A-1000 to a torus, hardwires only, was not practical with the partitioning software. The gate utilizations obtained for the hardwired cases agree with Design Hardwires Only Virtual Wires Only 2-D Torus Full 2-D Full Crossbar Torus Crossbar Sparcle >100 31 9 9 (18K gates) (<7%) (23%) (80%) (80%) A-1000 Not >400 49 42 (86K gates) Practical (<10%) (71%) (83%) Number of FPGAs (Average Usable Gate Utilization) Table 2: Number of 5K Gates, 100 Pin FPG As Required for Logic Emulation reports in the literature on designs of similar complexity. To understand the tradeoffs involved, the hardwires pin/gate constraint and the virtual wires pin/gate tradeoff curve were plotted against the partition curves for the two designs (Figure 9) . The intersection of the partition curves and the wire curves gives the optimal partition and sizes. This graph shows how virtual wires add the flexibility of trading gate resources for pin resources. Emulation clock cycle time T E is determined by: 1. Communication delay per hop, t c ; 2. Length of longest path in dependency graph L; 3. Total FPGA gate delay along longest path T Li ; 4. Sum of pipeline cycles across all phases, n; 5. Network diameter, D (D * = 1 for crossbar); and 6. Average network distance, k d (k d = 1 for crossbar) . The total number of phases and pipeline cycles in each phase are directly related to physical wire contention and the combinatorial path that passes through the largest number of partitions. If the emulation is latency dominated, then the optimal number of phases is L, and the pipeline cycles per phase should be no greater than D, giving: n = L x D. If the emulation is bandwidth dominated, then the total pipeline cycles (summed over all phases) is at least: n = MAX p [ ( vi p /Pi p ) ] where Vi p and Pi p are the number of virtual and physical wires for FPGA partition p. If there are hot spots in the network (not possible with a crossbar) , the bandwidth dominated delay will be higher. Emulation speeds for SPARCLE and the A-1000 were both latency dominated. Based on CLi6000 specifications, it was assumed that T L = 250ns and t c = 20ns (based on a 50 MHZ clock) . A computation-only delay component, and a communication-only delay component were considered. This dichotomy is used to give a lower and upper bound on emulation speed. The computation-only delay component is given by: T n = T τ _ + t a n. where n=0 for the hardwired case. The communication-only delay component is given by: T c = t c x n. Table 3 shows the resulting emulation speeds for virtual and hardwires for the crossbar topology. The emulation clock range given is based on the sum and minimum of the two components (lower and upper bounds) When the use of virtual wires allows a design to be partitioned across fewer FPGAs, L is decreased, decreasing T c . However, the pipeline stages will increase T p by t c per pipeline cycle. Hardwire Virtual Only Wire Only SPARCLE Longest Path 9 hops 6 hops Computation Only Delay 250 ns 370 ns Communication Only Delay 180 ns 120 ns Emulation Clock Range 2.3-5.6 2.0-8.3 MHz MHZ A-IOOO Longest Path 27 hops 17 hops Computation Only Delay 250 ns 590 ns Communication Only Delay 540 ns 340 ns Emulation Clock Range 1.3-4.0 1.1-2.9 MHz MHz Table 3: Emulation Clock Speed Comparison In Table 3, the virtual wire emulation clock was determined solely by the length of the longest path; the communication was limited by latency, not bandwidth. To determine what happens when the design becomes bandwidth limited, the pin count was varied and the resulting emulation clock (based on T c ) was recorded for both a crossbar and torus topology. Figure 10 shows the results for the A-1000. The knee of the curve is where the latency switches from bandwidth dominated to latency dominated. The torus is slower because it has a larger diameter, D. However, the torus moves out of the latency dominated region sooner because it exploits locality; several short wires can be routed during the time of a single long wire. Note that this analysis assumes the crossbar can be clocked as fast as the torus; the increase in emulation speed obtained with the crossbar is lower if t c is adjusted accordingly. With virtual wires, neither designs was bandwidth limited, but rather limited by its respective critical paths. As shown in Figure 10, the A-1000 needs only about 20 pins per FPGA to run at the maximum emulation frequency. While this allows the use of lower pin count (and thus cheaper) FPGAs, another option is to trade this surplus bandwidth for speed. This tradeoff is accomplished by hardwiring logical wires at both ends of the critical paths. Critical wires can be hardwired until there is no more surplus bandwidth, thus fully utilizing both gate and pin resources. For designs on the 100 pin FPGAs, hardwiring reduces the longest critical path from 6 to 3 for SPARCLE and from 17 to 15 for the A-1000. Virtual wires allow maximum utilization of FPGA gate resources at emulation speeds competitive with existing hardwired techniques. This technique is independent of topology. Virtual wires allow the use of less complex topologies, such as a torus instead of a crossbar, in cases where such a topology was not practical otherwise. Using timing and/or locality sensitive partitioning with virtual wires has potential for reducing the required number of routing sub-cycles. Communication bandwidth can be further increased with pipeline compaction, a technique for overlapping the start and end of long virtual paths with shorter paths traveling in the same direction. A more robust implementation of virtual wires replaces the global barrier imposed by routing phases with a finer granularity of communication scheduling, possible overlapping computation and communication as well. Using the information gained from dependency analysis, one can now predict which portions of the design are active during which parts of the emulation clock cycle. If the FPGA device supports fast partial reconfiguration, this information can be used to implement virtual logic via invocation of hardware subroutines. An even more ambitious direction is event-driven emulation - only send signals which change, only activate (configure) logic when it is needed. Equivalents Those skilled in the art will know, or be able to ascertain using no more than routine experimentation, many equivalents to the specific embodiments of the invention described herein. These and all other equivalents are intended to be encompassed by the following claims.

Claims: CLAIMS The invention claimed is: 1. A reconfigurable electronic system comprising: a plurality of reprogrammable logic modules, each logic module having a plurality of pins for communicating signals between logic modules; inter-module connections between pins of different logic modules; and a configurer for configuring each logic module to define a partition of a specified target circuit with interconnections between the partitions of the target circuit being provided through pins and inter-module connections, a partition of the configured system having a number of interconnections to other partitions that exceeds the number of pins on the logic module and the logic module being configured to communicate through virtual interconnections in a time- multiplexed fashion through at least one pin, the inter-module communications including interconnections which extend through intermediate reconfigurable logic modules. 2. A system as claimed in Claim 1 wherein each logic module comprises an array of interconnected programmable logic cells. _> . A system as claimed in Claim 1 wherein the configurer configures a logic module to form a multiplexer for communicating through virtual interconnections. 4. A system as claimed in Claim 1 wherein the logic modules are configured to operate in phases within a target clock period with inter-module communications being performed within each phase. 5. A system as claimed in Claim 4 wherein the configurer optimizes logic module selection and phase division of the target circuit based on inter-module dependencies. 6. A system as claimed in Claim 4 wherein the target clock period is a clock period of the target circuit which dictates the maximum rate at which signal lines of the target circuit change value and wherein each target clock period comprises a plurality of system clock periods which dictate the maximum rate at which signals in the electronic system change value. 7. A system as claimed in Claim 1, including asynchronous logic hardwired to dedicated pins of the logic modules. 8. A system as claimed in Claim 1 wherein data is accessed from memory elements external to the logic modules. 9. A system as claimed in Claim 1 wherein the logic modules are Field Programmable Gate Arrays (FPGAs) . 10. A system as claimed in Claim 1 wherein each module is a single chip. 11. A system as claimed in Claim 1 wherein the digital system is an emulation system for emulating the target system. 12. A system as claimed in Claim 1 wherein logic modules are configured to include pins dedicated to individual signals. 13. A logic system as claimed in Claim 1 wherein the configurer comprises a partitioner for partitioning the target logic circuit, each partition being configured into a respective logic module. 14. A system as claimed in Claim 13 further comprising a dependency analyzer and a divider for dividing a target clock period into phases during which program logic functions are performed and signals are transmitted between the logic modules, the phase division being a function of partition dependencies and memory assignments. 15. A system as claimed in Claim 13 further comprising a router for configuring the logic modules to route signals between logic modules through intermediate logic modules. 16. A method of compiling a reconfigurable digital system, comprising the steps of: partitioning a target circuit into a plurality of partitions, each partition to be configured into an individual logic module having a plurality of pins; re¬ configuring each logic module to create a partition of the target circuit with virtual interconnections between partitions corresponding to at least one common pin with signals along the virtual interconnections being time-multiplexed through the at least one common pin; and configuring the logic modules to route signals between logic modules through intermediate logic modules. 17. A method as claimed in Claim 16 further comprising the step of dividing a first clock period which dictates the maximum rate at which signal lines within the target circuit change value into phases during which program logic functions are performed and signals are transmitted between logic modules. 18. A reconfigurable logic module comprising: an array of gates reconfigured to define a logic circuit; and gates reconfigured as a multiplexer for receiving a plurality of outputs from the configured gate array and for communicating the received outputs through a single pin in a multiplexed, pipelined fashion. 19. A logic module as claimed in Claim 18 further comprising at least one shift register coupled between the multiplexer and the configured gate array. 20. A logic module as claimed in Claim 19 wherein the shift registers are configured from gates in the logic module. 21. A logic module as claimed in Claim 24 wherein the logic module is a Field Programmable Gate Array (FPGA) . 22. A reconfigurable electronic system comprising: a plurality of reprogrammable logic modules, each logic module having a plurality of pins for communicating signals between logic modules; inter-module connections between pins of different logic modules; and a configurer for configuring each logic module to define a partition of a specified target circuit with interconnections between the partitions of the target circuit being provided through pins and inter-module connections, a partition of the configured system having a number of interconnections to other partitions that exceeds the number of pins on the logic module and the logic module being configured to communicate through virtual interconnections in a time- multiplexed fashion through at least one pin, the electronic system including dedicated pins for providing a predetermined signal.

Inventors: AGARWAL ANANT, BABB JONATHAN, TESSIER RUSSELL, AGARWAL, ANANT, BABB, JONATHAN, TESSIER, RUSSELL
Applicants: AGARWAL ANANT, BABB JONATHAN, MASSACHUSETTS INST TECHNOLOGY, TESSIER RUSSELL, AGARWAL, ANANT, BABB, JONATHAN, MASSACHUSETTS INSTITUTE OF TECHNOLOGY, TESSIER, RUSSELL
Application year: 1994
Main classification: G06F15
IPC codes: G01R31, G06F11, G06F17