Analog multiplier using four-transistor stages

Abstract: A multiplier containing first and second quadritail cells. The first quadritail cell has a first pair of first and second transistors, a second pair of third and fourth transistors, and a first constant current source for driving the first and second pairs. The second quadritail cell has a third pair of fifth and sixth transistors, a fourth pair of seventh and eighth transistors, and a second constant current source for driving the third and fourth pairs. Each of the first to fourth pairs has output ends coupled together. A first input voltage is applied between input ends of the first and fourth transistors and is applied between input ends of the fifth and eighth transistors. A second input voltage is applied between input ends coupled together of the second and third transistors and the input ends coupled together of the sixth and seventh transistors. The output ends of the first and fourth pairs are coupled together to form one of differential output ends, and those of the second and third pairs are coupled together to form the other of the differential output ends thereof. At least one of the first and second input voltages can be expanded in linear range at a low power source voltage such as 3 or 3.3 V.

Description: The present invention relates a multiplier and more particularly, to a multiplier for two analog signals using quadritail circuits formed of bipolar transistors or Metal-Oxide-Semiconductor (MOS) transistors, which is realized on semiconductor integrated circuits. An analog multiplier constitutes a functional circuit block essential for analog signal applications. Recently, semiconductor integrated circuits have been made finer and finer and as a result, their power source voltages have been decreasing from 5 V to 3.3 or 3 V. Under such a circumstance, low-voltage circuits which can be operated at such a low voltage as 3 V has been required to be developed. In the case, the linear ranges of the input voltages of the multipliers need to be wide as much as possible. A Gilbert multiplier cell is well known as a bipolar multiplier. However, the Gilbert multiplier cell has such a structure that bipolar transistor-pairs are provided in a two-stage stacked manner and as a result, it cannot respond to reduction of the operating power source voltage. Besides, the Complementary MOS (CMOS) technology has become recognized to be the optimum process technology for Large Scale Integration (LSI), so that multipliers which can be realized using the CMOS technology have been required. The inventor developed multipliers as shown in Figs 1, 4 and 7 and filed Japanese patent applications about them. With these prior-art multipliers, two squaring circuits are arranged so-called in a line transversely, not in a stack manner, to be driven by the same power source voltage. The circuit configuration was developed based on the fact that the product of first and second input voltages is given by subtracting the square of the difference of the first and second input voltages from the square of the sum thereof. The above prior-art multipliers developed by the inventor were named as "quarter-square multipliers" since the constant "4" of involution contained in the term of the product was changed to "1". First, the prior-art multiplier shown in Fig. 1 is disclosed in the Japanese Non-Examined Patent Publication No. 5 - 94552 (Japanese Patent Application No. 4 - 72629). In Fig. 1, the multiplier includes a first squaring circuit made of bipolar transistors Q1', Q2', Q3' and Q4' and a second squaring circuit made of bipolar transistors Q5', Q6', Q7' and Q8'. In the first squaring circuit, the transistors Q1' and Q2' form a first unbalanced differential pair driven by a first constant current source (current :I 0 ) and the transistors Q3' and Q4' form a second unbalanced differential pair driven by a second constant current source (current: I 0 ). The transistor Q1' is K times in emitter size or area as much as the transistor Q2' and the transistor Q4' is K times in emitter size as much as the transistor Q3'. Emitters of the transistors Q1' and Q2' are connected in common to the first constant current source, and emitters of the transistors Q3' and Q4' are connected in common to the second constant current source. In the second squaring circuit, the transistors Q5' and Q6' form a third unbalanced differential pair driven by a third constant current source (current: I 0 ) and the transistors Q7' and Q8' form a fourth unbalanced differential pair driven by a fourth constant current source (current: I 0 ). The transistor Q5' is K times in emitter size as much as the transistor Q6' and the transistor Q8' is K times in emitter size as much as the transistor Q7'. Emitters of the transistors Q5' and Q6' are connected in common to the third constant current source, and emitters of the transistors Q7' and Q8' are connected in common to the fourth constant current source. Bases of the transistors Q1' and Q3' are coupled together to be applied with a first input voltage V x , and bases of the transistors Q2' and Q4' are coupled together to be applied with a second input voltage V y . Bases of the transistors Q5' and Q7' are coupled together to be applied with the first input voltage V x , and bases of the transistors Q6' and Q8' are coupled together to be applied in opposite phase with the second input voltage V y , or -V y . The transfer characteristics and the transconductance characteristics of the multiplier are shown in Figs. 2 and 3, respectively, where K is e 2 (≒ 7.389). A differential output current ΔI shown in Fig. 2 is defined as the difference of output currents I p and I q shown in Fig. 1, or (I p - I q ). Fig. 2 shows the relationship between the differential output current ΔI and the first input voltage V x with the second input voltage V y as a parameter. Fig. 3 shows the relationship between the transconductance (dΔI/dV x ) and the first input voltage V x with the second input voltage V y as a parameter. Second, the prior-art multiplier developed by the inventor shown in Fig. 4 is disclosed in the Japanese Non-Examined Patent Publication No. 4 - 34673 (1992). In Fig. 4, the multiplier includes a first squaring circuit made of MOS transistors M1', M2', M3' and M4' and a second squaring circuit made of MOS transistors M5', M6', M7' and M8'. In the first squaring circuit, the transistors M1' and M2' form a first unbalanced differential pair driven by a first constant current source (current :I 0 ), and the transistors M3' and M4' form a second unbalanced differential pair driven by a second constant current source (current: I 0 ). The transistor M2' is K times in ratio ( W/L ) of a gate-width W to a gate-length L as much as the transistor M1', and the transistor M3' is K times in ratio ( W/L ) of a gate-width W to a gate-length L as much as the transistor M4'. Sources of the transistors M1' and M2' are connected in common to the first constant current source, and sources of the transistors M3' and M4' are connected in common to the second constant current source. In the second squaring circuit, the transistors M5' and M6' form a third unbalanced differential pair driven by a third constant current source (current: I 0 ), and the transistors M7' and M8' form a fourth unbalanced differential pair driven by a fourth constant current source (current: I 0 ). The transistor M6' is K times in ratio ( W/L ) of a gate-width W to a gate-length L as much as the transistor M5', and the transistor M7' is K times in ratio ( W/L ) of a gate-width W to a gate-length L as much as the transistor M8'. Sources of the transistors M5' and M6' are connected in common to the third constant current source, and sources of the transistors M7' and M8' are connected in common to the fourth constant current source. Gates of the transistors M1' and M3' are coupled together to be applied with a first input voltage V x , and gates of the transistors M2' and M4' are coupled together to be applied in opposite phase with a second input voltage V y , or -V y . Gates of the transistors M5' and M7' are coupled together to be applied with the first input voltage V x , and gates of the transistors M6' and M8' are coupled together to be applied with the second input voltage V y . In Fig. 4, the transconductance parameters of the transistors M1', M4', M5' and M8' are equal to be β, and those of the transistors M2', M3', M6' and M7' are equal to be K β. The transfer characteristics and the transconductance characteristics of the multiplier are shown in Figs. 5 and 6, respectively, where K is 5. A differential output current ΔI shown in Fig. 5 is defined as the difference of output currents I + and I - shown in Fig. 4, or (I + - I - ). Fig. 5 shows the relationship between the differential output current ΔI and the first input voltage V x with the second input voltage V y as a parameter. Fig. 6 shows the relationship between the transconductance (dΔI/dV x ) and the first input voltage V x with the second input voltage V y as a parameter. Third, the prior-art multiplier developed by the inventor shown in Fig. 7 is disclosed in IEICE TRANSACTIONS ON FUNDAMENTALS, Vol. E75-A, No. 12, December, 1992. In Fig. 7, the multiplier includes a first squaring circuit made of MOS transistors M1'', M2'', M3'' and M4'' and a first constant current source (current: I 0 ) for driving the transistors M1'', M2'', M3'' and M4'', and a second squaring circuit made of MOS transistors M5'', M6'', M7'' and M8'' and a second constant current source (current: I 0 ) for driving the transistors M5'', M6'', M7'' and M8''. The transistors M1'', M2'', M3'', M4'', M5'', M6'', M7'' and M8'' are equal in capacity or ratio ( W/L ) of a gate-width W to a gate-length L to each other. The first and second squaring circuits are named as "quadritail circuits" or "quadritail cells", respectively. In the first quadritail circuit, sources of the transistors M1'', M2'', M3'' and M4'' are connected in common to the first constant current source. Drains of the transistors M1'' and M2'' are coupled together and drains of the transistors M3'' and M4'' are coupled together. A gate of the transistor M1'' is applied with a first input voltage V x , and a gate of the transistor M2'' is applied in opposite phase with a second input voltage V y , or -V y . Gates of the transistor M3'' and M4'' are coupled together to be applied with a middle point voltage of the voltage applied between the gates of the transistors M1'' and M2'', or (1/2) (V x + V y ), which is obtained through resistors (resistance: R). Similarly, in the second quadritail circuit, sources of the transistors M5'', M6'', M7'' and M8'' are connected in common to the second constant current source. Drains of the transistors M5'' and M6'' are coupled together and drains of the transistors M7'' and M8'' are coupled together. A gate of the transistor M5'' is applied with the first input voltage V x , and a gate of the transistor M6'' is applied with the second input voltage V y . Gates of the transistor M7'' and M8'' are coupled together to be applied with a middle point voltage of the voltage applied between the gates of the transistors M5'' and M6'', or (1/2)(V x -V y ), which is obtained through resistors (resistance: R). Between the first and second quadritail circuits, the drains coupled together of the transistors M1'' and M2'' and the drains coupled together of the transistors M7'' and M8'' are further coupled together to form one of differential output ends of the multiplier. The drains coupled together of the transistors M3'' and M4'' and the drains coupled together of the transistors M5'' and M6'' are further coupled together to form the other of the differential output ends thereof. The transfer characteristics and the transconductance characteristics of the multiplier are shown in Figs. 8 and 9, respectively. A differential output current ΔI shown in Fig. 8 is defined as the difference of output currents I P and I Q shown in Fig. 7, or (I P -I Q ). Fig. 8 shows the relationship between the differential output current ΔI and the fist input voltage V x with the second input voltage V y as a parameter. Fig. 9 shows the relationship between the transconductance (dΔI/dV x ) and the first input voltage V x with the second input voltage V y as a parameter. Fourth, the prior-art multiplier shown in Fig. 10 was developed by Wang, which is disclosed in IEEE journal of Solid-State Circuits, Vol. 26, No. 9, September, 1991. The circuit in Fig. 10 is modified by the inventor to clarify its characteristics. In Fig. 10, the multiplier includes one quadritail circuit made of MOS transistors M1''', M2''', M3''' and M4''' and a constant current source (current: I 0 ) for driving the transistors M1'', M2'', M3'' and M4''. The transistors M1''', M2''', M3''' and M4''' are equal in capacity ( W/L ) to each other. Sources of the transistors M1''', M2''', M3''' and M4''' are connected in common to the constant current source. Drains of the transistors M1''' and M4''' are coupled together to form one of differential output ends of the multiplier, and drains of the transistors M2''' and M3''' are coupled together to form the other of the differential output ends thereof. A gate of the transistor M1''' is applied with a first input voltage (1/2)V x based on a reference point, and a gate of the transistor M2''' is applied in opposite phase with the first input voltage V x , or -V x based on the reference point. A gate of the transistor M3''' is applied with a voltage of the half difference of the first input voltage and a second input voltage, or (1/2)(V x - V y ). A gate of the transistor M4''' is applied with the voltage (1/2)(V x - V y ) in opposite phase, or (-1/2)(V x - V y ). The transfer characteristics and the transconductance characteristics of the multiplier, which were obtained through analysis by the inventor, are shown in Figs. 11 and 12, respectively. A differential output current ΔI shown in Fig. 11 is defined as the difference of output currents I L and I R shown in Fig. 10, or (I L -I R ). Fig. 11 shows the relationship between the differential output current ΔI and the first input voltage V x with the second input voltage V y as a parameter. Fig. 12 shows the relationship between the transconductance (dΔI/dV x ) and the first input voltage V x with the second input voltage V y as a parameter. The prior-art multiplier formed of bipolar transistors shown in Fig. 1 has input voltage ranges of superior linearity which is substantially equal to those of the Gilbert multiplier cell. The prior-art multipliers shown in Fig. 4, 7 and 10, each of which is MOS transistors, have input voltage ranges of superior linearity comparatively wider than those of the Gilbert multiplier cell, respectively. However, when operating at a low power source voltage such as 3 or 3.3 V, input voltage ranges of superior linearity cannot be expanded in all of the prior-art multipliers. Accordingly, an object of the present invention is to provide an analog multiplier in which at least one of two input voltages to be multiplied can be expanded in superiorly linear range compared with those of the prior-art multipliers even if operating at a low power source voltage such as 3 or 3.3 V. A multiplier according to the present invention is specified in claims 1 and 5 and has first and second quadritail circuits. The first quadritail cell contains a first pair of first and second transistors whose capacities are the same and whose output ends are coupled together, a second pair of third and fourth transistors whose capacities are the same and whose output ends are coupled together, and a first constant current source for driving the first and second differential pairs. The second quadritail cell contains a third pair of fifth and sixth transistors whose capacities are the same and whose output ends are coupled together, a fourth pair of seventh and eighth transistors whose capacities are the same and whose output ends are coupled together, and a second constant current source for driving the third and fourth differential pairs. In the first quadritail cell, a first input voltage is applied between input ends of the first and fourth transistors, and input ends of the second and third transistors are coupled together. In the second quadritail cell, the first input voltage is applied between input ends of the fifth and eighth transistors, and input ends of the sixth and seventh transistors are coupled together. A second input voltage is applied between the input ends coupled of the second and third transistors and the input ends coupled of the sixth and seventh transistors. The output ends coupled together of the first differential pair and those coupled together of the fourth differential pair are coupled together to form one of output ends of the multiplier. The output ends coupled together of the second differential pair and those coupled together of the third differential pair are coupled together to form the other of the output ends thereof. The first to eighth transistors are either bipolar transistors or MOS transistors. Here, the "capacity" of the transistor means an emitter size of emitter area in bipolar transistors, and it means a ratio ( W/L ) of a gate-width and a gate-length in MOS transistors. With the multiplier according to the present invention, there are provided with the first and second quadritail circuits, and the first to fourth differential pairs forming the both quadritail circuits are arranged so-called in a line transversely, not in a stack manner, to be driven by the same power source voltage. As a result, the multiplier of the present invention can be operated at a low power source voltage such as 3 or 3.3 V. Also, the first transistor of the first pair and the fourth transistor of the second pair compose a first differential pair, and the second transistor of the first pair and the third transistor of the second pair also compose a second differential pair. Similarly, the fifth transistor of the third pair and the eighth transistor of the fourth pair compose a third differential pair, and the sixth transistor of the third pair and the seventh transistor of the fourth pair compose a fourth differential pair. Further, the output ends coupled together of the first quadritail cell and those coupled together of the second quadritail cell are respectively coupled together in opposite phase, that is, they are cross-coupled. As a result, at least one of the first and second input voltages can be expanded in superiorly linear range at a low power source voltage such as 3 or 3.3 V. In a preferred embodiment, the first to eighth transistors are bipolar transistors, each of which has a resistor connected to the corresponding emitter. In another preferred embodiment, the first to eighth transistors are bipolar transistors, each of which has at least one diode connected to the corresponding emitter. In these preferred embodiments, there is an additional advantage that at least one of the input voltages can be further expanded in superiorly linear range. Fig. 1 is a circuit diagram showing a first example of the prior-art multipliers. Fig. 2 shows the transfer characteristics of the prior-art multiplier shown in Fig. 1. Fig. 3 shows the output characteristics of the prior-art multiplier shown in Fig. 1. Fig. 4 is a circuit diagram showing a second example of the prior-art multipliers. Fig. 5 shows the transfer characteristics of the prior-art multiplier shown in Fig. 4. Fig. 6 shows the output characteristics of the prior-art multiplier shown in Fig. 4. Fig. 7 is a circuit diagram showing a third example of the prior-art multipliers. Fig. 8 shows the transfer characteristics of the prior-art multiplier shown in Fig. 7. Fig. 9 shows the output characteristics of the prior-art multiplier shown in Fig. 7. Fig. 10 is a circuit diagram showing a fourth example of the prior-art multipliers. Fig. 11 shows the transfer characteristics of the prior-art multiplier shown in Fig. 10. Fig. 12 shows the output characteristics of the prior-art multiplier shown in Fig. 10. Fig. 13 is a circuit diagram of a multiplier according to a first embodiment of the present invention. Fig. 14 shows the transfer characteristics of the multiplier of the first embodiment shown in Fig. 13, in which the relationship between the differential output current ΔI B and the first input voltage V x is shown with the second input voltage V y as a parameter. Fig. 15 shows the transfer characteristics of the multiplier of the first embodiment shown in Fig. 13, in which the relationship between the differential output current ΔI B and the second input voltage V y is shown with the first input voltage V x as a parameter. Fig. 16 shows the transconductance characteristics of the multiplier of the first embodiment shown in Fig. 13, in which the relationship between the transconductance (dΔI B /dV x ) and the first input voltage V x with the second input voltage V y as a parameter. Fig. 17 shows the transconductance characteristics of the multiplier of the first embodiment shown in Fig. 13, in which the relationship between the transconductance (dΔI B /dV y ) and the second input voltage V y with the first input voltage V x as a parameter. Fig. 18 is a circuit diagram of a multiplier according to a second embodiment of the present invention. Fig. 19 shows the transfer characteristics of the multiplier of the second embodiment shown in Fig. 18, in which the relationship between the differential output current ΔI M and the first input voltage V x is shown with the second input voltage V y as a parameter. Fig. 20 shows the transfer characteristics of the multiplier of the second embodiment shown in Fig. 18, in which the relationship between the differential output current ΔI M and the second input voltage V y is shown with the first input voltage V x as a parameter. Fig. 21 shows the transconductance characteristics of the multiplier of the second embodiment shown in Fig. 18, in which the relationship between the transconductance (dΔI M /dV x ) and the first input voltage V x with the second input voltage V y as a parameter. Fig. 22 shows the transconductance characteristics of the multiplier of the second embodiment shown in Fig. 18, in which the relationship between the transconductance (dΔI M /dV y ) and the second input voltage V y with the first input voltage V x as a parameter. Fig. 23 is a circuit diagram of a multiplier according to a third embodiment of the present invention. Fig. 24 is a circuit diagram of a multiplier according to a fourth embodiment of the present invention. Preferred embodiments of the present invention will be described below referring to Figs. 13 to 24. [First Embodiment] Figs. 13 to 17 show a multiplier according to a first embodiment of the present invention, which is composed of bipolar transistors. In Fig. 13, four bipolar transistors Q1, Q2, Q3 and Q4 and a first constant current source 1 (current: I 0 ) for driving the transistors Q1, Q2, Q3 and Q4 constitute a first quadritail cell. Four bipolar transistors Q5, Q6, Q7 and Q8 and a second constant current source 2 (current: I 0 ) for driving the transistors Q5, Q6, Q7 and Q8 constitute a second quadritail cell. These eight transistors Q1, Q2, Q3, Q4, Q5, Q6, Q7 and Q8 have the same emitter area. In the first quadritail cell, the transistors Q1 and Q3 compose a first pair whose output ends or collectors are coupled together, and the transistors Q2 and Q4 compose a second pair whose output ends or collectors are coupled together. Emitters of the transistors Q1, Q2, Q3 and Q4 are connected in common to the first constant current source 1. Bases of the transistors Q3 and Q4 are coupled together. A first input voltage V x to be multiplied is applied across bases of the transistors Q1 and Q2. A second input voltage V y to be multiplied is applied to the bases coupled together of the transistors Q3 and Q4 in negative phase. In the second quadritail cell, the transistors Q5 and Q7 compose a third pair whose output ends or collectors are coupled together, and the transistors Q6 and Q8 compose a fourth pair whose output ends or collectors are coupled together. Emitters of the transistors Q5, Q6, Q7 and Q8 are connected in common to the second constant current source 2. Bases of the transistors Q7 and Q8 are coupled together. The first input voltage V x is applied across bases of the transistors Q5 and Q6. The second input voltage V y is applied to the bases coupled together of the transistors Q7 and Q8 in positive phase. Between the first and second quadritail circuits, the collectors coupled together of the transistors Q1 and Q3 and the collectors coupled together of the transistors Q6 and Q8 are further coupled together to form one of differential output ends of the multiplier. The collectors coupled together of the transistors Q2 and Q4 and the collectors of the transistors Q5 and Q7 are further coupled together to form the other of the differential output ends thereof. In other words, the output end of the first pair of the transistors Q1 and Q3 and that of the fourth pair of the transistors Q6 and Q8, which are in opposite phase to each other, are coupled together. Similarly, the output end of the second pair of the transistors Q2 and Q4 and that of the third pair of the transistors Q5 and Q7, which are in opposite phase to each other, are coupled together. This means that the output ends of the first and fourth pairs are cross-coupled, and those of the second and third pairs are also cross-coupled. Load resistors (resistance: R L ) 3 and 4 are connected to the differential output ends of the multiplier, respectively. A power source voltage V CC is applied through the load resistor 3 to the first and fourth pairs, and it is applied through the load resistor 4 to the second and third pairs. The second input voltage V y is applied across the bases coupled together of the transistors Q7 and Q8 and the bases coupled together of the transistors Q3 and Q4. With the multiplier having the above-described configuration, we suppose that the transistors Q1, Q2, Q3, Q4, Q5, Q6, Q7 and Q8 are matched in characteristic and the base-width modulation can be ignored. Then, collector currents I C1 , I C2 , I C3 and I c4 of the respective transistors Q1, Q2, Q3 and Q4 can be expressed as the following equations 1, 2 and 3, respectively. In the equations 1, 2 and 3, V T is the thermal voltage of the transistors Q1 to Q4 defined as V T = kT/q where k is the Boltzmann's constant, T is absolute temperature in degrees Kelvin and q is the charge of an electron. Also, I S is the saturation current, V R is a direct current (dc) component of the first input voltage, and V A is a common emitter voltage of the transistors Q1, Q2, Q3 and Q4 of the first quadritail cell. A tail current of the first quadritail cell satisfies the following equation. I C1 + I C2 + I C3 + I C4 = α F I 0 where α F is the dc common-base current gain factor of the transistors. The common term I S ·exp{(V R - V A )/V T } contained in the equations 1, 2 and 3 is given as the following equation 5 by solving the equations 1 to 4. Similarly, the same equations are obtained about the second quadritail cell of the transistors Q5 to Q8, so that a differential output current ΔI B is given as the following equation 6, where I C5 , I C6 , I C7 and I C8 are collector currents of the respective transistors Q5, Q6, Q7 and Q8 . From the equation 6, it is seen that the multiplier has a limiting characteristic concerning the second input voltage V y while it does not have a limiting characteristic concerning the first input voltage V x . The transfer characteristics of the multiplier of the first embodiment concerning the first and second input voltage V x and V y are shown in Figs. 14 and 15, respectively. Fig. 14 shows the relationship between the differential output current ΔI B and the first input voltage V x with the second input voltage V y as a parameter. Fig. 15 shows the relationship between the differential output current ΔI B and the second input voltage V y with the first input voltage V x as a parameter. As seen from Figs. 14 and 15, the second input voltage V y is wider in superiorly linear range while the first input voltage V x is substantially equal in superiorly linear range to that in Fig. 2. This means that the multiplier of the first embodiment is improved in a superiorly linear range of the second input voltage V y . The transconductance characteristics of the multiplier can be given by differentiating the differential output current ΔI B by the first or second input voltage V x or V y in the equation 6 as shown in the following equations 7 and 8, respectively. The transconductance characteristics obtained from the equations 7 and 8 are shown in Figs. 16 and 17. Fig. 16 shows the relationship between the transconductance and the first input voltage V x with the second input voltage V y as a parameter. Fig. 17 shows the relationship between the transconductance and the second input voltage V y with the first input voltage V x as a parameter. [Second Embodiment] Fig. 18 shows a multiplier according to a second embodiment of the present invention, which is equivalent to a circuit obtained by replacing the bipolar transistors Q1, Q2, Q3, Q4, Q5, Q6, Q7 and Q8 with MOS transistors M1, M2, M3, M4, M5, M6, M7 and M8, respectively. In Fig. 18, the MOS transistors M1, M2, M3 and M4 and a first constant current source 5 (current: I 0 ) for driving the transistors M1, M2, M3 and M4 constitute a first quadritail cell, and four MOS transistors M5, M6, M7 and M8 and a second constant current source 6 (current: I 0 ) for driving the transistors M5, M6, M7 and M8 constitute a second quadritail cell. These eight transistors M1, M2, M3, M4, M5, M6, M7 and M8 have the same capacity or a ratio ( W/L ) of a gate-width W and a gate-length L . In the first quadritail cell, the transistors M1 and M3 compose a first pair whose output ends or drains are coupled together, and the transistors M2 and M4 compose a second pair whose output ends or drains are coupled together. Sources of the transistors M1, M2, M3 and M4 are connected in common to the first constant current source 5. Gates of the transistors M3 and M4 are coupled together. A first input voltage V x to the multiplier is applied across gates of the transistors M1 and M2. A second input voltage V y to the multiplier is applied to the gates coupled together of the transistors M3 and M4 in negative phase. In the second quadritail cell, the transistors M5 and M7 compose a third pair whose output ends or drains are coupled together, and the transistors M6 and M8 compose a fourth pair whose output ends or drains are coupled together. Sources of the transistors M5, M6, M7 and M8 are connected in common to the second constant current source 6. Gates of the transistors M7 and M8 are coupled together. The first input voltage V x is applied across gates of the transistors M5 and M6. The second input voltage V y is applied to the gates coupled together of the transistors M7 and M8 in positive phase. Between the first and second quadritail circuits, the drains coupled together of the transistors M1 and M3 and the drains coupled together of the transistors M6 and M8 are further coupled together to form one of differential output ends of the multiplier. The drains coupled together of the transistors M2 and M4 and the drains of the transistors M5 and M7 are further coupled together to form the other of the differential output ends. In other words, the output end of the first pair of the transistors M1 and M3 and that of the fourth pair of the transistors M6 and M8, which are in opposite phase to each other, are coupled together. Similarly, the output end of the second pair of the transistors M2 and M4 and that of the third pair of the transistors M5 and M7, which are in opposite phase to each other, are coupled together. This means that the output ends of the first and fourth pairs are cross-coupled, and those of the second and third pairs are also cross-coupled. Load resistors (resistance: R L ) 7 and 8 are connected to the differential output ends of the multiplier, respectively. A power source voltage V CC is applied through the load resistor 7 to the first and fourth pairs, and is applied through the load resistor 8 to the second and third pairs. The second input voltage V y is applied across the gates coupled together of the transistors M7 and M8 and the gates coupled together of the transistors M3 and M4. With the multiplier of the second embodiment, we suppose that the transistors M1, M2, M3, M4, M5, M6, M7 and M8 are matched in characteristic and operating in the saturation regions, and the channel-length modulation can be ignored. Also, we suppose that drain currents of these transistors and gate-source voltages thereof have the square-law characteristics, respectively. The drain currents I D1 , I D2 , I D3 and I D4 of the transistors M1, M2, M3 and M4 of the first quadritail cell can be expressed as the following equations 9, 10 and 11, respectively. I D1 = β ( V R - V A + 1 2 V x - V TH ) 2 ( V R - V A + 1 2 V X ≥ V TH ) I D2 = β ( V R - V A - 1 2 V x - V TH ) 2 ( V R - V A - 1 2 V Y ≥ V TH ) I D3 = I D4 = β ( V R - V A - 1 2 V y - V TH ) 2 ( V R - V A - 1 2 V Y ≥ V TH ) In the equations 9, 10 and 11, β is the transconductance parameter of these MOS transistors. Here, β is expressed as µ(C OX /2)(W/L) where µ is the effective carrier mobility, C OX is the gate oxide capacitance per unit area, and W and L are a gate-width and a gate-length of these transistors, respectively. Also, V TH is the threshold voltage and V R is a dc component of the first input voltage V x , and V A is the common source voltage of the transistors of the first quadritail cell. A tail current of the first quadritail cell is expressed as the following equation 12. I D1 + I D2 + I D3 + I D4 = I 0 Similarly, the same equations are obtained about the transistors M5, M6, M7 and M8 of the second quadritail cell, so that a differential output current ΔI M is given as the following equation 13, 14, 15, 16, 17 and 18, where I D1 , I D2 , I D3 and I D4 are drain currents of the transistors M5, M6, M7 and M8. From the equations 13 to 18, it is seen that when each of the MOS transistors has the square-law characteristic, the multiplier of the second embodiment has an ideal multiplication characteristic within the input voltage ranges where all of the MOS transistors M1 to M8 do not cut-off. It is also seen that the multiplication characteristic of the multiplier deviates from the ideal one according to increase of the input voltages due to cut-off of the transistors. The transfer characteristics of the multiplier of the second embodiment concerning the first and second input voltage V x and V y are shown in Figs. 19 and 20, respectively, which are obtained from the equations 13 to 18. Fig. 19 shows the relationship between the differential output current ΔI M and the first input voltage V x with the second input voltage V y as a parameter. Fig. 20 shows the relationship between the differential output current ΔI M and the second input voltage V y with the first input voltage V x as a parameter. In Figs. 19 and 20, the input voltages V x and V y are normalized by (I 0 /β) 1/2 . As seen from Figs. 19 and 20, both of the first and second input voltages V x and V y are remarkably wide in superiorly linear range. The superiorly linear range of the second input voltage V y exceeds one (1) in normalized value, or (I 0 /β) 1/2 , which is especially improved. This means that the first and second input voltage ranges can be largely improved in the multiplier of the second embodiment. The transconductance characteristics of the multiplier, which is given by differentiating the differential output current ΔI M by the first or second input voltage V x or V y in the equations 13 to 18 are given as the following equations 19 to 24. [Third Embodiment] Fig. 23 shows a multiplier according to a third embodiment of the present invention, which is the same in configuration to the multiplier of the first embodiment other than that each of the bipolar transistors Q1, Q2, Q3, Q4, Q5, Q6, Q7 and Q8 has a resistor for degeneration at its emitter. The emitters of the transistors Q1, Q2, Q3 and Q4 are connected in common to the first constant current source 1 through the resistors whose resistance are equal to be R E , respectively. The emitters of the transistors Q5, Q6, Q7 and Q8 are connected in common to the second constant current source 2 through the resistors whose resistance are equal to be R E , respectively. In the multiplier of the third embodiment, there is an additional advantage that the first and second input voltages V x and V y can be made wider in superiorly linear range than the first embodiment when the "degeneration value" is appropriately determined. Here, the "degeneration value" is defined as a product R E ·I 0 of the resistance value R 0 of the respective resistors and the current value I 0 of the respective constant current sources 1 and 2. [Fourth Embodiment] Fig. 24 shows a multiplier according to a fourth embodiment of the present invention, which is the same in configuration to the multiplier of the first embodiment other than that each of the bipolar transistors Q1, Q2, Q3, Q4, Q5, Q6, Q7 and Q8 has a diode for input-voltage division at its emitter. The emitters of the transistors Q1, Q2, Q3 and Q4 are connected in common to the first constant current source 1 through diodes D 1 , D 2 , D 3 and D 4 , respectively. The emitters of the transistors Q5, Q6, Q7 and Q8 are connected in common to the second constant current source 2 through diodes D 5 , D 6 , D 7 and D 8 , respectively. In the multiplier of the fourth embodiment, similar to the third embodiment, the first and second input voltages V x and V y can be made two times in superiorly linear range as wide as those of the first embodiment while the operating power source voltage is required to be a little higher. A bipolar transistor is employed as each diode in general, so that the operating power source voltage needs to be higher by the base-emitter voltage V BE of the bipolar transistor, or approximately 0.7 V. However, the operating power source voltage of the fourth embodiment can be made lower than that of the Gilbert multiplier cell since the operating ranges of the first and second input voltages V x and V y do not need to be determined separately like the Gilbert multiplier cell. Therefore, also in the fourth embodiment, the input voltage ranges can be enlarged with a low power source voltage. Here, one diode is inserted to each transistor, however, n in number of diodes connected in series may be inserted thereto where n is a natural number. In this case, there arises an additional advantage that the operating input voltage ranges can be increased to be ( n + 1) times as wide as those (see Figs. 14 and 15) of the first embodiment while the operating power source voltage needs to be higher by a voltage of ( n x V BE ). As described above, in the multipliers of the first to fourth embodiments, at least one of the first and second input voltages V x and V y to be multiplied can be expanded in superiorly linear range compared with those of the prior-art multipliers even if operating at a low power source voltage such as 3 or 3.3 V.

Claims: An analog multiplier comprising: a first quadritail circuit; said first quadritail circuit containing a first pair of first and second bipolar transistors (Q 1 , Q 3 ) whose emitter sizes of the emitter area are the same and whose collectors are coupled together, a second pair of third and fourth bipolar transistors (Q 2 , Q 4 ) whose emitter sizes of the emitter area are the same and whose collectors are coupled together, and a first constant current source (1) for driving said first and second pairs; the emitters of said first, second, third and fourth transistors being connected in common to said first constant current source (1); a second quadritail circuit; said second quadritail circuit containing a third pair of fifth and sixth bipolar transistors (Q 5 , Q 7 ) whose emitter sizes of the emitter area are the same and whose collectors are coupled together, a fourth pair of seventh and eighth bipolar transistors (Q 6 , Q 8 ) whose emitter sizes of the emitter area are the same and whose collectors are coupled together, and a second constant current source (2) for driving said third and fourth pairs; the emitters of said fifth, sixth, seventh and eighth transistors being connected in common to said second constant current source (2); the bases of said first and fifth transistors (Q 1 , Q 5 ) being connected together and the bases of said fourth and eighth transistors (Q 2 , Q 6 ) being connected together; a first input voltage (V x ) being applied between these connected bases; the bases of said second and third transistors (Q 3 , Q 4 ) being coupled together and the bases of said sixth and seventh transistors (Q 7 , Q 8 ) being coupled together; a second input voltage (V y ) being applied between said bases coupled together of said second and third transistors (Q 3 , Q 4 ) and said bases coupled together of said sixth and seventh transistors (Q 7 , Q 8 ); said collectors coupled together of said first and second transistors (Q 1 , Q 3 ) and said collectors coupled together of said seventh and eighth transistors (Q 6 , Q 8 ) being coupled together to form one of differential output ends of said multiplier; and said collectors coupled together of said third and fourth transistors (Q 2 , Q 4 ) and said collectors coupled together of said fifth and sixth transistors (Q 5 , Q 7 ) being coupled together to form the other of said differential output ends thereof. The multiplier as claimed in claim 1, wherein each of said first, second, third and fourth transistors (Q 1 , Q 3 , Q 2 , Q 4 ) has a resistor (R E ) connected to said corresponding emitter, and said emitters of said first, second, third and fourth transistors are connected in common to said first constant current source (1) through said respective resistors (R E ); and each of said fifth, sixth, seventh and eighth transistors (Q 5 , Q 7 , Q 6 , Q 8 ) has a resistor (R E ) connected to said corresponding emitter, and said emitters of said fifth, sixth, seventh and eighth transistors are connected in common to said second constant current source (2) through said respective resistors (R E ). The multiplier as claimed in claim 1, wherein each of said first, second, third and fourth transistors (Q 1 , Q 3 , Q 2 , Q 4 ) has a diode (D 1 , D 3 , D 2 , D 4 ) connected to said corresponding emitter, and said emitters of said first, second, third and fourth transistors are connected in common to said first constant current source (1) through said respective diodes; and each of said fifth, sixth, seventh and eighth transistors (Q5, Q7, Q6, Q8) has a diode (D 5 , D 7 , D 6 , D 8 ) connected to said corresponding emitter, and said emitters of said fifth, sixth, seventh and eighth transistors are connected in common to said second constant current source (2) through said respective diodes. The multiplier as claimed in claim 1, 2, or 3, wherein load resistors (3, 4) are connected to said differential output ends, respectively, and an output voltage is extracted from said differential output ends. An analog multiplier comprising: a first quadritail circuit; said first quadritail circuit containing a first pair of first and second MOS transistors (M 1 , M 3 ) whose ratios (W/L) of a gate-width and a gate-length are the same and whose drains are coupled together, a second pair of third and fourth MOS transistors (M 2 , M 4 ) whose ratios (W/L) of a gate-width and a gate-length are the same and whose drains are coupled together, and a first constant current source (5) for driving said first and second pairs; the sources of said first, second, third and fourth transistors being connected in common to said first constant current source (5); a second quadritail circuit; said second quadritail circuit containing a third pair of fifth and sixth MOS transistors (M 5 , M 7 ) whose ratios (W/L) of a gate-width and a gate-length are the same and whose drains are coupled together, a fourth pair of seventh and eighth MOS transistors (M 6 , M 8 ) whose ratios (W/L) of a gate-width and a gate-length are the same and whose drains are coupled together, and a second constant current source (6) for driving said third and fourth pairs; the sources of said fifth, sixth, seventh and eighth transistors being connected in common to said second constant current source (6); characterized by the gates of said first and fifth transistors (M 1 , M 5 ) being connected together and the gates of said fourth and eighth transistors (M 2 , M 6 ) being connected together; a first input voltage (V x ) being applied between these connected gates; the gates of said second and third transistors (M 3 , M 4 ) being coupled together and the gates of said sixth and seventh transistors (M 7 , M 8 ) being coupled together; a second input voltage (V y ) being applied between said gates coupled together of said second and third transistors (M 3 , M 4 ) and said gates coupled together of said sixth and seventh transistor (M 7 , M 8 ); said drains coupled together of said first and second transistors (M 1 , M 3 ) and said drains coupled together of said seventh and eighth transistors (M 6 , M 8 ) being coupled together to form one of differential output ends of said multiplier; and said drains coupled together of said third and fourth transistors (M 2 , M 4 ) and said drains coupled together of said fifth and sixth transistors (M 5 , M 7 ) being coupled together to form the other of said differential output ends thereof. The multiplier as claimed in claim 5, wherein load resistors (3, 4) are connected to said differential output ends, respectively, and an output voltage is extracted from said differential output ends.

Inventors: KIMURA KATSUJI, KIMURA, KATSUJI, KIMURA, KATSUJI, C/O NEC CORPORATION
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1994
Main classification: G06G7
IPC codes: G06G7