System for, and method of, displaying information from a graphics memory and a video memory on a display monitor

Abstract: A display memory respectively stores, in first and second portions, digital graphics data for display in a video monitor and digital video data for display in a window in the monitor. The digital video data is transferred from the display memory to a shift register at a rate different from the pixel clock and from the shift register at a clock rate that may be lower than the pixel clock rate. The video data may be stored in a luminance and chrominance format and may be converted by a color space converter to 3 bytes representing the primary colors red, green and blue. The video pixels may then be interpolated to expand the number of video pixels. The shift register operation may be synchronized with such expansion so that data is not passed from the shift register until the expansion of previous data from the shift register has been completed. Video window logic provides for the passage of the graphics pixels through a digital multiplexer at the graphics clock rate at the monitor positions outside the window and the video pixels from the shift register through the colorspace converter and the interpolator at the monitor positions within the window. The graphics data may be delayed by a delay corresponding to that of the color space converter and the interpolator. The digital data passing through the multiplexer are latched at the graphics clock rate and are then converted to analog signals for display as a color image on the video monitor.

Description: This invention relates to apparatus for, and methods of, displaying color images on a video monitor. More particularly, the invention relates to apparatus for, and methods of, displaying a graphics color image and digital video color image on a video monitor, the video color image being displayed in a window on the video monitor. Personal computers and work stations provide color image displays on a video monitor. In recent years, the designs of the personal computers and work stations have been advanced such that more than one image has been simultaneously displayed on the video monitor. For example, a first image has been displayed at a primary portion of the video monitor and a second image has been displayed in a small portion of the video monitor known as a window. The first image has been a digital graphics image stored in a first display memory, generally consisting of eight (8) planes of data. The second image has been a digital video image stored in a second display memory generally consisting of sixteen (16) planes of color data. The cost of the one (1) megabyte display memory for the graphics information has been approximately forty dollars ($40) and the cost of the two (2) megabyte display memory for the video information has been approximately eighty dollars ($80) since the video memory has had twice as many planes as the graphics memory. In EP-A2-0 384 419, it is described how to process television data to be displayed on a graphics screen. The television data is mapped into a window on said graphics screen, wherein the size of said window is predetermined by a multi-window environment. The television signal is first decoded and processed. Finally, before displaying the television data on said graphics screen, it is loaded into a high resolution frame buffer. The digital video data stored in the video memory has been processed at the same frequency as the digital graphics pixels stored in the graphics memory. Generally this processing has been at the graphics clock rate. This has required the video data to be at the graphics clock rate. This is so even though the frequency components of the video image data are generally lower than the graphics image frequency. In EP-A2-0 384 257, it is described to synchronise a standard television video on a high resolution graphics monitor. Therefore, a video memory is used to store television video data, graphics data and audio data. Said video memory comprises a dual port VRAM, receiving at its primary port television video data which is read out at the secondary port of said VRAM in synchronisation with said high resolution graphics monitor. A switching mechanism is selecting television or high resolution graphics data for display on said graphics monitor. As will be seen, the systems of the prior art have had certain significant limitations. One limitation has been the cost of providing two (2) different memories, particularly the cost of the video display memory since its cost has been twice that of the graphics display memory. Another limitation has been the need to digitize the video data at the graphics clock frequency. The limitations discussed in the previous paragraph have been appreciated for some time. A significant effort has been made, and significant amounts of money have been expended in such effort, to provide a system which will overcome such limitations. In spite of such effort and such expenditures of money, a satisfactory system to overcome such limitations in simultaneously displaying a graphics image and a video image on a display monitor has not been provided. In one embodiment of the invention, a display memory respectively stores, in first and second portions, digital graphics pixels for display in a video monitor and digital video data for display in a window in the monitor. The video data is transferred from the display memory to a shift register at a transfer clock rate different from (e.g. higher than) the pixel clock rate and out of the shift register at an output clock rate different from (e.g. lower than) the pixel clock rate. The digital video data may indicate luminance and chrominance and may be converted by a color space converter to pixels representing the primary colors red, green and blue. The video pixels may then be interpolated to expand the number of video pixels. The shift register operation may be synchronized with such interpolation so that data is not output from the shift register until the interpolation of previous data from the shift register has been completed. Video window logic provides for the passage through a multiplexer at the graphics clock rate of the graphics pixels at the monitor pixel positions outside the window and the video pixels from the shift register through the colorspace converter and the interpolator at the monitor pixel positions within the window. The graphics pixels may be delayed by a time corresponding to the video data delay through the color space converter and the interpolator. The multiplexed data passing through the multiplexer are latched at the graphics clock rate and are then converted to analog form by a digital-to-analog converter for display as a color image on the video monitor. In the drawings: Figure 1 is a schematic block diagram of a prior art system for storing a video image on a first display memory and a graphics image on a second display memory and for displaying the graphics image as a primary image at a video monitor and the video image at a window in the video monitor; Figure 2 is a schematic diagram of the face of a video monitor for displaying the graphics and video images and illustrates a window on the face of the video monitor for displaying the video image; Figure 3 is a schematic block diagram of a system constituting one embodiment of this invention for displaying a graphics image as a primary image on a face of the video monitor and a video image at a window on such face; Figure 4 is a chart illustrating how binary data representing luminance and the two (2) components of chrominance may be recorded in a compressed format for the digital video image stored in a portion of the display memory shown in Figure 3; Figure 5 is a chart illustrating how the compressed binary data from the chart shown in Figure 4 may be expanded to reconstruct the color information for display at a window on the face of a video monitor; Figure 6 is a chart illustrating how binary indications representing luminance and the two (2) components of chrominance may be recorded, in an even more compressed form than in the chart shown in Figure 4, in a portion of the display memory shown in Figure 3; and Figure 7 is a chart illustrating how the highly compressed binary data from the chart shown in Figure 6 may be expanded to reconstruct the color information for display at a window on the face of a video monitor. Figure 2 illustrates a face 10 of a video monitor 12 for displaying a visual image. The visual image may primarily be displayed on the face 10 of the video monitor 12 from a graphics memory but a video image may be displayed in a window 14 on the face of the video monitor from a video memory. It will be appreciated that more than one (1) window 14 may be displayed on the face 10 of the video monitor 12. The image in the window 14 may or may not be related to the primary image from the graphics memory. Figure 1 is a schematic block diagram of a prior art system for displaying on the face 10 of the video monitor 12 a graphics image recorded in a display memory 16 and for displaying, in the window 14 on the face 10, a video image recorded in a display memory 18. The display memory 16 may be a conventional one (1) megabyte memory. The memory 16 may have eight (8) planes to record one byte per pixel, each byte having eight (8) binary bits. The memory 18 may require two (2) megabytes. The memory 18 may have sixteen (16) planes to record two bytes per pixel, each byte also having eight (8) binary bits. Each of the display memories 16 and 18 may record information for ten hundred and twenty four (1024) pixels in a horizontal line on the face 10 of the video monitor 12 and for seven hundred and sixty eight (768) horizontal lines on such face. The graphics data in the display memory 16 may be recorded in a form where a separate byte records information for each primary color. Thus, separate bytes for the primary colors red, green and blue may be required for each individual pixel. Alternatively, two (2) bytes of indications may be used for the three (3) primary colors in a 5:5:5 pattern of binary bits or in a 5:6:5 pattern of binary bits. In all of such formats, the colors stored represent true colors in the graphics image. Alternately, a single byte of eight (8) binary bits may represent only two hundred and fifty six (256) possible colors to be selected from a different position in a color palette or lookup table 19. A different palette output color is stored in three bytes at each of the individual positions of the color palette 19. For example, the output color stored at each individual position in the color palette 19 may provide eight (8) bits representing the primary color red, eight (8) bits representing the primary color blue and eight (8) bits representing the primary color green. The three (3) color bytes stored at each individual position in the color palette 19 represent true colors. The digital video data stored in the display memory 18 may provide luminance and chrominance information. The two bytes of stored data for each input video pixel may include a plurality of binary bits providing luminance information and two (2) pluralities of binary bits respectively providing information relating to two (2) separate components of chrominance. These components of chrominance may have a quadrature relationship to each other. The bytes of data in the display memory 16 are read from the memory in the system of the prior art at a graphics pixel rate dependent upon a clock input on a line 20. The bytes of information from the display memory 16 are introduced to a pixel formatter 22 which converts the stored data for each primary color in each pixel to three (3) bytes, each of eight (8) bits if the data for such primary color in such pixel are less than eight (8) bits. The three bytes of color data from the pixel formatter 22 are then introduced to three digital-to-analog converters (DACs) 24 for conversion to analog signals representing the primary colors if the indications are in true colors. If the graphics data is stored in pseudo colors, the signals from the pixel formatter 22 are introduced to the color palette 19, and the color palette true color outputs are introduced to the DACs 24. The analog signals from the DACs 24 then pass through an analog multiplexer 26 for display on the face 10 of the video monitor 12. The data output from the video display memory 18 in the system of the prior art are also clocked by the graphics pixel clock on the line 20. The video signals have been previously digitized at the graphics pixel clock frequency before being stored in the video display memory 18. The bytes of information from the display memory 18 are converted in a color space converter 30 to a form representing the primary colors red, green and blue. The binary indications from the converter 30 are converted to analog signals by digital-to-analog converters 32. The analog signals are passed through the analog multiplexer 26 at the positions of the window 14 on the face 10 of the video monitor 12. The display of the color information from the video display memory 18 at the window 14 on the face 10 of the video monitor 12 is provided as a result of the operation of a window key detector 34. The window key detector 34 receives a specially coded binary word from the graphics display memory 16 at the positions of the window 14 to prevent information in the graphics display memory 16 from passing through the multiplexer 26 and to provide for the passage of the color information from the video display memory 18 through the multiplexer. The prior art system shown in Figure 1 has certain significant limitations or disadvantages. One limitation is that two separate display memories have to be used, one (the display memory 16) to store the graphics image and the other (the display memory 18) to store the video image. Furthermore, the display memory 18 has sixteen (16) planes. This considerably increases the cost of the system of the prior art. For example, the cost at present of the display memory 16 is approximately forty dollars ($40) and the cost at present of the display memory 18 is approximately eighty dollars ($80). Another disadvantage of the prior art system shown in Figure 1 is that the video color information frequency is generally much lower than the graphics clock rate. The prior art system requires the video information to be digitized at the graphics clock rate. This results in much redundant or wasted data. A further disadvantage has been that the binary information has been converted to analog information before being introduced to the multiplexer 26 so that the multiplexer has passed analog information. This has added distortion to the color image displayed on the face 12 of the video monitor 10. This has limited the resolution of the color image recorded on the face 10 of the video monitor 12. There are other disadvantages to the prior art system shown in Figure 1 and described above. For example, the system requires two (2) processors, one (1) for the video and the other for the graphics and also requires two (2) sets of digital to analog converters, one (1) for the video and the other for the graphics. The architecture also limits the performance of such systems because speed limitations in the analog multiplexer 26 often restrict resolutions to a maximum of 1024 x 768 pixels. Figure 3 shows a block diagram of a system generally indicated at 50 and constituting one embodiment of the invention. The system 50 includes a display memory generally indicated at 52, which may be a conventional memory having eight (8) planes and having the capacity of storing approximately one (1) megabyte of information. The display memory 52 may have a first portion 54 for storing graphics information and a second portion 56 for storing video information. The graphics information stored in the portion 54 of the display memory 52 provides the data for the pixels on the face 10 of the video monitor 12 outside of the window 14 and also provides coded data signals at the pixel positions within the window 14 for insuring that the video information in the portion 56 of the display memory 52 will be displayed in the window. The video information stored in the portion 56 of the display memory 52 provides input data to generate the color pixels in the window 14 on the face 10 of the video monitor 12. The video information stored in binary form in the portion 56 may indicate the luminance and the two (2) quadrature components of chrominance for each pixel. The video information stored in binary form in the portion 56 of the display memory 52 may be in a compressed form which may be decompressed to provide 320 video pixels in each of 240 lines. The video information stored in the portion 56 of the memory 14 may be in the form of 1024 pixels stored for each of 768 lines. The video data in the portion 56 of the display memory 52 is introduced to the input end of a shift register 58 at a rate of the video data clock signals on a line 60. The video data clock signals on the line 60 are introduced to an AND gate 62 as are the signals on a VALID line 64. The VALID line 64 provides signals on a time-sharing basis with other portions (not shown) of the system. The VALID line 64 provides a positive signal when information is to be shifted into the register 58. The output of the AND gate 62 clocks the shift register which shifts data into the left end of the register, and a clock line 82 outputs data from the right end of the shift register. Because of the two clocks, the shift register is designated in Figure 3 as a "FIFO" to indicate that the data first input into the shift register will be the data first output from the register. As previously indicated, the luminance and chrominance signals stored in the FIFO 58 may be compressed. Figure 4 indicates one pattern of compression and Figure 6 indicates another pattern of compression. In Figure 4, successive bytes of indications in the portion 56 of the display memory 52 are indicated in the first horizontal row and are designated as "Address (8N+)". The consecutive bytes of data are designated with the successive Arabian numbers "0", "1", "2", "3", etc. The value recorded in each byte are indicated in the second horizontal row and are designated as "VALUE". As will be seen, the successive byte values are designated as "Cb0", "Y0", Cr0", "Y1", "Cb2", "Y2", "Cr2", "Y3", Cb4", "Y4", "Cr4". This represents some compression of information since illustratively Cb1, Cr1, Cb3 and Cr3 are not stored in the successive bytes in the portion 56 of the display memory 52. In the pattern shown in Figure 4, Y represents a byte of luminance information. Thus, successive bytes of luminance are designated as Y0, Y1, Y2, Y3, etc. Also in the pattern shown in Figure 4, "Cb" represents one of the two (2) quadrature components of the chrominance information and "Cr" represents the other quadrature component of the chrominance information. Thus, Cb0, Cb1, Cb2, etc., represent successive bytes of the first chrominance component and Cr0, Cr1, Cr2, etc. represent successive bytes of the second chrominance component. If 320 pixels are stored for each line of video data, it will be appreciated that the compression format of Figure 4 requires 640 bytes of data in the display memory. Figure 5 indicates how the data recorded in the portion 56 of the display memory 52 are decompressed to reconstruct the color information in each successive video pixel. In the first row, the successive video pixels are designated as "0", "1", "2", "3", etc. The first column of the first row is designated as "PIXEL" to indicate that the successive values in that row indicate the number of the pixel. The first column in the second (2d), third (3rd) and fourth (4th) rows in Figure 5 indicate that these rows respectively provide the luminance byte and the two (2) chrominance bytes. As will be seen in Figure 5, the luminance information in the second row for the successive bytes corresponds to the successive luminance bytes Y0, Y1, Y2, Y3, etc. The chrominance information for alternate pixels corresponds to the chrominance bytes for such pixels. Thus, the chrominance information for the first (1st) pixel is respectively indicated in the third (3rd) and fourth (4th) rows in Figure 5 by the Cb0 and Cr0 bytes and the chrominance for the third (3rd) pixel is respectively indicated in the third (3d) and fourth (4th) rows in Figure 5 by the Cb2 and Cr2 bytes. However, the chrominance information for the second (2d) pixel is obtained by averaging the chrominance bytes for the first (1st) and third (3d) pixels Similarly, the chrominance information for the fourth (4th) pixel is obtained by averaging the chrominance bytes for the third (3d) and fifth (5th) pixels Figure 6 provides a pattern with a greater compression than that shown in Figure 4. In Figure 6, the bytes of luminance (Y0, Y2, Y4, Y6, etc.) in alternate pixels are recorded in alternate positions in the portion 56 of the display memory 52. In the other alternate positions, the two (2) components of chrominance in the first (1st), fifth (5th) and ninth (9th) pixels are recorded. Thus, the successive bytes of indications recorded in the portion 56 of the display memory 52 have the pattern Cb0, Y0, Cr0, Y2, Cb4, Y4, Cr4, Y6, etc. If 320 pixels are stored for each line of video data, it will be appreciated that the compression format of Figure 6 requires only 320 bytes of data in the display memory. Figure 7 indicates how the data recorded in the portion 56 of the display memory 52 in the format of Figure 4 is decompressed. As will be seen, the luminance for the successive pixels is obtained by first providing the luminance value for the first pixel and then obtaining the next luminance value and averaging the luminance for that pixel and the luminance value for the pixel two (2) removed from that pixel. Thus, the luminance indications for the successive pixels are indicated by the pattern Y0, Y0 + Y2 2 , Y2, Y2 + Y4 2 , etc. The chrominance indications for each group of four (4) pixels are obtained by providing the chrominance value for the first pixel and then obtaining the next chrominance value in the fifth pixel and providing progressive weighted averages of the chrominance indications for the first pixel and the chrominance indications for the fifth (5th) pixel. Thus, the chrominance bytes for one of the two (2) components are obtained for four (4) successive pixels by the following weighted sequence: Cr0, 3Cr0 + Cr4 4 , Cr0 + Cr4 2 , Cr0 + 3Cr4 4 . Similarly, the chrominance bytes for the other component are obtained in the following sequence: Cr0, 3Cr0 + Cr4 4 , Cr0 + Cr4 2 , Cr0 + 3Cr4 4 . It will be appreciated that greater compressions of luminance and chrominance information can be provided than those expressed in Figures 4 and 6. When these increased compressions are used, the decompressions become more complicated than those shown in Figures 5 and 7. In each of these increased compressions and the resultant decompressions, the patterns of bytes representing luminance and chrominances from successive pixels are provided in a repetitive pattern. The bytes of video information stored in the FIFO 58 as in the pattern shown in Figure 4 or in the pattern shown in Figure 6 are decompressed in a decompression stage 66 as in the pattern shown in Figure 5 or in the pattern shown in Figure 7. This decompression is provided at a rate of the graphics clock signals passing through a line 68. The bytes of information from the decompression stage 66 are then converted in a colorspace converter 70 to three (3) bytes, each representing the primary colors red, green and blue. This conversion occurs at the graphics clock rate. Each of these bytes may have eight (8) binary bits. The colorspace converter 70 is well known in the art. The colorspace converter 70 may not have to be included if the bytes in the FIFO 58 represent the primary colors red, green and blue. The information bytes from the color space converter 70 then pass to an upscaler stage 72 which interpolates the bytes at the graphics clock rate to provide additional pixels between the pixels represented by the bytes of information from the color space converter 70. By providing this interpolation, the upscaler 72 can produce up to 1024 pixels from the 320 pixels in each of the pixels representing a line in the portion 56 of the display memory 52. The upscaler 72 is well known in the art. It does not have to be included if an interpolation does not have to be provided of the video bytes of information. The information bytes from the upscaler 72 are then passed through a digital multiplexer 74 to a latch 76. The latch 76 may constitute registers which latch information for presentation to digital-to-analog converters 78 in synchronism with the graphics clock signals on the line 68. The analog voltage indications of the red, green, and blue components of successive pixels are introduced to the video monitor 12 to provide a color image at the window 14 on the face 10 of the video monitor. Because the upscaler 72 typically produces more than one output pixel for each input pixel, it should have a control line that prevents the introduction of new input pixels until they are required to produce more output pixels. The upscaler, therefore, provides a logic 0 or "busy" signal on a line 89 to the AND gate 80 when necessary. The AND gate 80 also receives the graphics clock signals on the line 68 and control signals from video window logic 82. The control signals from the window logic 82 are color key data provided from the portion 54 of the display memory 52 to indicate that the pixel positions in the window 14 on the face 10 of the display monitor 12 should be video, not graphics, pixels. Thus, when the upscaler 72 has completed the interpolation of pixel information from the colorspace converter 70 during the presentation of the color image in the window 14 on the face 10 of the video monitor 12, a logic "1" signal passes through the line 89 to the AND gate 80, thus enabling the graphics clock signals on the line 68 to clock additional bytes of video data from the FIFO 58. The bytes of the graphics color data stored in the portion 54 of the display register 52 are introduced to a delay stage 84 which re-clocks the data in synchronism with the graphics pixel clock signals on the line 68 to compensate for the delays provided by the decompression stage 66, the colorspace converter 70 and the upscaler 72. The bytes of graphics data are then introduced to a pixel formatter which converts the data to three (3) bytes representing the primary colors red, green and blue, each byte having eight (8) bits. The pixel formatter 86 may include a color palette 19 or look-up table (Figure 1) which is well known in the art and which converts the delayed bytes of information from the portion 54 of the display memory 52 to a particular position in the look-up table. Alternatively, the delayed bytes of information from the portion 54 of the display memory 52 may represent true colors. The pixel formatter 86 may then operate to convert less than eight (8) stored bits for each of the primary colors red, green and blue to eight (8) stored bits for each of such colors. The digital output of the pixel formatter 86 passes through the digital multiplexer 74 to the latch 76 for conversion to analog signals at the graphics clock rate. If the number of bits in each stored color is eight (8) and each stored color represents one of the primary colors for a pixel, the pixel formatter 86 may not have to be included. The stored graphics data pass from the delay stage 84 to a color key detector 88 in synchronism with the graphics pixel clock signals on the line 68. The color key detector 88 recognizes a specific bit pattern which determines that a pixel is within the window 14 on the face 10 of the video monitor 12. When the pattern indicates that a pixel is within the window 14, a signal passes from the color key detector 88 to an AND gate 90. The AND gate 90 also receives signals from the video window logic 82 to indicate that a pixel is within the window 14. A signal then passes through the AND network 90 to the multiplexer 74 to prevent graphics data from passing through the multiplexer from the pixel formatter 86 and to provide for the passage of video data from the upscaler 72 through the multiplexer. It will be appreciated that the display memory 52 and the video monitor 12 may be provided as separate items and that all of the other stages shown in Figure 3 and described above may be provided on a single integrated circuit chip. This chip may be formed by CMOS technology. It will also be appreciated that the video data stored in the portion 56 of the display memory 52 may have different formats than that specified above. In these different formats, one or more of the decompression stage 66, the colorspace converter 70 and the upscaler 72 may be eliminated. Upon the elimination of one or more of these stages, the delay provided by the delay stage 84 may be adjusted to compensate for the delay in the conversion of the video data from the FIFO 58 to a format suitable for passage through the multiplexer 74. The system shown in Figure 3 and described above has certain important advantages. It provides high resolution video and graphics information in a single display memory 52. Furthermore, the display memory 52 may have only eight (8) planes. This represents a considerable savings over the systems of the prior art since the systems of the prior art have required two (2) display memories and one of these display memories has had sixteen (16) planes. The system shown in Figure 3 and described above is also advantageous in that the complete system, other than the display memory 52 and the video monitor 12, can be disposed on a single integrated circuit chip. The system shown in Figure 3 and described above also has other important advantages. For example, it allows the video data to be stored in the portion 56 of the display memory 52 without any change from the format in which it has been generated. This allows compressed video data to be transferred from the portion 56 of the display memory 52 at an average clock rate which is as low as the video clock rate. The data is then processed on the integrated circuit chip at the graphics clock rate. Furthermore, the processing of the video information and also of the graphics information occurs using digital circuitry. The video and graphics data are converted to analog form only after they have been processed and passed through the multiplexer 74 to the latch 76. This allows a considerably more sophisticated and precise processing of the information, as in the decompression stage 66, the colorspace converter 70 and the upscaler 72, than if the information were immediately converted to analog information as in the prior art. Actually, when the display memory 52 has a one (1) megabyte capacity, the graphics portion is stored in approximately seventy five percent (75%) of the memory. A 340 x 240, 16-bit video window requires approximately only 150,000 bytes of memory. It is accordingly possible to store video information for two (2) video windows in the display memory 52.

Claims: Display apparatus including a display memory (52) for storing video pixels in a binary form and in a video format; a display monitor (12) for displaying information represented by the video pixels at the pixel positions in a window in the display monitor; and a FIFO (58); characterised by first means (60,62) for transferring the stored video pixels in the video format to the FIFO at a first rate at a time before the occurrence of the pixel positions in the window in the display monitor; second means (82, 68, 80) for transferring the stored video pixels in the video format from the FIFO at a second rate different from the first rate and at the pixel positions corresponding to the positions of the window in the display monitor; and third means (72) for converting the pixels transferred from the FIFO in the video format at the second rate to a graphics format at the second rate for display in the window in the display monitor. Display apparatus according to claim 1 characterised in that said third means comprising: means (72) for interpolating said video pixels transferred from said FIFO (58) by said second means at said second rate to increase the number of pixels; and means (80) responsive to the completion of each interpolation for providing for the introduction of additional video pixels from said FIFO to said means for interpolating at said second rate. Display apparatus according to claim 1 or claim 2 characterised in that said display memory (52) stores the video pixels in a format representing luminance and chrominance; and means (70) for converting at the second rate the video pixels in the format representing luminance and chrominance to a form representing the primary colours red, green and blue at said second rate after the transfer of said video pixels from said FIFO (58) by said second means at the second rate. Display apparatus according to any of claims 1-3 characterised by further comprising means (78) responsive to the video pixels from said means (72) for converting such video pixels to corresponding analogue pixels for display on said display monitor. Display apparatus according to any of claims 1-4 characterised by further comprising: a display memory (52) for storing graphic pixels in a binary form; means (84,86) for providing for the transfer of the graphic pixels in said display memory at said second rate; multiplexer means (74) for providing for the passage of said video pixels from said means (72) for the display of the image represented by such video pixels on a first portion of the face of the display monitor and for the passage of the graphic pixels from said means (84,86) for the display of the image represented by such graphic pixels on a second portion of the face of the video monitor different from the first portion of such face; and said means (78) converts said video and graphic pixels passing through said multiplexer means (74) to corresponding analog pixels for display on said display monitor. Display apparatus according to any of claims 1-5 characterised by means (72) for interpolating the video pixel transferred from the FIFO (58) at the second rate to increase the number of pixels; and the second means (82, 68, 80) including means (80) responsive to the completion of each interpolation for providing for the transfer of additional video pixels from the FIFO (58) by the second means (82, 68, 80) at the second rate. Display apparatus according to claim 6 characterised by the second means (82,68,80) being operative to provide an interpolations by a factor constituting a power of 2, and by any desired factor other than a power of 2, in the video pixels transferred from the FIFO (58) at the second rate. A method of displaying video information on the face of a display monitor wherein graphics information is provided in a graphics format at a first rate and video information is provided in a video format different from the graphics format and at a second rate different from the first rate; said video information in the video format at said second rate is converted into video information in the graphic format at said first rate; said graphics information in the graphics format at the first rate is displayed in a first portion of the display monitor and said video information in the graphics format at the first rate is displayed in a window in the display monitor. characterized in that said video information is transferred to a FIFO (58) in the video format at the second rate; the video information is transferred from said FIFO in the video format at the first rate at a time corresponding to the position of the window in the display monitor; and the video information transferred from the FIFO in the video format at the first rate is converted to video information in the graphics format at the first rate. A method according to claim 8 characterised in that said video and graphic information is provided in binary form; said video and said graphic information is converted to an analogue form at said first rate before the transfer of such information at the first rate to said display monitor; and visual information represented by said video and said graphic information in analogue form is displayed on the face of said display monitor. A method according to claim 8 or 9 characterised in that said video information is interpolated at the first rate to increase the number of video pixels; and the transfer of video information from the FIFO at the first rate is delayed until the interpolation of the video information previously transferred from the FIFO has been completed. A method according to any of claims 8-10 characterised in that the interpolation of the video information transferred from the FIFO at the first rate is provided at any desired factor including a power of 2 and any desired power other than a power of 2. A method according to any of claims 8-11 characterised in that said provided video information is in a form indicating at the second rate the luminance and chrominance of the video information, the video information transferred from said FIFO at the first rate is converted to a form indicating the primary colours red, green and blue at the same rate, and video information in the form representing red, green and blue is transferred at the first rate to the face of the video monitor at positions corresponding to the first portion of such face. A method according to claim 12 characterised in that said video information in the form representing red, green and blue is interpolated to increase the number of video information pixels, said video and graphic information transferred at the first rate is converted to an analogue form at the first rate; and visual information represented by the video and graphic information in the analogue form is displayed on the face of the video monitor.

Inventors: COFFEY CONRAD M, EASLEY JEFFREY L, SIANN JONATHAN I, COFFEY, CONRAD M., EASLEY, JEFFREY L., SIANN, JONATHAN I.
Applicants: BROOKTREE CORP, BROOKTREE CORPORATION
Application year: 1994
Main classification: G09G1
IPC codes: G09G5, G06F3, H04N5