SILICON CARBIDE THYRISTOR

Abstract: The SiC thyristor has a substrate (11), an anode (12), a drift region (13), a gate (14), and a cathode (15). The substrate (11), the anode (12), the drift region (13), the gate (14), and the cathode (15) are each preferably formed of silicon carbide. The substrate (11) is formed of silicon carbide having a first conductivity type and the anode (12) or the cathode (15), depending on the embodiment, is formed adjacent the substrate and has the same conductivity type as the substrate. A drift region (13) of silicon carbide is formed adjacent the anode or cathode and has a second conductivity type as the anode or cathode. A gate (14) is formed adjacent the drift region (13) or the cathode (15), also depending on the embodiment, and has the first conductivity type. An anode (12) or cathode (15), again depending on the embodiment, is formed adjacent the gate (14) or drift region (13) and has the second conductivity type.

Description: SILICON CARBIDE THYRISTOR Field Of The Invention This invention relates to thyristors, and more particularly to a thyristor formed in silicon carbide. Background Of The Invention Generally, a thyristor is a bistable power semiconductor device that can be switched from an off- state to an on-state, or vice versa. Power semiconductor devices, such as thyristors, high-power bipolar junction transistors ("HPBJT"), or power metal oxide semiconductor field effect transistors ("MOSFET"), are semiconductor devices capable of controlling or passing large amounts of current and blocking high voltages. Thyristors are generally known and conventionally have three terminals: an anode, a cathode, and a gate. A thyristor is turned on by applying a short current pulse across the gate and the cathode. Once the thyristor turns on, the gate loses its control to turn off the device. The turnoff is achieved by applying a reverse voltage across the anode and the cathode. A specially designed gate turn-off thyristor ("GTO"), however, is typically turned off by a reverse gate pulse. The GTO thyristors generally start conduction by some trigger input and then behave as diodes thereafter. A thyristor is a highly rugged device in terms of transient currents, di/dt and dv/dt capability. The forward voltage (V F ) drop in conventional silicon thyristors is about 1.5V to 2V, and for some higher power devices, about 3V. Therefore, the thyristor can control or pass large amounts of current and effectively block high voltages (i.e., a voltage switch). Although V F determines the on-state power loss of the device at any given current, the switching power loss becomes a dominating factor affecting the device junction temperature at high operating frequencies. Because of this, the maximum switching frequencies possible using conventional thyristors are limited in comparison with many other power devices. Two of the most critical parameters for a thyristor are the built-in potential (which is a characteristic of any given semiconductor material's bandgap) and the specific on-resistance (i.e., the resistance of the device in the linear region when the device is turned on) . The specific on-resistance for a thyristor preferably should be as small as possible so as to maximize current per unit area for a given voltage applied to the thyristor. The lower the specific on-resistance, the lower the V F drop is for a given current rating. The minimum V F for a given semiconductor material is its built-in potential (voltage) . Conventional thyristors are manufactured in silicon (Si) or gallium arsenide (GaAs) , such as a silicon controlled rectifier ("SCR"). Thyristors formed in Si or GaAs, however, have certain performance limitations inherent in the Si or GaAs material itself, such as the thickness of the drift region. The largest contributory factor to specific on-resistance is the resistance of the thick low-doped drift region of the thyristor. As the rated voltage of a thyristor increases, typically the thickness of the drift region increases and the doping of the drift region decreases. Therefore, the resistance of the drift region increases dramatically. Hence, the thickness of the drift region should be minimized, and the level of doping maximized, for any given rated voltage so as to minimize the specific on-resistance for the device. The problems with on-resistance have been recognized and several thyristor structures have been developed in an attempt to solve the on-resistance problems. These prior attempts to solve the problem included various structures of the Si or GaAs semiconductor material to try to lower the on- resistance. These prior attempts, however, were limited by the inherent characteristics of the Si or GaAs semiconductor material itself. For example, the doping level required to withstand a given voltage in a Si or GaAs thyristor is relatively low as compared to that required of a higher breakdown electric field material such as SiC. As a result, in order to form higher power thyristors in silicon or gallium arsenide, the doping in the appropriate portions of the device must be maintained at relatively low levels. This, in turn, requires that these portions be physically thicker, which makes for a generally disadvantageous specific resistance. As a semiconductor material, silicon carbide offers a number of advantageously unique physical and electronic properties. These include its high melting point, high thermal conductivity, radiation hardness (particularly to neutron radiation) , wide bandgap, high breakdown electric field, and high saturated electron drift velocity. Recently, the common assignee of the present invention has developed various techniques for fabricating semiconductor devices from SiC, a wide bandgap material, which were previously unknown. Silicon carbide is a less mature semiconductor material than Si or GaAs because of its recent development and the performance of semiconductor devices manufactured with less mature material is generally less predictable. The common assignee of the present invention has recently developed several semiconductor devices, such as P-N Junction Diodes, Power MOSFET's, JFET's, blue light emitting diodes, thereby making SiC a commercially viable alternative to devices made from Si, GaAs, and other semiconductor materials. Therefore, it is an object of the present invention to provide an operable thyristor formed in silicon carbide and that takes favorable advantage of the electronic characteristics of silicon carbide. Summary Of The Invention The present invention is a SiC thyristor capable of handling higher voltages operable over a wide temperature range, and having a low on-resistance. Because of SiC's physical and electronic characteristics, a thyristor formed in SiC provides improvement in on-resistance and high temperature performance over conventional thyristors formed in Si or GaAs. The low specific on-resistance, in turn, increases the switching frequency capabilities of the thyristor at high temperatures and high voltages. Because of the higher doping levels allowed for a given voltage in SiC, the SiC thyristor can have a thinner drift layer and a much lower on-resistance than Si or GaAs thyristors of equivalent size, or much smaller thyristors for the same on-resistance. The high electric breakdown field, the high saturated electron drift velocity, and the high thermal conductivity offer further physical and electronic advantages in SiC thyristors. The ability to operate at high power levels and high temperatures, for example, greatly reduces the weight of space-based electronic cooling systems required for semiconductor devices, and silicon carbide's radiation hardness enhances its attractiveness for military and defense applications. More particularly, the SiC thyristor of the present invention has a substrate, an anode, a drift region, a gate, and a cathode. The substrate, the anode, the drift region, the gate, and the cathode are each preferably formed of silicon carbide having a polytype selected from the group consisting of 3C, 2H, 4H, 6H, and 15R. The substrate is formed of silicon carbide having one conductivity type and the anode or the cathode, depending on the embodiment, is formed adjacent the substrate and has the same conductivity type as the substrate. A drift region of silicon carbide is formed adjacent the anode or cathode and has an opposite conductivity type as the anode or cathode. A gate is formed adjacent the drift region or the cathode, also depending on the embodiment, and has an opposite conductivity type as the drift region or the cathode. An anode or cathode, again depending on the embodiment, is formed adjacent the gate or drift region and has an opposite conductivity type than the gate. A trench is preferably etched through the cathode or anode layer, depending on the embodiment, to the gate layer for forming a gate contact with the gate layer. Ohmic contacts, preferably aluminum, aluminum- titanium alloy, platinum, platinum suicide, or nickel, are made with the anode and cathode for forming respective anode and cathode contacts. In a first embodiment, the gate contact and the cathode contact are formed on common facing surfaces for applying current to the gate and the cathode to thereby turn on the thyristor. The gate contact and the cathode contact in a second embodiment are formed on opposite facing surfaces for applying current to the gate and the cathode to thereby turn on the thyristor. These various embodiments, and methods of forming the same, provide SiC thyristors having low specific on-resistance at high temperature ranges. The improved performance characteristics of the SiC thyristor provide increased switching frequency capabilities of the thyristor at significantly higher temperatures and power levels than those in Si or GaAs. Description Of The Drawings Some of the features and advantages of the present invention having been stated, others will become apparent as the description proceeds when taken in conjunction with the accompanying drawings, in which: Figure 1 is a schematic partial cross- sectional view of a p-n-p-n thyristor formed in silicon carbide according to a first embodiment of the present invention; Figure 2A is a graphical plot of collector voltage versus collector current at a temperature of 300° Kelvin according to a silicon carbide thyristor embodiment of Figure 1; Figure 2B is a graphical plot of collector voltage versus collector current at 623° Kelvin according to a silicon carbide thyristor embodiment of Figure 1; Figure 3 is a schematic partial cross- sectional view of a p-n-p-n silicon carbide thyristor according to a second embodiment of the present invention; Figure 4 is a schematic partial cross- sectional view of an n-p-n-p silicon carbide thyristor according to a third embodiment of the present invention; and Figure 5 is a photographic view of a mask, at 200 times magnification, used to form a silicon carbide thyristor according to the first embodiment of the present invention. Detailed Description Of Illustrated Embodiments The present invention now will be described more fully hereinafter with reference to the accompanying drawings in which illustrated embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like e1ements hroughout. Referring now to the drawings, Figures 1, 3, and 4 are three schematic partial cross-sectional views of three respective embodiments of the SiC thyristor according to the present invention. The SiC thyristor of the present invention has a substrate, an anode, a drift region, a gate, and a cathode. The substrate, the anode, the drift region, the gate, and the cathode are each preferably formed of SiC having a polytype selected from the group consisting of 3C, 2H, 4H, 6H, and 15R. In the illustrated embodiments, the n+ and n- regions, as well as the p+ and p-, are designated "+" and "-" to symbolize different doping levels respectively of the same material in a manner well understood to those of ordinary skill in this art. The p-type silicon carbide is preferably doped with aluminum or boron and the n-type silicon carbide is preferably doped with nitrogen or phosphorous . In Figures 1, 3, and 4, the substrates are all illustrated as having an additional layer thereon of the same conductivity type; e.g., 11 and 12 in Figure 1, 31 and 32 in Figure 3, and 46 and 47 in Figure 4. These additional layers are often added to a substrate in order to gain a region with a somewhat higher doping level. Generally speaking, such higher doping levels are easier to produce in epitaxial layers than in substrates taken from bulk crystals. It will be understood, however, that in each of the illustrated and claimed embodiments, a single layer which can of course be the substrate, if satisfactorily doped, is all that is required. In the illustrated embodiments, the substrate is formed of SiC having one conductivity type and the anode or the cathode, depending on the embodiment, is formed adjacent the substrate and has the same conductivity type as the substrate. In the embodiments illustrated in Figures 1 and 4, a drift region of silicon carbide is formed adjacent the anode or cathode and has the opposite conductivity type from the anode or cathode. In Figure 3, a gate is formed between the drift region and the cathode (which can be the substrate) and has the opposite conductivity type from the drift region and the cathode. An anode or cathode, again depending on the embodiment, is formed adjacent the gate or drift region and has the opposite conductivity type from the gate. These embodiments illustrate the thyristor as a generally vertical four- layer structure, but other structures such as a horizontal configuration may also be used as understood by those skilled in the art. These various embodiments disclosed herein, and methods of forming the same, provide a SiC thyristor having a low specific on-resistance over wide temperature ranges, including high temperatures at which Si-based devices would thermally fail ("thermal runaway"), or degrade. The improved performance characteristics of the SiC thyristor provide increased switching frequency capabilities of the thyristor at significantly higher temperatures and power levels than those in Si or GaAs. The high electric breakdown field, the high saturated electron drift velocity, and the high thermal conductivity of SiC give the device the advantages referred to above. The ability to operate at high power levels and high temperatures, for example, greatly reduces the weight of space-based electronic cooling systems required for semiconductor devices such as the thyristor according to the present invention. More particularly, Figure 1 illustrates a schematic partial cross-sectional view of a first embodiment of the SiC thyristor 10 according to the present invention. A first region 11 of p-type silicon defines a substrate and a second region 12 of silicon carbide adjacent the first region 11 and also having p- type conductivity defines an anode of the thyristor 10. A third region 13 of n-type silicon carbide adjacent the second region 12 defines a drift region. A fourth region 14 of p-type silicon carbide adjacent the third region 13 defines a gate of the thyristor 10 and a fifth region 15 of n-type silicon carbide adjacent the fourth region 14 defines a cathode of the thyristor. In the embodiment illustrated in Figure 1, the thyristor 10 has a p-n-p-n four-layer structure, thereby forming three p-n junctions, on a p + type silicon carbide substrate 11. It will be understood that Figures 1, 3, and 4 are schematic, rather than scale diagrams. In the SiC thyristor according to the first embodiment, the four-layer structure is preferably epitaxially grown on a p + 6H-SiC substrate 11. The first epilayer grown is a p + 6H-SiC layer 12 and forms the anode of the thyristor 10. This anode layer 12 is then followed by an n " 6H-SiC drift epilayer 13, which sustains the high reverse and forward voltage of the thyristor. A thin p-type 6H-SiC epilayer 14 is then grown for forming the gate layer. The gate layer 14 is followed by a slightly thicker n + epilayer 15 for forming the cathode or emitter region. The cathode 15 is heavily doped n-type material, and the thicker cathode 15 is used to reduce or eliminate the effects of bandgap narrowing. In an early example of a thyristor according to the present invention, the substrate 11 had a resistivity of 0.1-0.2 Ω-cm, and the first epilayer 12 had a carrier density of about 8xl0 17 cm "3 and a thickness of about 0.4 μm. The drift layer 13 had a doping level of about 1.5xl0 17 cm "3 and was approximately 3.0 μm thick. It will be understood by those familiar with thyristors and semiconductor materials, however, that the doping and thickness of the drift layer are selected purely as a function of the voltage desired or selected. In the present example, the thyristor was a 100V device. Further to this example, the gate layer 14 was about O.βμm thick and doped at about 1.5xl0 17 cm "3 . The cathode layer 15 was more heavily doped at about 10 19 cm "3 and was about 1-2 μm thick. It will be further understood by those familiar with thyristor structures that one or more of the doped portions could be formed by ion implantation. U.S. Patent No. 5,087,576, for which the present assignee is the exclusive licensee, provides appropriate techniques for ion implantation into SiC, and is incorporated entirely herein by reference. A trench 21 is etched through the n + cathode layer 15 to the p " type gate layer 14. The thyristor 10 is fabricated using a mesa geometry as illustrated. The junctions are passivated with thermally grown Si0 2 16 by methods such as disclosed by the commonly assigned patent application Serial No. 07/893,642, filed June 5, 1992, for "Method for Obtaining High Quality Si0 2 Passivation on Silicon Carbide Structures, " and which is incorporated entirely herein by reference. The trench 21 is formed by reactive ion etching ("RIE") openings into the four-layer p-n-p-n structure down to the p" type gate layer 14. The etching can be carried out as set forth in U.S. Patent Nos. 4,865,685 and 4,981,551, both of which are also incorporated entirely herein by reference. Electrical conduction between devices is checked at intervals during RIE in nitrogen trifluoride (NF 3 ) of the cathode layer 15. The gate layer 14 has been reached when back-to-back p-n or n-p junctions are detected thereby forming the trench 21 of the thyristor 10. The outer sidewall mesa 17 is then reactive ion etched down to the p + substrate 11 in order to provide mesa termination for the periphery of the device. Such termination confines the depletion region spread of the device when a voltage is applied to the thyristor. The wafer is oxidized (Si0 2 ) to grow the sidewall passivation layer on the exposed surfaces of the thyristor as illustrated. A gate contact 19 to the p " type gate layer 14 is deposited and patterned within the trench 21 after windows are opened in the oxide layer 16. Windows are then opened in the insulating or oxide layer 16 on top of the n + cathode mesa layers 15 where an electrode, i.e., ohmic contact, is formed for the n + cathode layer 15 by depositing a metal material such as sintered nickel (Ni) for forming a cathode contact 18. An electrode, i.e., ohmic contact, is also formed for the substrate 11 with a metal material such as sintered aluminum (Al) for forming an anode contact 20. The contacts 18, 19, 20 are annealed and gold overlays are deposited and patterned for use in wirebonding. As illustrated by Figure 1, the gate and cathode contacts (19 and 18 respectively) are on commonly facing surfaces of the thyristor 10, and the anode contact 20 is on an opposite facing surface. In operation, the thyristor 10 is turned on by applying a short current pulse across the gate contact 19 (or base region) and the cathode contact 18 (or emitter region) . This current pulse forward biases the anode-drift and drift-gate p-n junctions and causes electrons to diffuse across to the gate region 14. Once the thyristor 10 turns on, the gate 14 loses its control to turn off the thyristor 10. The turnoff is achieved by applying a reverse voltage across the anode 12 and the cathode 15. The drift layer 13 sustains the high reverse and forward voltage of the thyristor 10 to thereby control the voltage of the thyristor, i.e., switching or passing voltages. Figure 2A is a graphical plot of collector voltage versus collector current at a temperature of 27° Celsius (C) (300° Kelvin (K) ) according to a SiC thyristor 10 embodiment of Figure 1. Figure 2B is a graphical plot of collector voltage versus collector current 350° C (623° K) according to a SiC thyristor 10 embodiment of Figure 1. As these plots illustrate, the thyristors have forward and reverse breakover voltages of 100 volts (V) with no gate current (I g =0) . The 100V limit was due to punch-through in the gate layer 14 rather than avalanche breakdown. At room temperature, the forward breakover voltage may be reduced to 8V with a trigger current of 500 microamps (μA) . These values were produced in early examples of the invention, and even better performance is expected for additional devices. The specific on-resistance of these devices was 126 mΩ-cm 2 at room temperature as shown by Figure 2A. As the temperature was raised, more efficient ionization of the aluminum (Al) dopant in the p-type substrate may be achieved and both the required trigger current and the on-resistance reduce dramatically. At 350° C (as shown by Figure 2B) , these devices have even better operation, with a trigger current of 150 μA for an 8V breakover and a specific on-resistance of 11 mΩ- cm 2 . The forward and reverse breakover voltage with I g =0 was still higher than 100V. The lower resistance at the higher temperature shows that devices with p- type substrates work very well at high temperatures, and those with n-type substrates are expected to perform much better at room temperature and at high temperature in light of the normally higher conductivity of n-type material. Figure 5 is a photographic view of a mask having an active area of 6.7xl0 "4 cm "2 (total area 1.05xl0 "3 cm "2 ) , at 200 times magnification, used to form a silicon carbide thyristor 10 according to the first illustrated embodiment as described with reference to Figures 1, 2A, and 2B. Although the mask was particularly used to form the SiC thyristor according to the first embodiment, it will be apparent to those skilled in the art that other masks and configurations of the thyristor according to the present invention are also understood. Figure 3 illustrates a schematic partial cross-sectional view of a second embodiment of a SiC thyristor 30 according to the present invention. Essentially, the device of Figure 3 has its structure inverted with respect to Figure 1 in order to incorporate n-type SiC as the physical substrate of the thyristor. A first region 31 of n-type silicon carbide defines a substrate and a second region 32 of silicon carbide adjacent the first region and also having n- type conductivity defines a cathode of the thyristor 30. A third region 33 of p-type silicon carbide adjacent the second region defines a gate of the thyristor 30. A fourth region 34 of n-type silicon carbide adjacent the third region 33 defines a drift region. A fifth region 35 of p-type silicon carbide adjacent the fourth region defines an anode of the thyristor 30. The embodiment of a SiC thyristor 30 shown in Figure 3, preferably has a p-n-p-n four-layer structure, or three p-n or n-p junctions, on an n-type SiC substrate. In order to form the SiC thyristor 30 of the second embodiment, an n + SiC layer 32 is epitaxially grown for forming the cathode or emitter region of the thyristor 30 on an n + SiC substrate 31. Since the substrate 31 has the same conductivity type as the cathode 32, the effects of bandgap narrowing will be reduced and effectively eliminated. A thin p- type SiC epilayer 33 is then grown on the cathode 32 for forming a gate layer. This gate layer 33 is then followed by a thicker n " 6H-SiC drift epilayer 34 having a selected carrier density and thickness chosen to sustain a selected reverse and forward voltage of the thyristor 30. A heavily doped p + SiC epilayer 35 is then grown on the drift layer 34 for forming the anode. In another sample thyristor having the structure illustrated in Figure 3, and designed for 200 Volt capacity, the cathode layer 32 has a carrier density of about 10 19 cm "3 and a thickness of about 0.4 μm. The substrate 31 has a resistivity in the range of about 0.02-0.04 Ω-cm. The gate layer 33 has a carrier density of about 10 18 cm "3 and a thickness of about 0.5-0.6 μm. The drift layer 34 is somewhat thicker, about 2 μm, and has a carrier concentration of about 1.5xl0 17 cm "3 . The anode layer 35 has a carrier density of about 10 19 cm '3 and a thickness of about 0.8 μm. A deeper trench 41 than trench 21 of the first embodiment is formed by reactive ion etching ("RIE") through the p + anode layer 35 n " and drift layer 34 to the p-type gate layer 33 for establishing a gate contact 39 with the p-type gate layer 33. The gate layer 33 may be determined to have been reached during the etching process by electrically measuring from the backside of the wafer to the etched layer so as to detect a p-n junction. Ohmic contacts are then made with the n + substrate 31 with sintered Ni for forming a cathode contact 41 and with the anode p + layer 35 with sintered aluminum, aluminum-titanium alloy, platinum, or platinum-silicide for forming an anode contact 38 in a similar method as that described with reference to Figure 1. The operation of the thyristor 30 is also similar to the operation as described with reference to Figure 1 and the respective cathode, gate, drift, and anode layers. Figure 4 illustrates a schematic partial cross-sectional view of a third embodiment of the SiC thyristor 45 according to the present invention. This embodiment has the same structure as Figure 1, but with respective opposite conductivity type materials. The resulting structure has a physical substrate formed of n-type SiC as is generally most preferred. This SiC thyristor embodiment has an n-p-n-p four-layer structure with three p-n or n-p junctions. A first region 46 of n-type silicon carbide defines a substrate and a second region 47 of n-type silicon carbide adjacent the first region defines a cathode of the thyristor. A third region 48 of p-type silicon carbide adjacent the second region defines a drift region. A fourth region 50 of n-type silicon carbide adjacent the third region 48 defines a gate of the thyristor 45 and a fifth region 51 of p-type silicon carbide adjacent the fourth region 50 defines an anode of the thyristor 45. The third embodiment also preferably has an n-p-n-p four-layer structure on an n-type SiC substrate 46. In order to form the SiC thyristor 45 of the third embodiment, an n + SiC layer 47 is epitaxially grown on an n + SiC substrate 46 for forming the cathode of the thyristor 45. A p" SiC epilayer 48 is then grown on the cathode for forming a drift region, which sustains the high reverse and forward voltage of the thyristor 45. This drift layer 48 is then followed by an n-type 6H- SiC gate epilayer 50. A p + SiC epilayer 51 is then grown on the gate layer for forming the anode. A trench 57 is formed by reactive ion etching down through the anode layer 51 to the gate layer 50 for establishing a gate contact 55 with the n-type gate layer 50 as described above with reference to Figure 1. Ohmic contacts are also made with the n + substrate 46 for forming a cathode contact 56 and with the p + anode layer 51 for forming an anode contact 54. The operation of the thyristor 45 is also similar to the operation as described with reference to Figure 1 and the respective cathode, drift, gate, and anode layers. These thyristors 10, 30, 45 of the first, second, and third embodiments have an interdigitated configuration, as illustrated in Figure 5, which minimizes the effect of sheet resistance in the thin gate regions. The cathode is the emitter region, but in the first embodiment the cathode is a frontside contact and in the second embodiment the cathode is a backside contact. In the third embodiment, the top mesa portion is the anode. The interdigitated configurations use eight fingers (emitter region for Figure 1 and collector for Figures 2 and 3) with nine gate fingers surrounding them. For the structure of Figure 1, the cathode contact is made to the top n + layer. The eight fingers are about 5μm wide and 250μm long with an area of about 3.8xl0 "4 cm 2 , and the nine gate fingers are about lOμm wide and 265μm long. The gate contact to cathode mesa distance is about 2.5μm. The anode region is isolated by etching a mesa around the entire device down to the substrate with an area of about 1.05xl0 "3 cm 2 . Although RIE may be used for each of the respective embodiments of Figures 1, 3, and 4, other etching processes such as conduction-type selective etching, i.e., photoelectrochemical etching, may also be used for etching patterns in SiC and for providing conductivity selective etching stops (i.e., selective etching of n-type material which stops at an underlying p" layer or vice versa) . For this process, ohmic contact is made to the SiC layer. The SiC layer is then patterned, thereby leaving only the portions desired to be etched exposed. Either polyamide or black wax may be used as patterning materials. A photoresist may also be used for this purpose.The wafer is then placed in a Teflon cell, along with a platinum (Pt) counterelectrode and a saturated calomel reference electrode. The cell potential is controlled with a potentiostat. The electrolyte may be a HF:H 2 0:H 2 0 2 solution. Etching of n-type material occurs when the SiC is exposed to ultraviolet (UV) radiation. The light source may be a frequency doubled Ar+ laser at 257 nanometers (nm) focused to a 2-3 μm spot and rastered across the wafer. In the drawings and specification, there have been disclosed illustrated embodiments of the invention, and although specific terms are employed, they are used in a generic and descriptive sense only and not for the purposes of limitation, the scope of the invention being set forth in the following claims.

Claims: THAT WHICH IS CLAIMED IS: 1. A thyristor (10) capable of operating over a wide temperature range, the thyristor (10) comprising: an anode electrode (12) ; a gate (14) ; a cathode electrode (15) ; and ohmic contacts (18, 19, 20) positioned on surfaces of said gate (14) and at least one of said electrodes, the thyristor (10) characterized by: at least one of said gate (14) and said electrodes (12, 15) being formed of silicon carbide. 2. A thyristor (10) according to Claim 1, wherein said anode electrode (12) , gate (14) , and cathode electrode (15) are each formed of silicon carbide having a polytype selected from the group consisting of 3C, 2H, 4H, 6H, and 15R. 3. A thyristor (10) according to Claim 1 or 2, further comprising a silicon carbide drift region (13) positioned between said anode electrode (12) and said gate (14) , and said cathode electrode (15) being positioned adjacent said gate (14) . 4. A thyristor (45) according to Claim 1 or 2, further comprising a silicon carbide drift region (40) positioned between said cathode electrode (41) and said gate (50) , and said anode electrode (51) being positioned adjacent said gate (47) . 5. A thyristor (10) according to Claim 3, wherein: a first layer of silicon carbide having a first conductivity type defines said anode electrode (12) ; a second layer of silicon carbide having a second conductivity type positioned on said first layer defines said drift region (13) ; a third layer of silicon carbide having the first conductivity type positioned on said second layer defines said gate (14) ; and a fourth layer of silicon carbide having the second conductivity type positioned on said third layer defines said cathode electrode (15) . 6. A thyristor (10) according to Claim 5, wherein said anode electrode (12) further comprises a silicon carbide substrate (11) having the first conductivity type that supports the first conductivity- type first layer. 7. A thyristor (45) according to Claim 4, wherein: a first layer of silicon carbide having a first conductivity type defines said cathode electrode (41) ; a second layer of silicon carbide having a second conductivity type positioned on said first layer defines said drift region (48) ; a third layer of silicon carbide having the first conductivity type positioned on said second layer defines said gate (50) ; and a fourth layer of silicon carbide having the second conductivity type positioned on said third layer defines said anode (51) electrode. 8. A thyristor (45) according to Claim 7, wherein said cathode electrode (47) further comprises a substrate (46) formed of silicon carbide having the first conductivity type that supports said first conductivity type first layer. 9. A thyristor (10) according to Claim 1, 2, 5, 6, 7, or 8, wherein the surfaces of said gate (14) and at least one of said electrodes (12, 15) upon which said ohmic contacts (18, 19, 20) are positioned comprise commonly facing surfaces. 10. A thyristor (10) according to Claim 1, 2, 5, 6, 7, or 8, wherein the surfaces of said gate (14) and at least one of said electrodes (12, 15) upon which said ohmic contacts (18, 19, 20) are positioned comprise oppositely facing surfaces. 11. A thyristor (10) according to Claim 1 or 2, further comprising a substrate (11) upon which said anode electrode (12) is positioned for supporting said anode electrode (12) . 12. A thyristor (10) according to Claim 1 or 2, further comprising a substrate (11) upon which said cathode electrode (15) is positioned for supporting said cathode electrode (15) . 13. A thyristor (10) according to Claim 11, wherein said anode electrode (12) comprises a silicon carbide substrate (11) and an epitaxial layer (12) of silicon carbide positioned on said substrate (11) . 14. A thyristor (45) according to Claim 12, wherein said cathode electrode (41) comprises a silicon carbide substrate (46) and an epitaxial layer (47) of silicon carbide positioned on said substrate (46) . 15. A thyristor (10) according to Claim 5, 6, 7, or 8, wherein the first conductivity type comprises p-type silicon carbide and wherein the second conductivity type comprises n-type silicon carbide. 16. A thyristor (30) according to Claim 5, 6, 7, or 8, wherein the first conductivity type comprises n-type silicon carbide and wherein the second conductivity type comprises p-type silicon carbide. 17. A thyristor (10) according to Claim 2, 5, 6, 7, or 8, further comprising a passivation layer (16) positioned on exposed surfaces of the thyristor (10) . 18. A thyristor (45) according to Claim 7 or 8, further comprising a trench (57) formed in said anode electrode (51) and gate (50) layers for forming a gate contact (55) to said gate layer (50) . 19. A thyristor (10) according to Claim 5 or 6, further comprising a trench (21) formed in said cathode (15) electrode and gate layers (14) for forming a gate contact (19) to said gate layer (14) . 20. A thyristor (10) according to Claim 2, 5, 6, 7, or 8, further comprising mesa terminated peripheral edges (17) for confining a depletion region of the thyristor (10) when a voltage is applied to the thyristor (10) .

Inventors: EDMOND JOHN A, PALMOUR JOHN W, EDMOND, JOHN, A., PALMOUR, JOHN, W.
Applicants: CREE RESEARCH INC, EDMOND JOHN A, PALMOUR JOHN W, CREE RESEARCH, INC., EDMOND, JOHN, A., PALMOUR, JOHN, W.
Application year: 1994
Main classification: H01L29
IPC codes: H01L29