QUADRATURE OSCILLATOR

Abstract: An oscillator is constructed of NOR gates (61-64) in the manner of a non-linear circuit which is inherently unstable and which cycles sequentially through four distinct states at a rate determined by the constitution of the NOR gates.

Description: Title of the Invention QUADRATURE OSCILLATOR Field of the Invention This invention relates to a quadrature oscillator. Summary of the Invention According to the present invention there is provided a quadrature oscillator comprising first and second stages, each stage comprising first and second NOR gates, wherein the output of the first NOR gate of the first stage is connected as an input to the second NOR gate of each of the first and second stages; the output of the second NOR gate of the first stage is connected as an input to the first NOR gate of each of the first and second stages; the output of the first NOR gate of the second stage is connected as an input to the first NOR gate of the first stage and the second NOR gate of the second stage; and the output of the second NOR gate of the second stage is connected as an input to the second NOR gate of the first stage and the first NOR gate of the second stage. This oscillator is a non-linear circuit which is inherently unstable and which cycles sequentially through four distinct states at a rate determined by the constitution of the NOR gates. Preferably, each NOR gate comprises first and second input transistors each having a control node for receiving an input signal and a controllable path between an output node and a reference voltage, a diode-connected transistor connected between the output node and the reference voltage, and a current source connected to the output node. The rate through which the circuit cycles sequentially through four distinct states is then determined by the current generated by the current source. For this purpose, the current source can include a control node for receiving a control signal for altering the current generated by the current source. For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example to the accompanying drawings. Brief description of the drawings Figure 1 is a schematic diagram of a quadrature oscillator; Figure la is a transistor diagram of a NOR gate; Figure 2 is a transistor level diagram of the circuit of Figure 1; Figure 3 shows waveforms of signals generated during operation of the oscillator; Figure 4 is a circuit diagram of a buffer circuit; and Figure 5 is a diagram of waveforms illustrating the operation of the buffer circuit. Description of the preferred embodiment As illustrated in Figure 1, the quadrature oscillator comprises four NOR gates Gl to G . They are termed herein as follows: Gl - first NOR gate of the first stage; G2 - second NOR gate of the first stage; G3 - first NOR gate of the second stage; G4 - second NOR gate of the second stage. The output of NOR gate Gl is connected as an input to NOR gate G4 and to NOR gate G2. The output of NOR gate G2 is connected as an input to NOR gate Gl and to NOR gate G3. The output of NOR gate G3 is connected as an input to NOR gate G4 and to NOR gate Gl. The output of NOR gate G4 is connected as an input to NOR gate G3 and to NOR gate G2. Each NOR gate is implemented as shown in Figure la. That is, each NOR gate has first and second input transistors T1,T2 which are illustrated as n-channel MOS transistors. Input signals Inl,In2 are supplied to the gates of these transistors. The drain/source path of the transistors T1,T2 are connected between an output node Nout and a reference voltage Vref (ground in Figure la) . A diode connected transistor T3 is also connected between the reference voltage Vref and the output node Nout. Finally, a current source CS is connected between a supply voltage Vs and the output node Nout. The current source generates a current I under the influence of a control signal which is not shown. The current source can be implemented in any suitable fashion and in particular could take the form of a p-channel transistor gated by a control voltage. Figure 2 illustrates the circuit of Figure 1 implemented using NOR gates of the type illustrated in Figure la. The current sources are denoted CS1 to CS4. The first and second input transistors of the NOR gate Gl are referenced 10 and 12, the diode connected transistor is referenced 11. The first and second input transistors of the NOR gate G2 are referenced 13 and 15, the diode connected transistor is referenced 14. The first and second input transistors of the NOR gate G3 are referenced 19 and 21, the diode connected transistor is referenced 20. The first and second input transistors of the NOR gate G4 are referenced 16 and 18, the diode connected transistor is referenced 17. " " denotes the ratio between the size of the input transistors in each NOR gate to the diode connected transistor. m is the same in each of the NOR gates. For transistors of a common length, this ratio is the ratio of transistor widths. Output nodes of NOR gate Gl, NOR gate G2, NOR gate G3 and NOR gate G4 are referenced Nl through N4. Figures 3 illustrates waveforms occurring at these nodes. Operation of the oscillator will now be described taking a "0" level at approximately zero volts and a "1" level corresponding to the diode connected transistor in each NOR gate being conductive at just above the threshold voltage Vtn. 1) Assume node 1 is at "0", node 2 at "0", node 3 at "1". Transistors 16 and 18 are off, so node 4 is pulled up by its current-source CS4 until it reaches a "1". Transistor 15 now starts to discharge node 3, turning off transistor 12. This releases node 1 which starts to rise. Thus we have: Node 1 Node 2 Node 3 Node 4 rising "0" falling "1" 2) When node 1 reaches a "1", transistor 13 turns on and helps node 3 to a "0". Transistor 16 is also turned on, so node 4 starts to discharge and transistor 19 turns off. This releases node 2 which now starts to rise. Hence: Node 1 Node 2 Node 3 Node 4 rising "0" falling 3) When node 2 reaches a "1", transistor 18 turn helps node 4 to a "0". Transistor 10 is also turned on, so node 1 starts to discharge and transistor 13 turns off. This releases node 3 which starts to rise. Hence: Node 1 Node 2 Node 3 Node 4 falling "1" rising "0" 4) When node 3 reaches a "1", transistor 12 turns on and helps node 1 to a "0". Transistor 21 is also turned on, so node 2 starts to discharge and transistor 18 turns off. This releases node 4 which starts to rise. Hence: Node 1 Node 2 Node 3 Node 4 falling rising 5) When node 4 reaches a "1", transistor 19 turns on and helps node 2 to a "0". Transistor 15 is also turned on, so node 3 starts to discharge and transistor 12 turns off. This releases node 1 which starts to rise. Hence: Node 1 Node 2 Node 3 Node 4 rising falling This is the same state as at the start of 2) above, so the oscillation continues. The rising slew rate of an oscillator node is determined by total node capacitance and the current through the current-source. The falling slew rate is determined by total node capacitance, current through the current-source and the parameter "m" . If "m" = 2, then falling rates are the same as rising rates, and the waveforms look like those in Figure 3. Thus, at each of the nodes an oscillating signal is produced. An n-channel transistor driven by the signal at any one of the nodes will only be conducting for 25% of the cycle. For some applications, it is desirable to provide current for 50% of the cycle. This requirement can be met by using a low-voltage inverting gain stage to buffer the oscillator signal, and ensuring that the speed of the buffer stage is the same as the speed of the oscillator stages. A simple way to match the speeds is to use a partial oscillator stage operating under the same conditions as the oscillator, i.e. to use the same transistor sizes and currents as in the oscillator stages. It is then only necessary to match the total node capacitance to ensure that the slew rates are identical. Figure 4 is a transistor diagram of a suitable buffer circuit which comprises an input transistor T5 which receives at its gate a signal from a node of the oscillator stage and whose drain/source path is connected between an output node Nout and a reference voltage Vref (ground in Figure 4). The buffer circuit also includes a diode connected transistor T6 connected between the output node and the voltage reference Vref and a current source CS generating a current I between a supply voltage Vs and the output node. The output node can be used to drive a CMOS converter such as that described in our copending Application No. (Page White & Farrer Ref. ), the contents of which are herein incorporated by reference. In Figure 4, once again "m" denotes the ratio between the transistor sizes of transistor T5 and transistor T6. If m=2, waveforms for the circuit are as shown in Figure 5. It can be seen that the input waveform is only high (and therefore able to turn on an n-channel transistor) for 25% of the period. However, the output waveform is high for almost 50%, so an n-channel transistor driven by the buffer circuit will conduct for 50% of the cycle. Use of a buffer stage such as this also effectively isolates the oscillator from disturbances due to noise on the CMOS power supply. Frequency stability is therefore greatly improved.

Claims: CLAIMS : 1. A quadrature oscillator comprising first and second stages, each stage comprising first and second NOR gates, wherein: the output of the first NOR gate of the first stage is connected as an input to the second NOR gate of each of the first and second stages; the output of the second NOR gate of the first stage is connected as an input to the first NOR gate of each of the first and second stages; the output of the first NOR gate of the second stage is connected as an input to the first NOR gate of the first stage and the second NOR gate of the second stage; and the output of the second NOR gate of the second stage is connected as an input to the second NOR gate of the first stage and the first NOR gate of the second stage. 2. A quadrature oscillator according to claim 1, wherein each NOR gate comprises first and second input transistors each having a control node for receiving an input signal and a controllable path between an output node and a reference voltage, a diode-connected transistor connected between the output node and the reference voltage, and a current source connected to the output node. 3. A quadrature oscillator according to claim 2, wherein the current source is controllable to adjust the rising and falling slew rates of signals generated by the oscillator. 4. A quadrature oscillator according to claim 2 or 3, wherien the ratio of size between the first and second input transistor and the diode connected transistor can be selected to adjust the falling slew rate of a signal generated by the oscillator. 5. A quadrature oscillator according to any preceding claim which includes a buffer circuit connected to receive a signal generated by the oscillator which is high over 25% of a cycle and to supply a buffered signal which is high over 50% of a cycle. 6. A quadrature oscillator according to claim 5, wherein the buffer circuit comprises a partial oscillator stage operating under the same conditions as a stage of the oscillator thereby ensuring that the buffer delay matches the oscillator stage delay.

Inventors: HALL ANDREW MENDLICOTT, MONK TREVOR KENNETH, HALL, ANDREW, MENDLICOTT, MONK, TREVOR, KENNETH
Applicants: HALL ANDREW MENDLICOTT, INMOS LTD, MONK TREVOR KENNETH, HALL, ANDREW, MENDLICOTT, INMOS LIMITED, MONK, TREVOR, KENNETH
Application year: 1994
Main classification: H03K3
IPC codes: H03K3, H03K5