Format detector for a videosignal receiver

Abstract: A film-to-video format detector (24) for a digital television receiver (10). The detector (24) receives pixel data from a current field and a second preceding field. It determines a set of pixel difference values, sums them to obtain a field difference value, and compares the field difference value to a threshold. These steps are repeated to obtain a series of field difference indicators. This series is analyzed to determine whether it has a pattern corresponding to a film-to-video format.

Description: TECHNICAL FIELD OF THE INVENTION This invention relates to television receivers, and more particularly to a digital format detector for a receiver of an incoming video signal that detects when the video signal is formatted by means of a film conversion process. BACKGROUND OF THE INVENTION It is often desired to display a movie originally recorded on film by means of a television broadcast. In order to comply with television broadcast field rates, some sort of film-to-video conversion must be performed. Typically, a movie is recorded and displayed at a frame rate of 24 frames per second. However, television broadcasts use a different rate, such as the 59.94 field per second rate of the NTSC standard where every two fields are interlaced and comprise one frame. One method of converting film rates to television field rates is referred to as the "3:2 pulldown" scanning method. A first film frame is scanned twice, then a second film frame is scanned three times, the next frame twice, etc. To accommodate the fact that the NTSC vertical scan period is slightly less than 60 fields per second, the actual display rate may be slowed slightly. At the receiving end of television broadcasts, a recent development has been the conversion of the incoming television signal into digital data for processing. The processing includes compensation to overcome the visual artifacts perceived by the viewer as a result of motion in the scene being displayed. Although various processing techniques have been developed for compensating the effects of motion between interlaced television fields, these methods are not designed for film-to-video formats. It is therefore necessary to detect when an incoming signal has a 3:2 pulldown format so that appropriate motion compensation processing can be performed. From EP-A-0 343 728 a method of and arrangement for motion detection in an interlaced television picture obtained after film-to-television conversion is known. The motion detection is based on picture signal value comparisons between picture elements in consecutive, interlaced television pictures, motion or no motion, respectively being determined in dependence on the fact whether comparison results exceed or do not exceed a threshold value. SUMMARY OF THE INVENTION According to one aspect of the present invention, there is provided digital format detector for a receiver of an incoming video signal, comprising the features defined in claim 1. According to another aspect of the present invention, there is provided a method of detecting the format of an imcoming video signal comprising the steps defined in claim 9. A technical advantage of the invention is that it permits television data processing to be optimized for the format of the incoming data. The invention is useful for any television signal representing film that has been scanned such that the frames are repeated in a sequence to result in a desired movie-frame to video-field ratio. A format detector in accordance with the invention can be easily integrated with motion detection logic used for de-interlacing algorithms of standard television formats. This permits a digital processor to perform real-time switching to whatever pixel processing algorithm is most appropriate for the data being received. Further aspects of the invention are defined in the claims. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 illustrates a segment of a movie film being scanned for broadcast as an NTSC television signal. Figure 2 is a block diagram of the basic components of a digital television receiver. Figure 3 illustrates the basic steps of detecting a 3:2 pulldown format. Figure 4 illustrates patterns of field difference indicators resulting from a 3:2 pulldown format. Figure 5 illustrates patterns of field difference indicators resulting from standard video format. Figure 6 is a block diagram of a format detector. Figure 7 is a state diagram illustrating how a series field difference indicators is analyzed. DETAILED DESCRIPTION OF THE INVENTION Figure 1 illustrates a segment of movie film being scanned for broadcast as an NTSC television signal. As indicated, the film displays 24 frames per second. Frame 1 has been scanned twice to make two fields of the television signal. Frame 2 has been scanned three times, Frame 3 twice, etc. The result is a television signal having 60 frames per second, which approximates the 59.94 field per second rate of the standard NTSC format. This process is referred to as "3:2 pulldown scanning". Although the above description is in terms of 3:2 pulldown scanning to an NTSC television signal, the same concepts apply to scanning movie films to other television formats. For example, for a PAL broadcast of 50 fields per second, a film-to-video ratio of 2 television fields per movie frame might be used. For this reason, the 3:2 pulldown scan format is referred to generally herein as a "film-to-video format", characterized by the fact that source image frames are scanned in a periodic sequence that results in a desired frame-to-field ratio. In the example of this description, the desired ratio is: 60 24 = 5 2 . For integer frame numbers, this is equivalent to five frames for every two fields, with the best symmetry being accomplished with 3:2 pulldown scanning. Motion in the scene that was originally filmed is indicated if there is a change between adjacent fields. Those fields that represent the same movie frame will have no motion. However, at every boundary where a different movie frame has been scanned, the scene may change and there can be motion. When the television receiver includes digital processing components, some sort of motion compensation processing can be performed to prevent the viewer from perceiving visual artifacts. However, the best type of processing depends on the format of the digitized television signal. In other words, the same processing algorithm might not be the best algorithm for data that represents 3:2 pulldown format as would be used for standard NTSC data. Figure 2 is a block diagram of the basic components of a digital television receiver 20. Only those components significant to main-screen pixel data processing are shown. Other components, such as might be used for processing synchronization and audio signals or secondary screen features, such as closed captioning, are not shown. A comprehensive description of a DMD-based digital television system is set out in U.S. Patent No. 5,079,544, entitled "Standard Independent Digitized Video System", and in U.S. Patent No. 5,526,051, entitled "Digital Television System", both assigned to Texas Instruments Incorporated, and both incorporated herein by reference. U.S. Patent No. 5,278,652, entitled "DMD Architecture and Timing for Use in a Pulse-Width Modulated Display System", describes a method of formatting video data for use with a DMD-based display system and a method of modulating bit-planes to provide varying pixel brightness. The use of a DMD-based display system with a color wheel to provide sequential color images is described in U.S. Patent No. 5,233,385 entitled "White Light Enhanced Color Field Sequential Projection". These patent applications are assigned to Texas Instruments Incorporated, and incorporated herein by reference. As an overview of the operation of receiver 20, signal interface unit 21 receives an analog video signal and separates video, synchronization, and audio signals. It delivers the video signal to A/D converter 22a. The data is then delivered to Y/C separator 22b, which separates the luminance ("Y") data from the chrominance ("C") data. In Figure 2, the signal is converted to digital data before Y/C separation, but in other embodiments, Y/C separation could be performed before A/D conversion, using analog filters. The separated Y and C data are delivered to field buffer 23. As indicated in Figure 2, receiver 20 is also capable of receiving a stream of video data. In this case, the data is delivered to field buffer 23, without the need for sampling or color separation. As explained below, the determination of whether there is motion between two fields requires a comparison of pixel data from a current field with pixel data from a second preceding field. Field buffer 23 permits preceding-field data to be stored while current-field data is incoming. Because the incoming data might represent interlaced fields, field buffer 23 has a capacity to store three fields so that pixel data from a current field can be compared to pixel data from a second preceding field. For purposes of this description, these fields are identified as follows: current field field n second preceding field n-2 . Format detector 24 receives preceding-field data from field buffer 23 and current field data from Y/C separator 22b. Format detector 24 is constructed and operated in accordance with the invention, and further described below in connection with Figures 4 - 7. Format detector 24 delivers a control signal to processor system 25 that indicates whether the incoming data represents a moving scene and whether it has a 3:2 pulldown format. Processing system 25 performs various pixel data processing tasks. These tasks include motion compensation, with the appropriate algorithm depending on the format of the data, as indicated by the control signal from format detector 24. In general, the motion compensation algorithms appropriate for standard NTSC data are not appropriate for film-to-video data. Thus, the control signal from format detector 24 controls processor system 25 so that it performs an appropriate algorithm. In addition to movie motion compensation or de-interlacing, processor system 25 performs other processing tasks to prepare the pixel data for display. These tasks may include scaling, color space conversion, and picture quality control. Although not explicitly shown in Figure 2, processor system 25 includes whatever memory is required for proper operation, including a frame memory for providing display-ready data to display system 26. Display system 26 could be a standard CRT display system, in which case the pixel-frame data is converted to analog form for scanning to the display screen. Alternatively, display system 26 could be a spatial light modulator (SLM) system, in which the display device has an array of pixel elements that can emit or reflect light simultaneously. For SLM displays, each image frame is generated by addressing pixel elements rather than by scanning a CRT screen. Image frames are time-divided into bit-planes, where each bit-plane represents pixel values of the same bit weight. For example, where the pixel data has 24 bits, 8 bits for each color, there would be 8 bit-planes for each color. The color data can be displayed sequentially with a color wheel or combined from multiple SLMs. A type of SLM is the digital micro-mirror device (DMD) developed by Texas Instruments Incorporated. Details of a suitable DMD are described in U.S. Patent No. 4,956,619, entitled "Spatial Light Modulator", assigned to Texas Instruments Incorporated, which is incorporated by reference herein. Figure 3 illustrates the basic steps of the invention. In step 31, pixel values of a current field and a second preceding field are compared. A field difference value greater than zero indicates a change between the fields being compared. In step 32, the field difference value is compared to a threshold value, T, to make sure that the change is not due simply to noise. The result of step 32 is a field difference indicator. For purposes of this description, a field indicator value of "1" represents a change between the current field and the second preceding field. An indicator value of "0" represents no change between these fields. Steps 31 and 32 are repeated to obtain a series of field indicators. In step 33, the series of field indicators is analyzed. As explained below, the result of the analysis is whether the incoming data has a 3:2 pulldown format with motion, a standard format with motion, or either format with no motion. Additional analysis will also indicate whether or not the incoming data has a standard format with motion. As steps 31 and 32 are repeated, step 33 is repeated. In this manner, the analysis is updated as the series changes with changing data. Figure 4 illustrates series of field indicators for 3:2 pulldown, with and without motion. If there is motion, all field indicators are "1" except when the comparison is between two even fields or two odd fields of the same movie frame. Thus, the series follows a 0,1,1,1,1,0,1,1,1,1... pattern. When there is no motion, the series has a 0,0,0,0... pattern. Figure 5 illustrates series of field indicators for standard video, with and without motion. If there is motion, all field indicators are "1". If there is no motion, all field indicators are "0". For standard video that has random periods of motion and no motion, the result will be a random pattern of 0's and 1's. Figure 6 illustrates one embodiment of format detector 24. Format detector operates continuously and in real time, so that any format changes in the incoming signal will be detect and a real-time control signal delivered to processor 25. By "real-time" is meant sufficiently fast to as to provide realistically moving images. Pixel comparator 61 receives two pixel values for the same pixel position. Typically, the pixel values are the luminance (Y) values. In other embodiments of the invention, format detector 25 might use chrominance ("C") as well as, or instead of, luminance data to detect motion. One value is for a current field, and the other for a second preceding field. These values are illustrated as Y field n, pixel i and Y field n-2, pixel i , respectively. The i value increments according to the number of pixels per field being compared. Pixel comparator 61 compares the two pixel values and generates a pixel difference value. For example, where the pixel data represents Y-U-V color space, each pixel is represented by 24 bits of data, 8 of those representing luminance (Y) data. These 8 bits from the current and second preceding fields are compared. Referring again to Figures 5 and 6, if there is no motion, all comparisons are between the same odd-field or even-field data, and the field difference value is 0. However, if there is motion, the comparisons are between two different fields, and result in a non-zero pixel difference value, except in the case of every fifth field of data having a 3:2 pulldown format. The absolute value of the pixel difference value may range from 0 to 255. If a dark portion of the scene has moved across a bright background, the pixel difference value might be as high as 255. Or a bright portion might move across a dark background for a pixel difference value as low as -255, whose absolute value is 255. Adder 62 sums the absolute values of the pixel difference values delivered to it by comparator 61. The result is a field difference value, which indicates the level of change, if any, between the current and second preceding fields. In the embodiment of this description, pixel comparator 61 compares every pixel in the fields and the summation generated by adder 62 is a sum of difference values from every pixel. However, in other embodiments, comparator 61 might compare fewer than every pixel per field. In general, the function of pixel comparator 61 and adder 62 is to deliver a difference value that indicates whether there is motion between fields. A threshold comparator 63 compares the field difference value to a predetermined threshold. This comparison ensures that the difference value represents more than noise. The output of threshold comparator 63 can be as simple as a "yes/no" signal, which indicates whether there is motion between fields. Sequence analyzer 64 receives the output of threshold comparator 63 and determines whether the "yes/no" values follow any one or more format patterns. In the example of this description, sequence analyzer 64 might receive a serial string of data with the following pattern: 1,1,1,1,0,1,1,1,1,0.... This pattern indicates a 3:2 pulldown format. The output of sequence analyzer 64 is a format control signal, delivered to processing system 25. This signal indicates the format of the pixel data so that an appropriate pixel processing algorithm can be performed. Figure 7 is a state diagram that illustrates one method for analyzing the field indicator values. A first indicator value is received at State A. After State B or State C, a pattern of 0,0 indicates no motion, whereas patterns of 0,1 or 1,0 or 1,1 can indicate either random motion of a standard video format or a 3:2 pulldown format. A field indicator of 0 at State D or State E or a field indicator of 1 at State E eliminates the 3:2 pulldown format and indicates random motion. However, after a series of five field indicators are received at State F, a pattern of 1,1,1,1,0 indicates a 3:2 format. Another method for analyzing the field indicator values could include a step of storing any five field indicator values in a memory of sequence analyzer 64. Sequence analyzer 64 would then determine whether these five values have any of the following patterns: 0,1,1,1,1 1,0,1,1,1 1,1,0,1,1 1,1,1,0,1 1,1,1,1,0 These patterns indicate that the incoming data has a 3:2 pulldown format. Other analysis methods could be implemented with sequence analyzer 64. The common characteristic is the recognition of the pattern resulting from comparing current fields and second preceding fields, when the incoming data has a 3:2 pulldown format. The implementation of the various components of format detector 24 could be as simple as a combination of commercially available logic devices, programmed to perform the logic functions described herein. Or, format detector 24 could be a processor with instruction-based programming. In the latter case, the functions of format detector 24 could be performed by the same processor as used to implement processing system 25.

Claims: A digital format detector for a receiver of an incoming video signal, comprising: a pixel comparator (61) for comparing data values of pixels of a current field of said video signal with data values of corresponding pixels of a second preceding field of said video signal, thereby obtaining a set of pixel difference values; an adder (62) for adding together the absolute values of said set of pixel difference values, thereby obtaining a field difference value; a threshold comparator (63) for comparing said field difference value to a predetermined threshold, thereby generating a binary field difference indicator; and a sequence analyzer (64) for determining whether a series of field difference indicators follows a recognizable pattern. The format detector of claim 1, wherein said pixel comparator (61) is a logic circuit for calculating the difference between two pixel values. The format detector of claim 1, wherein said pixel comparator (61) is a processor programmed to calculate the difference between two pixel values. The format detector of any preceding claim, wherein said adder (62) is a logic circuit. The format detector of any of claims 1 to 3, wherein said adder (62) is a processor programmed to add the absolute values of said pixel difference values. The format detector of any preceding claim, wherein said threshold comparator (63) is a logic circuit. The format detector of any of claims 1 to 5, wherein said threshold comparator (63) is a processor programmed to compare said field difference value with said predetermined threshold. The format detector of any preceding claim, wherein said sequence analyzer (64) is a logic circuit. A method of detecting the digital format of an incoming video signal, comprising the steps of receiving a first pixel data value from a pixel of a current field of said video signal; receiving a second pixel data value from the corresponding pixel of a second preceding field of said video signal; calculating (61) the difference between said first and second pixel values to obtain a pixel difference value; repeating said receiving steps and said calculating step for a predetermined number of pixels; summing (62) the absolute values of the pixel difference values obtained in said repeating step to obtain a field difference value; determining (63) whether said field difference value exceeds a predetermined threshold to obtain a binary field difference indicator; repeating all of the above steps to obtain a series of field difference indicators for a continuous series of fields; and analyzing (63) said series of field difference indicators to determine whether it has a pattern corresponding to a film-to-video conversion. The method of claim 9, further comprising receiving said pixel data values as luminance values. The method of claim 9 or claim 10, further comprising carrying out all of steps at a real-time image generation rate. The method of any of claims 9 to 11, further comprising repeating said receiving and calculating steps for fewer than the number of pixels per field. The method of any of claims 9 to 12, wherein said analyzing step further comprises determining whether said series of field indicators has a pattern corresponding to a scene having no motion. The method of any of claims 9 to 13, wherein said analyzing step further comprises determining a format state as each field indicator is received. The method of any of claims 9 to 14, wherein said analyzing step further comprises storing a set of consecutive indicators and determining if said set of field indicators matches one or more stored patterns. A digital processing system for a receiver (20) of a video signal, comprising: a field buffer (23) for storing pixel data from at least three fields of data of said video signal; a format detector (24) according to claim 1 for detecting the format of said video signal; and a processing system (25) for receiving said pixel data and for receiving a format control signal from said format detector (24), and for processing said pixel data in accordance with said format control signal. The system of claim 16, further comprising an analog to digital converter (22a) for converting said video signal to said pixel data. The system of claim 16 or claim 17, further comprising a color separation unit (22b) for separating said pixel data into a luminance component and chrominance components. The system of any of claims 16 to 18, wherein said sequence analyzer determines whether said series of field difference indicators has a pattern resulting from a scene with no motion. The system of any of claims 16 to 19, further comprising a spatial light modulator (26) for receiving bit-planes of data from said processing system (25) for display.

Inventors: GOVE ROBERT J, MARSHALL STEPHEN W, MEYER RICHARD C, GOVE, ROBERT J., MARSHALL, STEPHEN W., MEYER, RICHARD C.
Applicants: TEXAS INSTRUMENTS INC, TEXAS INSTRUMENTS INCORPORATED
Application year: 1994
Main classification: H04N5
IPC codes: H04N5, H04N7