METHOD AND STRUCTURE FOR SUPPRESSING CHARGE LOSS IN EEPROMs/EPROMs AND INSTABILITIES IN SRAM LOAD RESISTORS

Abstract: Suppression of charge loss and hot carrier degradation in EEPROMs and EPROMs, and of instability in the polysilicon pull-up resistors (R1, R2, 14) associated with SRAMs is achieved by the inclusion of at least one layer of silicon-enriched oxide (26, 28, 30) in the MOS structure. In such MOS structures, the silicon-enriched oxide layer (26, 28, 30) may be disposed immediately beneath the interlayer dielectric layer (16), or immediately beneath the inter-metal oxide layer (20), or immediately beneath the passivation layer (24), or in any combination of these locations. Each silicon-enriched oxide layer (26, 28, 30) has a refractive index of at least about 1.50, and preferably contains at least about 10<17> per cm<3> dangling bonds.

Description: METHOD AND STRUCTURE FOR SUPPRESSING CHARGE LOSS IN EEPROMs/EPROMS AND INSTABILITIES IN SRAM LOAD RESISTORS PREDECESSOR APPLICATIONS This application corresponds to United States Patent application serial no. 07/860,370 (filed March 30, 1992), which application issued as United States Patent no. on , 1993. Said application serial no. 07/860,370 was a continuation-in-part of United States Patent application serial no. 07/794,922 (filed November 20, 1991 ), which was a continuation- in-part of United States Patent application serial no. 775,085 (filed October 1 1 , 1991 ) of United States Patent application serial no. 07/476,089 (filed March 5, 1990), which application issued as United States Patent no. 5,057,897 on October 15, 1991 . FIELD OF THE INVENTION The present invention relates generally to fabricating semiconductor integrated circuit ("IC") MOS and MOS storage devices, and more particular- ly to a method and structure providing internal passivation to suppress hot carrier degradation in MOS devices, to suppress charge loss in memory devices such as electrically programmable read only memory ("EEPROM") devices and electrically erasable and programmable read only memory ("EPROM") devices, and to preserve stability of pull-up resistors in static random access memory ("SRAM") devices. BACKGROUND OF THE INVENTION Metal-oxide-silicon ("MOS") devices in general and MOS memory devices in particular can suffer performance and reliability degradation from a number of sources. For example, all MOS devices can suffer from hot carrier degradation. Memory devices such as electrically programmable read only memory ("EEPROM") devices, electrically erasable and programmable read only memory ("EPROM") devices also can suffer from charge loss, which affects their ability to reliably store data. Static random access memory ("SRAM") devices can suffer from trapped mobile carriers that affect the stability of associated polysilicon pull-up resistors, which renders accurate data readout difficult. Before examining the nature of these problems and such solutions as are known in the art, it is helpful to briefly review the fabrication of MOS devices, including memory devices. MOS integrated circuits typically provide many MOS devices fabricated on a substrate, with electrical isolation between adjacent devices provided by a field oxide layer. Typically a semiconductor layer comprising active source and drain regions for the MOS devices is covered by gate oxide regions, which regions are in turn covered by first polysilicon gate deposits (commonly called "polysilicon 1 " or "poly 1 " level gates). In charge storage memory devices such as EEPROMs and EPROMs, second polysilicon gate regions are also formed (known as "polysilicon 2" or "poly 2" level gates), overlying the first gate regions. An inter-gate oxide separates the two gate levels. An interlayer dielectric ("ILD") such as boron phosphorous silicate glass ("BPSG") is then formed to insulate the gate regions from an overlying first level of conductive traces (commonly called "metal 1 "). An inter-metal-oxide ("IMO") layer is then provided to insulate the layers thus described from an overlying second level of conductive metal traces (commonly called "metal 2"). The IMO layer typically includes a spin-on- glass ("SOG") layer that may be organic. The SOG layer is applied as a liquid to planarize or even-out the topography, primarily the valleys created by the underlying metal traces. Finally, an outermost passivation layer is formed to protect the underlying integrated circuit from external sources of degradation. This outermost or "topside" layer typically includes a plasma enhanced chemical vapor deposi¬ tion ("PECVD") of silane or tetra-ethyl-ortho-silicade ("TEOS") oxide. Although the outermost passivation layer provides some protection against external sources of degradation, the underlying MOS devices are also susceptible to internal degradation. Sources of internal degradation include charge buildup, charge trapping, and the relatively large electric fields induced by backend processing. Some sources of internal degradation have been successfully dealt with. For example a detrimental field-inversion can result from hydrogen in a nitride passivation layer migrating downward into a carbon-bearing layer such as an organic SOG layer. The resultant H-C interaction forms positive charges (or species) that can impress a voltage in excess of a substrate threshold voltage across the isolation channel oxide. The resultant isolation breakdown can invert the substrate beneath the affected oxide layer, thus permitting the flow of undesired inter-device leakage current. Hot carrier degradation can also result from such interaction. The above-referenced U.S. patent no. 5,057,897 discloses the use of a silicon-enriched oxide beneath the passivation layer to reduce such parasitic leakage. Preferably the silicon-enriched oxide is formed within the IMO layer on either side of the SOG. Dangling bonds associated with the silicon- enriched oxide trap or neutralize the charge, minimizing the formation of parasitic transistors and leakage paths due to field inversion. However due to a variety of mechanisms, undesired charges can be impressed on any of the dielectric layers, which charges need not originate from any interaction between a nitride passivation layer and an organic SOG layer. The above referenced application serial no. 775,085 discloses the use of one or more amorphous silicon layers to further trap or neutralize such charges that could otherwise contribute to inversion of isolation field oxides . Such amorphous silicon layers may be formed on either side of an SOG layer, and/or on either side of the BPSG layer. As such, the region wherein charges are trapped or generated preferably lies above the amorphous-silicon layer(s). Hot carrier reliability affects all MOS devices, and can be important in MOS memory devices. Hot carrier lifetime depends upon device structure, doping densities, gate oxide thicknesses, the strength of applied fields, and the like. Long hot carrier lifetime is desired (i.e., months or years), but as noted fabrication process steps including backend steps can shorten hot carrier lifetime, with the result that MOS memory devices suffer performance and reliability degradation. As MOS device sizes shrink and packing densities increase, there is an increase in the magnitude of the electric field to which the MOS devices are exposed. Unfortunately these increased field intensities create ionization regions wherein valence bonds are too easily broken. Hot carriers injected into these regions can readily damage the gate oxide-substrate interface by breaking these bonds. The result is that holes and electrons become trapped within the gate oxide. These trapped charges can undesirably alter and render less stable the MOS device characteristics including threshold voltage, conductance, and drive current levels. In addition, the increased use of plasma-assisted etching and deposition processing can further degrade hot electron reliability, primarily affecting hot carrier trapping. It is known to use lightly doped drain structures to somewhat improve hot carrier lifetimes by reducing the electric fields to which a MOS device is subjected. However backend high voltage plasma deposition or etching processes, and the presence of SOG layers can still degrade hot carrier lifetime. The above-referenced United States patent application no. 07/794,922 discloses the use of silicon-enriched layers to provide a measure of internal passivation from backend induced hot carrier degradation. The silicon-enriched layers are disposed beneath any layer that may be the source of moisture, carbon and hydrogen, for example beneath each of the BPSG, SOG and passivation layers. Needless to say, reliable data retention and data readout is all important in MOS memory devices. Unfortunately the performance and reliability of memory devices is subject to degradation from many sources, including those described above. For example, in EEPROMs and EPROMs, charged impurity ions can penetrate the BPSG layer, where they are attracted to the floating gate used to store data, thus degrading data retention. Memory data retention can also be adversely affected by effects remote from the floating gate, due to mechanisms not entirely understood at present. Although providing increased phosphorus content in the ILD is known to retard charge loss, further measures are still needed to produce EEPROMs and EPROMs that can reliably store data for long periods of time. Similarly, further measures are needed to protect SRAM data readout from migrating species induced instability of the pull-up resistors. While the above-described patent and two pending patent applications disclose solutions to some of the problems affecting MOS device performance, further solutions are desired, especially with respect to MOS memory devices. What is needed is a method and structure for internally passivating MOS devices including memory devices against backend- processing induced degradation. Such method and structure should suppress charge loss in EPROM/EEPROM devices, and enhance stability of polysilicon load resistors in SRAM devices. The present invention discloses such methods and structures. SUMMARY OF THE INVENTION In summary, within a MOS device, the present invention suppresses charge loss and hot carrier degradation resulting from backend processing. Charge loss is minimized and hot carrier lifetime protected by including one or more layers of silicon-enriched oxide within the memory device structure. Hot carrier lifetime improvement exceeds approximately one order of magnitude contrasted to similar structures without at least one silicon-enriched oxide layer according to the present invention. In EEPROMs and EPROMs, charge loss including loss in the floating gate region is reduced, and in SRAMs instability in the polysilicon pull-up resistors is reduced. According to the present invention, a layer of silicon-enriched oxide is disposed adjacent and immediately beneath the interlevel dielectric layer, and/or adjacent and immediately beneath the inter-metal oxide layer, and/or adjacent and immediately beneath the passivation layer. Preferably each such layer of silicon-enriched oxide contains at least about 10 17 per cm 3 dangling bonds. In an SRAM embodiment, the pull-up resistors formed at the first polysilicon level (as is the MOS device gate) are covered by at least one and perhaps three such layers of silicon-enriched oxide. So situated, the pull-up resistors receive protection from the effects of migrating species present in layers above the associated active MOS device and resistor. The result is that such impurities have relatively little effect on the conductance of the polysilicon comprising the pull-up load resistors, and thus a more stable resistor results. This improved resistor stability enables a more stable voltage readout of data levels stored in the SRAM. In EEPROM and EPROM devices, both the poly 1 and poly 2 level gates are covered by at least one and perhaps three such layers of silicon-enriched oxide. So situated, the gates and especially the floating gate used to store data, are protected from hot carriers and from charge loss. Other features and advantages of the invention will appear from the following description in which the preferred embodiments have been set forth in detail in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS FIGURE 1 A is a schematic of a portion of an MOS SRAM array; FIGURE 1 B is a cross-section of a MOS semiconductor implementation of a portion the circuit of FIGURE 1 A; FIGURE 2A is a schematic of a MOS memory device such as an EEPROM or EPROM; FIGURE 2B is a cross-section of a MOS semiconductor implementation of the device depicted in FIGURE 2A; FIGURE 3A is a flowchart for manufacturing the structure of FIGURE 1 B; FIGURE 3B is a flowchart for manufacturing the structure of FIGURE 2B. DESCRIPTION OF THE PREFERRED EMBODIMENTS Figure 1 A depicts a static random access memory ("SRAM") that includes typically polysilicon pull-up load resistors R 1 f R 2 coupled respectively to the drain terminals of NMOS devices M1 , M2. For reliable data readout from an array of such SRAMs, it is important that a close tolerance be maintained between all of the pull-up resistors. Unfortunately migrating species within layers above the active MOS device can become trapped, undesirably affecting the conductivity and stability of polysilicon pull-up load resistors in SRAMs. The resultant poor tolerance in pull-up resistors can lead to erroneous voltage readouts that degrade SRAM performance and reliability. Figure 1 B is a semiconductor cross-section showing a preferred implemen¬ tation of a portion of what is shown in Figure 1 A, namely M1 and R The layers depicted in Figure 1 B are formed using conventional semiconductor fabrication techniques well known to those skilled in the relevant art. Such techniques include chemical vapor deposition, high temperature oxidation, photolithographic patterning, and the like. Not depicted are vias or vertical interconnections, which form no part of the present invention. A p-type silicon substrate 2 is implanted with n-type dopants to create source 4 and drain 6. Channel stop and field oxide regions, collectively depicted as 8, are grown or deposited to provide electrical isolation between adjacent devices such as transistor M1 on the substrate. A gate oxide layer 10 is grown and a typically polysilicon/polycide gate 12 is formed over the substrate channel region generally between the source and drain regions 4, 6. Commonly this gate layer 12 is called the first polysilicon or "poly 1 " level. Collectively source and drain regions 4, 6 and the portion of substrate 2 therebetween will be referred to as the active region, which together with gate 12 comprise MOS field effect transistor M1 . It is to be understood that other substrate, dopant types and materials could be used instead of what has been and will be described. In Figure 1A the load resistor R 1 f depicted as 14, is preferably deposited at the first polysilicon level during the same processing step that creates gate 12. With reference to Figure 3A, the processing steps described above are depicted collectively as step 50. An interlayer dielectric ("ILD") 16 is deposited over the various elements formed from the first layer of polysilicon. The ILD deposition is shown as step 54 in Figure 3A. (Step 52 will be described below.) The ILD commonly includes boron phosphorous silicate glass ("BPSG") and insulates the level containing gate 12 and the polysilicon load resistor from an overlying first layer of conductive traces 18 (commonly called "metal 1 "). The metal 1 deposition is shown as step 56 in Figure 3A. A layer of inter-metal-oxide ("IMO") 20 is then formed over the ILD and first metal layers, which process is depicted as step 60 in Figure 3A. (Step 58 will be described below.) As noted, the IMO layer 20 typically includes a spin-on-glass ("SOG") layer that, planarizes or evens out the underlying topography. A second layer of conductive traces 22 (commonly called "metal 2") is formed over the IMO, shown as step 62 in Figure 3A. Finally, a protective uppermost passivation layer 24 is formed over the entire inte¬ grated circuit thus formed, this process depicted as step 68 in Figure 3A. (Step 64 will be described below.) Passivation layer 24 commonly includes an enhanced chemical vapor deposition ("PECVD") of silane or tetra-ethyl- ortho-silicade ("TEOS") oxide. According to the present invention, one or more layers of silicon-enhanced oxide 26, 28, 30 are included in the integrated circuit being formed. With reference to Figure 1 B, one such layer 26 may be disposed adjacent and immediately beneath the ILD layer 16, formation of this layer depicted as step 52 in Figure 3A. Another such layer 28 may be disposed adjacent and immediately beneath the IMO layer 20, shown as step 58 in Figure 3A. A third such layer 30 may be disposed immediately beneath the passivation layer 24, this process shown as step 64 in Figure 3A. According to the present invention, a chosen one, two or three of levels 26, 28, 30 is provided. For example, level 26 might be desired in a single metal process, level 28 in a double metal process, and level 30 depending upon the nature of the passivation layer 24. Figure 2A depicts a MOS field effect transistor M1 that has a floating gate 12 and a control gate 13. As such, M1 could be an storage element in an EEPROM or EPROM, with data to be stored impressed upon floating gate 12 as a charge. The operation of EEPROMs and EPROMs are well known to those skilled in the relevant art, and will not be described here. Clearly any data charge caused to be stored on floating gate 12 should remain there a relatively long time. However as noted, charge loss mechanisms and hot carrier degradation can in fact interfere with this stored charge. Figure 2B and its process steps as depicted in Figure 3B are similar to what has been described with regard to Figure 1 B and Figure 3A, with common element reference numbers denoting the same layer or process step. Collectively, source and drain regions 4, 6, and the portion of substrate 2 therebetween will be referred to as the active region, which together with floating gate 12 and control gate 13 comprise the EEPROM or EPROM transistor M1 depicted in Figure 2A. After fabrication of gates 12 and 13 at, respectively, the polysilicon 1 and polysilicon 2 levels (depicted as step 52 in Figure 3B), the remaining semiconductor levels and process steps are the same as what has been described. As noted, the silicon-enriched oxides are deposited at step 52 and/or step 58 and/or step 64 in Figure 2A and Figure 3A. Preferably these steps are accomplished with plasma deposition, during which more silicon-bearing reagent than is required for stoichiometric interaction with the introduced oxidant is used. The resultant deposition (which preferably occurs at relatively low r.f. plasma power) is silicon enriched. The effectiveness of a silicon-enriched layer, at least with regard to charge neutralization, is strongly correlated with the density of dangling bonds that are available on silicon atoms bonded with fewer than four oxygen atoms. Dangling bond density may be assessed by measuring spin density using an electron spin resonance spectrometer. A spin density of at least about 10 17 per cm 3 should be achieved, with 10 18 per cm 3 a more practical minimum, and 10 19 per cm 3 preferred. By contrast, unenriched oxides have a spin density of less than 10 16 per cm 3 . A related comparison is a preferred Si-H absorbance of at least about 0.010 versus an unenriched level of about 0.001 or less, as measured in the infrared spectrum as a peak located near the wave number 2250 for a 1 .0 micron thick film. In practice, a Si-H of about 0.5% or higher will enhance hot carrier lifetime by about an order of magnitude (compared to lifetime in the absence of the silicon-enhanced layer). A further comparison is of a preferred refractive index of at least about 1.50 versus about 1 .46 ± 0.02 as measured by an ellipsometer. In an exemplary embodiment, the thickness of a silicon-enriched oxide was about 1 ,000 A to about 5,000 A or more, deposition being accomplished with a commercially available PECVD reactor at about 400°C, and a pressure of about 2 Torr. The reactant gases used were silane (SiH 4 ), nitrous oxide (N 2 O), and nitrogen (N 2 ). Deposition conditions were modified to enrich the PECVD oxide with silicon. The PECVD oxide may be characterized using FTIR measurements in addition to refractive index, stress and wet etch rates. Si-O-Si stretch band position, full width at half-maximum for Si-O-Si stretch band, Si-H peak position and Si-H peak heights are useful measurements as well, as are electron spin density measurements to estimate dangling bond density. As Si-H content increases, the refractive index and dangling bond spin densities both increase. Stoichiometric SiO 2 with nearly zero percent Si-H content corresponds with a refractive index of 1 .452. Dangling bond spin density measurements indicate orders of magnitude higher spin densities for silicon-enhanced oxides having higher Si-H contents. The g-vaiue of the silicon-enhanced oxide is in the range of about 2.005 and 2.006. This range correlates well with reported data wherein a first resonant line is attributed to dangling bonds in an amorphous silicon environment, and a second line is attributed to the dangling bonds at the interface between amorphous silicon and SiO 2 components. It is noted that at least where charge neutralization is concerned, internal passivation depends more on the defect type than the total spin densities. In summation, use of one or more layers of silicon-enhanced oxide according to the present invention will effectively reduce EEPROM and EPROM degradation induced by backend processing. Further, when used in an SRAM device, one or more such layers will improve the stability of the polysilicon pull-up load resistors, thus improving device reliability. Modifications and variations may be made to the disclosed embodiments without departing from the subject and spirit of the invention as defined by the following claims.

Claims: WHAT IS CLAIMED IS: 1 . A method of making an integrated circuit MOS device having improved reliability, the method comprising: (a) forming on a substrate (2) a plurality of MOS active devices (M1 ), each including at least one gate (12); (b) forming (52 or 58 or 64) a first layer of silicon-enriched oxide (26 or 28 or 30) generally above a level of said substrate (2) defined by said MOS active devices, said silicon-enriched oxide being formed with a refrac¬ tive index of at least about 1 .50; wherein said first layer of silicon-enriched oxide (26 or 38 or 30) im¬ proves operation of said MOS devices (M1 ). 2. The method of claim 1 , wherein step (b) is carried out to meet at least one criterion selected from the group consisting of (i) said step is carried out at a temperature of about 400 °C; (ii) said step is carried out using plasma enhanced chemical vapor deposition ("PECVD"), (iii) said step is carried out using silane, nitrous oxide and nitrogen, (iv) said silicon- enhanced oxide (26 or 28 or 30) contains at least about 10 17 per cm 3 dangling bonds, and (v) said first layer of silicon-enriched oxide (26 or 28 or 30) has a thickness of about 1 ,000 A to about 5,000 A. 3. The method of claim 1 , wherein at least one said MOS active device (M1 ) includes a first gate (12) formed at a first gate level and a second gate (13) formed at an overlying second gate level, said first gate adapted to store charge representing a stored data value; wherein said first layer of silicon-enriched oxide (26 or 28 or 30) improves charge retention of said first gate (12). 4. The method of claim 1 , including the further step of forming a polysilicon resistor (14) at a level substantially equal to a gate level of at least one said MOS device (M1 ), said polysilicon resistor (14) having a first end coupled to said at least one MOS device (M1 ); wherein said first layer of silicon-enriched oxide (26 or 28 or 30) preserves stability of said polysilicon resistor (14). 5. The method of claim 1 , including the further steps of: (c) providing an interlayer dielectric (16) disposed generally above a level defined by said MOS active device (M1 ); and (d) providing a first pattern of metal traces (18) at a first trace level generally overlying said interlayer dielectric (16); wherein said first layer of silicon-enriched oxide (26 or 28) is disposed adjacent to said interlayer dielectric (16). 6. The method of claim 1, including the further step of forming a passivation layer (24) generally above a level defined by said MOS active device (M1 ); wherein said first layer of silicon-enriched oxide (30) is disposed adja¬ cent and immediately beneath said passivation layer (24). 1. A semiconductor structure comprising: a semiconductor substrate (2) including an active device region and a gate region (12) overlying at least a portion of said active device region, said active device and gate regions defining a MOS device (M1 ); an interlayer dielectric (16) generally overlying said semiconductor substrate (2) and said gate region (12); a first pattern of conductive traces (18) formed at a first trace level generally overlying said interlayer dielectric (16); a passivation layer (24) generally overlying said first trace level; at least one layer (26, 28, 30) of silicon-enriched oxide disposed between said substrate and said passivation layer (24), said silicon-enriched oxide (26, 28, 30) being formed with a refractive index of at least about 1.50; wherein said at least one layer of silicon-enriched oxide (26, 28, 30) stabilizes operating characteristics of said MOS device (M1 ). 8. The structure of claim 7, wherein said gate region includes a first gate (12) at a first gate level and a second gate (13) at an overlying second gate level, said first gate (12) being adapted to hold a charge representing stored data; wherein said at least one layer of silicon-enriched oxide (26, 28, 30) suppresses charge loss from said first gate (12). 9. The structure of claim 7, further including a polysilicon resistor (14) having a first end coupled to said semiconductor structure; wherein said at least one layer of silicon-enriched oxide (26, 28, 30) preserves stability of said polysilicon resistor (14). 10. The structure of claim 7, wherein said at least one layer of silicon-enriched oxide (26, 28, 30) meets at least one criterion selected from the group consisting of (i) said oxide is formed at a temperature of about 400 °C; (ii) said step oxide is formed using plasma enhanced chemical vapor deposition ("PECVD"), (iii) said oxide is formed using silane, nitrous oxide and nitrogen, (iv) said silicon-enhanced oxide (26 or 28 or 30) contains at least about 10 17 per cm 3 dangling bonds, and (v) said silicon-enriched oxide (26 or 28 or 30) has a thickness of about 1 ,000 A to about 5,000 A. 1 1. The structure of claim 7, wherein said at least one layer of silicon-enriched oxide (26, 28) is formed adjacent said interlayer dielectric (16).

Inventors: JAIN VIVEK, NARIANI SUBHASH, PRAMANIK DIPANKAR, JAIN, VIVEK, NARIANI, SUBHASH, PRAMANIK, DIPANKAR
Applicants: VLSI TECHNOLOGY INC, VLSI TECHNOLOGY, INC.
Application year: 1993
Main classification: H01L21
IPC codes: H01L21, H01L27, H01L29