A digital programmable frequency generator

Abstract: Frequency generators that may be programmed are utilized in a wide variety of applications. Typical applications include radio and television receivers and transmitters, and computer devices that must operate at different clock rates, or be compatible with systems that operate at different clock rates. The present technique provides for programmably generating a frequency. A ring oscillator (201, 202, 203) receives at least one operating voltage (V DD ) through a programmable array (204, 210, 216) of field effect transistors (205, 206, 211, 212, 217, 218). Digitally selecting a given set of the transistors provides a given operating current for the ring, which establishes the frequency of operation. In one embodiment, the technique is implemented in a CMOS integrated circuit. This technique provides for more rapid frequency changes in a low-power circuit than can be obtained with typical prior-art techniques (e.g., a phase-locked loop).

Description: This invention relates to systems for programmably generating a range of frequencies. Frequency generators that may be programmed are utilized in a wide variety of applications. Typical applications include radio and television receivers and transmitters, and computer devices that must operate at different clock rates, or be compatible with systems that operate at different clock rates. A typical prior-art technique for implementing a programmable frequency generator is the use of a phase-locked loop (PLL). The PLL includes a voltage-controlled oscillator (VCO), phase comparator, and programmable counter that are arranged in a well-known configuration. By changing the count of the counter, a desired frequency division ratio can be achieved that produces the desired output frequency from the VCO. However, a PLL has an inherent limitation as to the speed that a change in frequency can be made, which is dependent on the loop characteristics and the magnitude of the change. Furthermore, typical PLL implementations require significant power to operate, and their analog nature makes them susceptible to noise problems. In addition, many PLL designs are not readily adapted to low-voltage operation, as may occur, for example, in battery-operated portable systems where 3 volt (or less) operation is becoming common. One technique for overcoming some of the PLL limitations is direct digital synthesis (DDS). In that technique, a digital representation of an analog waveform, for example a sinusoid, is stored in read-only memory. By repetitively reading out the memory at a given rate, and applying the digital waveform to a digital-to-analog converter, an analog waveform at the desired frequency is obtained. The DDS technique typically allows for relatively rapid changes in frequency. However, DDS is overly complicated for many applications, as when only a binary clock waveform is needed, for example. It also may not lend itself to low-voltage, low-power applications. Another approach that is more oriented to digital technology involves the use of a ring oscillator with multiple inverter stages. The number of active stages is changed, in order to change the frequency of oscillation. However, that may require a large number of inverter stages to obtain a wide frequency range, especially if relatively small steps in frequency are required over the range. US-A-4988960 is directed to an arragement for providing analog control voltages for controlling the delay through a "controlled circuit" using a ring oscillator whose frequency is compared against a crystal-controlled reference. The ring oscillator frequency is then caused to approximate the reference frequency, which is accomplished using the analog control voltage. US-A-5121014 discloses a variable delay circuit comprising a single-stage CMOS delay circuit having an associated time delay between its input and output. A plurality of delay control elements may be coupled to the single-stage delay circuit, each accepting a distinct control signal and thereby decreasing the associated time delay. US-A-4906944 teaches a time compensated clock oscillator (TCCO) utilizing an integrator to provide stability as a function of temperature changes. The integrator is connected between a D/A converter and the voltage controlled crystal oscillator of the TCCO. According to this invention there is provided a system as claimed in claim 1. In a technique for programmably generating a frequency a ring oscillator receives at least one operating voltage through a programmable array of field effect transistors. Digitally selecting a given set of the transistors provides a given operating current for the ring, which establishes the frequency of operation. In one embodiment, the technique is implemented in a CMOS integrated circuit. Brief Description of the Drawings Fig. 1 shows a block diagram of a clock generator that advantageously uses the present technique. Fig. 2 shows a ring oscillator implementing the inventive technique. Detailed Description The following detailed description relates to a programmable frequency generator (PFG). The PFG may be used to produce a highly accurate variable frequency system clock. For example, in one design implemented in CMOS technology, the frequency ranges from 400 kHz to 100 MHz, while using a single inexpensive crystal oscillator as a reference. Both the frequency and tolerance of the PFG can be programmed by the user. Power consumption is of concern in many systems, especially portable battery-operated systems. Two methods that can be used to minimize system power are to deactivate the system when not in use, and to vary the clock rate to match the work load or application. The PFG described herein meets both of these objectives. The PFG can stop the clock in a known state when the system is idle. It also can produce a variable frequency system clock in line with various applications, such as compute-intensive applications, interactive user data-entry mode, etc. The PFG may switch its output frequency rapidly (e.g., in less than 150 microseconds in the illustrative embodiment), without stopping the output. Referring to Fig. 1, a block diagram of a typical system utilizing the present invention is shown. While the overall organization of this system is otherwise similar to those known in the art, it will be seen that the binary current tree 101, ring oscillator 102, and ring frequency registers 111 provides for a unique design and method of operation, as described below. The PFG can be used as a stand-alone integrated circuit chip, or implemented as a macro cell in a microprocessor or system management device. The PFG can be understood with reference to five major functional areas: a ring oscillator and binary current tree, frequency controller, frequency divider, output clock generator, and control logic. In the implementation shown, inputs are provided for programming the reference frequency register 109 and frequency divider stage 103, while two bond pads provide for connection to an external crystal 106. A description of each functional area follows: Ring Oscillator and Binary Current Tree: The core of the PFG is a binary current tree 101 and a ring oscillator 102, which employs a digital frequency feedback loop to generate a stabilized output at the specified frequency. Referring to Fig. 2, the ring oscillator includes a ring of an odd number of inverters 201, 202, and 203, considering that NAND gate 202 performs an inversion when RING ON is high. These inverters receive positive (V DDR ) and negative (V SSR ) power supply voltages through the binary current tree, which is voltage controlled in the illustrative case. This current tree includes PMOS and NMOS transistor networks, each arranged in three pairs of banks (204, 210, 216, and 207, 213, 219, respectively). The PMOS and NMOS transistor networks limit current to the ring and thereby control the delay through each inverter. This in turn alters the frequency in the following manner: when all the transistors in the binary current tree are on (conducting), the frequency of oscillation of the ring oscillator is maximum. When a given pair of p-channel and n-channel transistors is turned off (non-conducting), the power supply current to the ring is thereby reduced, which reduces the frequency of oscillation. If all the controlled transistors are turned off, a minimum frequency of operation is maintained by current through transistors 222 and 223. The ring may be turned on or off by the RING ON signal (from control logic 114) applied to NAND gate 202. This allows, for example, retaining the crystal oscillator on while disabling the ring oscillator in order to save power. Each pair of banks is tuned so that the oscillator frequency changes in uniform steps when turning on/off transistor pairs within a pair of banks. For example, applying a low voltage to the gate of transistor 205 while simultaneously applying a high voltage to the gate of transistor 208 turns on that pair, allowing power supply current conduction therethrough to the ring oscillator. The low and high gate voltages may be V SS and V DD . Alternatively, a wider range of the ring oscillator frequency may be obtained by using V SSR and V DDR for the low and high voltages on the gates of the transistors in the binary current tree. The transistor sizes in the banks are designed to give varying sized steps (small, medium and large), with overlap between banks to ensure frequency convergence. In the illustrative case, the BIG and SML banks (204, 207, 216 and 219) each have 16 transistors, whereas the MED banks (210 and 213) each have 20 transistors. Overlap in frequency may be obtained by sizing the transistors such that the current supplied by one BIG transistor pair is equal to the current supplied by less than all of the MED transistor pairs. For example, in the illustrative case the current produced by a BIG transistor pair is equal to the current provided by 16 MED transistor pairs. The transistors in the banks are controlled by the ring frequency registers 111 according to signals generated by the comparator 110. In particular, the REGISTER A provides the control signals to the gates of the transistors in banks 204 and 207, whereas REGISTERS B and C similarly control the other banks as indicated in Fig. 1. The number of "on" transistor pairs is increased/decreased by one, or alternatively unchanged, during each evaluation of the ring frequency. The ring oscillator frequency is sampled and periodically adjusted; e.g., every 1 to 2 microseconds in the illustrative case. The advantages of the above approach over the conventional method are: 1) There is no wasted power due to current mirrors, as typically occurs when generating a bias voltage for the ring oscillator in conventional PLL designs. 2) There are no noise problems which are associated with analog feedback. 3) This method allows low voltage operation which might be more difficult in an analog scheme. 4) Unlike the PLL approach, the operating frequency can be changed quickly. Frequency Controller: The frequency controller comprises the reference frequency generator, being crystal oscillator 105, the gated counter 108, the reference frequency register 109, the comparator 110, the ring frequency registers 111, and the stability checker 112. The frequency controller serves to measures the frequency of the ring oscillator, and send the appropriate control signals to the binary current tree to obtain (or maintain) the desired ring oscillator frequency. To accomplish this, the gated counter 108 counts the number of cycles of the ring oscillator during a known interval, which is a function of the crystal 106 connected to the crystal oscillator 105. The gated counter is pre-loaded with the one's complement of the desired count from the reference frequency register 109. The counter then counts up during the sampling interval. The value of the counter is inspected by the comparator 110 to determine whether the ring frequency should be changed and in what direction (faster or slower). For this purpose, comparator 110 provides "up", "down", and "equal" signal outputs to the ring frequency registers 111. In addition, the stability checker 112 monitors the magnitude of the difference between the set frequency and the actual frequency. This difference is used to determine whether the ring oscillator is stable and within the desired tolerance (e.g., from 0.5% to 4% in the illustrative case), as programmed into the tolerance register 113. The tolerance/stability check circuit may be used to adapt the PFG to environmental conditions and specifications. For example, if the usage is in a high-noise system, the tolerance can be increased in value (i.e., loosened). The frequency of the ring oscillator is influenced by the programmed tolerance. For example, a looser tolerance (less accuracy) requirement allows for a lower ROSC frequency (f ring ), which reduces power dissipation. The stability checker sends a signal STB to the control logic 114 when the ring oscillator is stable. If a change in ring frequency is required such that a large step size transistor must be turned on/off, the stable signal is dropped to prevent any large variation in ring frequency from propagating to the output. Frequency Divider: The divide-by-N frequency divider 103 divides the ring oscillator output down to a lower frequency. The frequency divider 103 is typically designed so that the programmable frequency output is step-wise continuous over the entire programmable range. That is, the frequency output is quantized (for example, in steps of approximately 0.5%) over the output frequency range (for example, 20 kHz to 100 MHz). The divider 103 in the illustrative case consists of a divide by 2-or-3 followed by a chain of divide-by-2 blocks. To minimize power dissipation, the divide-by-2 chain may be a ripple counter and unneeded portions of the chain (higher order bits) are inactive. To program a desired frequency, the frequency divider 103 and reference frequency register 109 are provided with values as follows: N= f out f ring , where f out is the desired output frequency, and f ring is the frequency of the ring oscillator necessary to obtain the desired output frequency. In the illustrative case, N = (2 or 3) × 2 L , where L typically ranges from 0 to 6. reference frequency register = f ring × K f ref where K is a fixed value depending on the implementation (K=7 in the illustrative case), and f ref is the frequency of the crystal oscillator 105. Output Clock Generator: The output clock generator 104 receives source selection information from the control logic 114 and input clock sources from the crystal oscillator and the frequency divider. It includes an input multiplexer and output formatter (not shown). The input multiplexer is designed to allow the output frequency to be switched without a glitch. To switch from the crystal oscillator 105 to the frequency divider 103, the multiplexer control signal disables the crystal oscillator signal path and enables the frequency divider path after 2 clock cycles from the frequency divider. A complementary sequence occurs when switching from the frequency divider to the crystal oscillator. The formatter is able to produce variously formatted clock outputs (e.g., 2-phase, 4-phase, etc.) In addition, this block halts the output in a predetermined state. This corresponds to the very low power stopped clock mode. Control Logic: The control logic 114 continuously monitors the signals within the PFG as well as the input control signals. In the power-up mode, the output clock generator 104 is instructed to use the crystal oscillator 105 as the clock. When the PFG register is updated, the control logic checks to see if the ring oscillator is required for operation. If so, the ring is turned on and the control logic waits for the frequency controller to set the stability check signal. While waiting for the stability signal to be set, the output clock generation may continue using the crystal oscillator as the source clock. When stability is achieved, the output clock generator is instructed to use the output of the frequency divider 103 as the clock source. If the control logic senses loss of stability, it instructs the output clock generator to use the crystal oscillator clock until the frequency controller once again determines that stability is achieved. While the system shown in Fig. 1 is illustrative of a clock generator, the binary-controlled ring oscillator as shown illustratively in Fig. 2 may be used in a variety of other applications, as will be apparent to persons of skill in the art. The number of stages in the ring oscillator, and the number and grouping of transistors in the binary current tree may differ from those shown herein. Various implementations of the digital feedback loop are possible. However, the present technique may be used in applications that do not require a feedback loop nor reference frequency. Furthermore, while the above embodiment has been illustrated in CMOS technology, other technologies are possible. For example, a single conductivity type of transistor may be used to control the current flow from only a single power supply voltage, allowing for designs with only n-channel transistors in NMOS technology, or alternatively only p-channel transistors in PMOS technology, for example. Applications in bipolar technologies, including those that implement GaAs and various other device types, are also possible and included herein. In the bipolar case, the binary current tree is typically current controlled, rather than voltage controlled.

Claims: A system for programmably generating a range of frequencies, said system including a positive power supply (VDD) and a negative power supply (VSS) and an integrated circuit including a ring oscillator (102) that includes inverters (201,202,203) having positive and negative power supply nodes; CHARACTERIZED IN THAT the positive power supply nodes of the inverters are connected together; the negative power supply nodes of the inverters are connected together; and at least one of said positive and negative power supply nodes of said inverters are connected to the respective power supply voltage conductors through a multiplicity of transistors (205,206,211,212,217,218) arranged in at least two banks (204,210,216,207,213,219), with each of said banks having at least two transistors having controlled terminals connected in parallel, and wherein the transistors in a first of said banks have a first size, and the transistors in a second of said banks have a second size that is different from said first size; and there is provided a frequency controller (108,109,110,111) for comparing the frequency of said ring oscillator to a reference frequency for providing binary control signals to the control terminals of said transistors to vary their conductivity between a conducting and non-conducting state, whereby the frequency of oscillation of said ring oscillator may be controlled. A system as claimed in claim 1 wherein a first multiplicity of said transistors (205, 206, 211, 212, 217, 218) connects said inverters to the positive power supply voltage conductor (VDD), and a second multiplicity of said transistors (208, 209, 214, 215, 220, 221) connects said inverters to the negative power supply voltage conductor (VSS). A system as claimed in claim 2 wherein said first multiplicity of transistors are p-channel field effect transistors, and said second multiplicity of transistors are n-channel field effect transistors. A system as claimed in claim 1,2 or 3 including means (105) for providing a reference frequency, said frequency controller comparing the frequency of said ring oscillator to said reference frequency. A system as claimed in claim 4 wherein said means for providing a reference frequency includes a crystal (106) that is external to said integrated circuit.

Inventors: HOLLER PAUL THOMAS JR, LEE HYUN, HOLLER, PAUL THOMAS, JR., LEE, HYUN
Applicants: AT & T CORP, AT&T CORP.
Application year: 1993
Main classification: H03L7
IPC codes: H03L7, H03K3