LOW-POWER-CONSUMPTION MONITOR STANDBY SYSTEM

Abstract: A system for lowering the power output of a video display monitor (347, 447, 547) for a computer (111, 211) during periods of operator inactivity senses the presence or absence of horizontal synchronization (HSYNC) and vertical synchronization (VSYNC) signals, which are normally supplied by the host computer to synchronize data transfer to the video monitor with horizontal and vertical sweep circuitry. Time sensing means (229, 259) at the host senses inactivity, and suspends one or another of the HSYNC and VSYNC signals. Sync sensing and control means (451, 551) in the monitor senses the absence of one or both of the HSYNC and VSYNC signals, and controls power-using circuitry (445, 555) in the monitor in response. In an embodiment applicable to monitors having a microprocessor, the system may be incorporated entirely in software at the host and the monitor. In dumb monitors, the system requires add-in and/or add-on devices cooperating with software.

Description: LoK-Power-Consuaiption Monitor Standby System Field of the Invention The present invention is in the field of automatic power saving devices and pertains in particular to reduction of power consumption by computer video monitors. Cross-Reference to Related Documents The present invention is a continuation-in-part application of copending application Serial No. 07/984,370, titled "Low-Power-Consumption Monitor Standby System", filed December 2, 1992. Background of the Invention A typical color video monitor may consume as much as 50 to 80 percent of the total electrical energy consumed by a personal computer (PC). A video monitor dissipates this energy as visible light emissions from screen phosphors, thermal waste, electromagnetic radiation, high- energy radiation and acoustic energy. Only the phosphor emissions are normally considered useful and then only when actively being watched by an observer. The radiation emissions have been a hotly debated source of concern regarding possible health risks from long-term exposure. Manufacturers incur considerable extra expense to reduce radiation emissions from video monitors. Some people are annoyed by the acoustic emissions produced by some monitors. Thermal losses from video monitors contribute an additional load on air conditioning equipment. The energy efficiency of video monitors has historically improved mostly as a result of advances in the electronic circuit components such as the increased use of integrated circuit (IC) devices. Cathode ray tube (CRT) technology has improved rather little in terms of energy efficiency. The number of PC's in regular use is growing rapidly and has reached a point where they have become major consumers of electric power. The United States Environmental Protection Agency has issued power efficiency targets for computer manufacturers to design for in new systems. Low-voltage IC's use less energy, and microprocessor power management techniques allow a computer to reduce energy consumption when idling. Until a suitable replacement for the CRT or a more efficient CRT is developed it will be difficult to substantially improve personal computer energy efficiency. What is needed is a way to shut down high-energy- consuming circuits in the video monitor when the computer determines that the display may be of no interest to anyone. This might be determined by a period of inactivity on input devices such a modem, mouse and keyboard. Many computers and video terminals use such a technique to activate a screen blanking circuit or a program that displays moving images (or no image) to avoid burning the screen phosphors. Activating an input device such as pressing a key or moving a mouse causes the previous screen image to be restored. This technique can be extended to reduce video monitor power consumption by signalling the microcontroller found in many recent design monitors, or an add-on device for "dumb" monitors, to shut down or restore some or all of the monitor's electrical power circuits. One key to accomplishing this end is a means of signalling a monitor to shut down to some selected level without adding to the signals presently provided to a monitor. Summary of the Invention In an embodiment of the present invention a system is provided for a general purpose computer having a CPU, a memory means, a monitor, and video signal means for providing horizontal sync (HSYNC) and vertical sync (VSYNC) signals to the monitor, to signal the monitor to assume alternative states. The system comprises timing means for measuring periods of inactivity configured to reset to zero on input interrupts and to provide overflow signals at preset overflow values, and sync disabling means for interrupting at least one of the HSYNC and VSYNC signals to the monitor according to overflow states of the timing means. In one embodiment the video signal means comprises video adapter circuitry having a VSYNC generator and an HSYNC generator, and the disabling means comprises a register associated with the video adapter circuitry, wherein one bit in the register is a vertical retrace polarity bit, and another bit is a horizontal retrace polarity bit. The timing means is provided by the CPU following a monitor power management instruction routine stored in the memory means, and SYNC signals are disabled by the CPU writing to the register. The monitor power management routine may be stored in the system BIOS. In an alternative embodiment the system is implemented by an add-in time-out controller with sensing means for sensing user input interrupts, and the disabling means comprises at least one switch operable by the time¬ out controller and placed in a line carrying one of the HSYNC and VSYNC signals. In yet another alternative the system may be accomplished by an add-on (external) time¬ out controller connected to interface devices at the ports where user input devices are connected. The interface devices monitor input interrupts, and the add-on time-out controller is connected to an interrupt device at the monitor port for interrupting SYNC signals. In another aspect the invention involves a CRT monitor configured to respond to power level signals from a host computer. The monitor comprises a SYNC detector for monitoring the presence of VSYNC and HSYNC signals from the host, and power level control means for shutting down power circuitry in the CRT monitor in response. In yet another aspect a power system for a monitor is provided with an external SYNC detector placed in the monitor cable to the host. This controller drives a switch that controls AC mains power to the monitor. A computer system according to the invention comprises timing means configured to reset to zero on system interrupts, SYNC disabling means for interrupting SYNC signals to a monitor, SYNC detector means associated with the monitor for sensing the presence of SYNC signals at the monitor, and power level control means associated with the monitor for shutting down power-using circuitry in the monitor in response to the presence of SYNC signals. In yet another aspect a method is provided for saving power for a video display monitor comprising steps of sensing input interrupts from user operated devices, resetting a timer to zero on receipt of such interrupts, providing a first power level signal to the monitor based on disabling at least one of a VSYNC and an HSYNC signal to the monitor, providing a second power level signal in a different configuration than for the first power level signal, sensing presence of the SYNC signals at the monitor, and shutting down power circuitry in response to the power level signals. A cathode heater is left on for presence of the first signal, and power is shut off completely in response to receipt of the second signal. The present invention in these several aspects provides a way to save power at a monitor, and minimize radiation emissions as well, in response to periods of inactivity, utilizing to a great extent, existing elements and capabilities of a general-purpose computer. - o - Brief Description of the Drawings Fig. 1 is a largely schematic representation of a PC according to an embodiment of the present invention. Fig. 2A is a largely schematic representation of a PC enhanced by an add-on device according to an alternative embodiment of the present invention. Fig. 2B is a largely schematic representation of a PC enhanced by an add-in device according to another alternative embodiment. Fig. 3 is a largely schematic representation of a microcontroller-based video monitor according to an embodiment of the present invention. Fig. 4 is a largely schematic representation of a "dumb" monitor equipped with an add-in device according to an alternative embodiment of the present invention. Fig. 5 is a largely schematic representation of an add-on device for controlling AC primary power to a monitor according to another alternative embodiment of the present invention. Description of the Preferred Embodiments Fig. 1 shows the functional elements of a preferred embodiment of the present invention capable of providing 3 distinct signals to a monitor to signal the monitor to adjust to as many as three states. In an embodiment of the invention, the states are selected levels of monitor power management (MPM). The signal to the monitor is based on interrupting one or the other or both HSYNC and VSYNC signals. In the embodiment shown in Fig. 1 a PC 111 comprises a Basic Input Output System (BIOS) 113 and a Video Graphics Adapter (VGA) 117. The invention will work equally well with other video adapters, as virtually all such adapters employ HSYNC and VSYNC signals. In some other adapters, equivalent means of interrupting the HSYNC and VSYNC signals would be used. BIOS 113 includes instructions for MPM, which can cause a central processing unit (CPU) 115 to change the state of sync-enable controls in VGA 117. In alternative embodiments instructions for implementing MPM might be embedded in operating system (OS) device driver routines or Terminate and Stay Resident (TSR) programs. The MPM instructions monitor CPU 115 interrupts for input devices (not shown) such as the timer, keyboard and serial communication ports. MPM instructions advance a time-out counter on each timer interrupt and reset the count to an initial value on each monitored interrupt. The initial value of the MPM time-out counter may be fixed or adjustable. When the MPM time-out counter reaches a pre-set overflow value, due to cessation of monitored interrupts, instructions are executed that change the state of HSYNC Enable 124 and VSYNC Enable 126 control to disable output of horizontal synchronization signals (HSYNC) 123, produced by horizontal sync generator 122, and/or vertical synchronization signals (VSYNC) 125, produced by vertical sync generator 120, or both. A subsequent monitored interrupt causes execution of instructions that change the state of HSYNC Enable 124 and VSYNC Enable 126 control circuits to enable output of HSYNC 123 and VSYNC 125 signals from VGA 117. In the case of a VGA controller, the enable/disable capability is through writing by the CPU into register 3C2 of the controller, wherein bits six and 7 are reserved for horizontal retrace polarity and vertical retrace polarity respectfully. HSYNC and VSYNC signals 123 and 125 are brought to interface 121 along with other signals, such as R, G, and B signals from D/A/converter 119. The signals are transmitted to a monitor on VGA cable 127 as is known - / - in the art. In an alternative embodiment, shown in Fig. 2A, useful for refitting existing computers, a current art PC 211 having a CPU 215 is enhanced by installation of a switch 231, which connects between a VGA 217 VSYNC output 225 and VSYNC input 226 to a video interface 221. In a color computer, R,G, and B signals are brought to interface 221 from DAC 219. An add-in time-out controller 229 comprising MPM instructions monitors input device activity as described above for Fig. 1. Time-out of all input devices causes instructions to be executed which change the state of program-controlled switch 231, blocking VSYNC input 225 to video interface 221. Resumption of monitored interrupts causes switch 231 to close, returning the VSYNC signals to line 226. A second switch 232 may be used in the HSYNC line to interrupt the HSYNC signals to line 224, and, in this embodiment, the add-in time-out controller controls both switches. In yet another alternative, one switch may be used to interrupt both HSYNC and VSYNC signals. The functional blocks presented in Fig. 2A are an internal solution to an add-in hardware/software embodiment, and the blocks are not intended to be taken literally as hardware devices and interfaces. It will be apparent to one with skill in the art that there are many equivalent ways the functional blocks might be accomplished. The keyboard, mouse, and modem inputs are monitored by the add-in controller, and are made available as well to the CPU in the typical manner. Fig. 2B shows an external solution for a hardware/software embodiment. In this solution an add-on time-out controller 259 is external to computer system 233, and each port that supports an input device and the video output port is fitted with an interface device connected to the add-on time-out controller. For example, interface 243 at COM port 241 used for a modem 245 monitors modem activity and reports to controller 259 on line 244. Interface 249 at keyboard port 247 monitors keyboard 251 activity and reports to controller 259 on line 250. Interface 255 at pointer port 253 monitors pointer 257 activity (mouse, joystick, trackball), and reports to controller 259 on line 256. In this embodiment controller 259 accomplishes the timer functions and outputs signals on line 238 to interface device 237 at video port 235. Line 239 goes to the monitor. Device 237 interrupts HSYNC and VSYNC signals according to the overflow states of add-on controller 259. A color video monitor 347 according to an embodiment of the present invention is shown in Fig. 3. Monitor 347 comprises an interface 333, a microcontroller 339 having MPM instructions according to the present invention and a video circuit (VC) 345 having voltage control circuitry. From interface 333 HSYNC pulses 335 and VSYNC pulses 337 go to microcontroller 339. Microcontroller 339 monitors the HSYNC signal 335 and VSYNC signal 337. The MPM instructions described above count the number of HSYNC pulses occurring between each pair of VSYNC pulses. Zero HSYNC pulses counted causes the MPM instructions in microcontroller 339 to change the voltage on Level-2 signal line 343. Similarly, an interval count of HSYNC 335 pulses greatly in excess of the maximum video scan rate for monitor 347, indicating a loss of VSYNC 337, causes microcontroller 339 to change the voltage on Level- 1 signal line 341. Resumption of HSYNC 335 to VSYNC 337 pulse interval counts to a range from the minimum to the maximum scan rate causes MPM instructions in microcontroller 339 to restore quiescent voltage levels to Level-1 signal line 341 and Level-2 signal line 343. When video circuit 345 senses an active voltage level on Level-1 signal line 341, it cuts off power to all circuits in monitor 347 except microcontroller 339, any power necessary to interface 333, and video circuit 345 power-control circuits (not shown). In this level 1 standby mode, power consumption of monitor 347 is reduced by more than 90 percent. If monitor 347 remains in level 1 standby for more than a few seconds, full warm-up time is required to reactivate it. An active voltage level on Level-2 signal line 343 causes video circuit 345 to cut off power to all circuits except those described above plus the CRT cathode heater. In level 2 standby mode monitor 347 power consumption is reduced by 80 to 90 percent. Because the CRT is kept hot, reactivating monitor 347 from level 2 standby requires about 5 seconds or less. Reactivation of monitor 347 occurs when voltape on Level-1 signal line 341 and Level-2 signal line 343 returns to the quiescent state allowing video circuit 345 to activate power to all circuits of monitor 347. Fig. 4 shows an alternative embodiment of the present invention in a monitor 447 with video circuits functionally similar to those described for the monitor shown in Fig. 3, including an interface 433 and a video circuit 445, but without a microcontroller. A sync detect circuit 451 compares pulse intervals for HSYNC 435 and VSYNC 437 against time-constants of adequate duration to allow for brief interruptions of sync pulses. Loss of HSYNC 435 pulses or VSYNC 437 pulses for periods longer than the associated time-constants causes sync detector circuit 451 to change Level-1 signal line 441 or Level-2 signal line 443 voltage to its active state as described for Fig. 3 and with the same results. Similarly, resumption of HSYNC 435 and VSYNC 437 pulses reactivates monitor 447 as described for Fig. 3 above. Fig. 5 shows another alternative embodiment of the present invention suitable for add-on use with a monitor 547 having an interface 533. A sync detect circuit 551, in an external enclosure having pass-through connections, inserts into VGA cable 127. Sync detect circuit 551 monitors video signals on VGA cable 127 and compares the SYNC interval for one or the other of VSYNC and HSYNC to a time-constant in a manner similar to that described for Fig. 4 above. Loss of the monitored SYNC signal in VGA cable 127 for an interval longer than the time-constant causes sync detect circuit 551 to change the voltage on power-control line 561 to its active level, which in turn causes an electronically-controlled switch 553 to open. Electronically-controlled switch 553 controls AC primary power from an electrical cord 559 to a receptacle for monitor 547 power supply cord 557. When electronically- controlled switch 553 opens, AC power to a DC power supply 555 is lost, thus causing total shutdown of monitor 547. Resumption of SYNC signals in VGA cable 127 video signal causes sync detect circuit 551 to change power-control line 561 to its quiescent state, thus causing electronically-controlled switch 553 to close, which restores AC power input to DC power supply 555 reactivating monitor 547. It will be apparent to one with skill in the art that there are many changes that might be made without departing from the spirit and scope of the invention. Some of these alternatives have already been described, such as MPM instructions implemented in an OS device driver or TSR routines instead of the BIOS, single-level MPM instead of two-level MPM and an external video monitor power control device. Other methods of signalling MPM state changes to a monitor might include time-based coded sequences of frequency changes in HSYNC or VSYNC, coded values in the color signals, or no color signal for an extended period. Alternative embodiments of MPM routines might allow an operator to control MPM operation through command steps, such as menus, dialog boxes or command lines. Such controls might include shutting down monitor power at will by pressing a "hot key", typing a command line or other program interface step. Other features might allow the operator to change the idle time required to trigger MPM and toggle MPM monitoring on or off. Alternative MPM routines might also require an operator to type a password before enabling the transmission of normal video signals to the video monitor. Alternative devices for both built-in and post-manufacture modification to implement monitor power control might be devised. Embodiments of the present invention for monochromatic and grey-scale video adapters and monitors are also contemplated.

Claims: What is claimed is: 1. In a general-purpose computer having a CPU, memory means, input means, a monitor, and video signal means for providing horizontal sync (HSYNC) and vertical sync (VSYNC) signals to the monitor, a system for signalling the monitor to assume alternative power-using states comprising: timing means for measuring periods of inactivity of said input means, said timing means configured to reset to zero on input interrupts and to provide overflow signals at preset overflow values; SYNC disabling means for interrupting at least one of HSYNC and VSYNC signals to the monitor according to overflow states of said timing means; and power management means associated with said monitor for selectively removing power from power-using circuits in said monitor in response to the absence of said at least one of said HSYNC and VSYNC signals. 2. A system as in claim 1 wherein said video signal means comprises video adapter circuitry having a VSYNC generator and an HSYNC generator and said disabling means comprises a register associated with said video adapter circuitry wherein one bit is a vertical retrace polarity bit and another bit is a horizontal retrace polarity bit, said timing means is provided by said CPU following a monitor power management instruction routine stored in said memory means, and SYNC signals are disabled by said CPU writing to said register. 3. A system as in claim 2 wherein said monitor power management instruction routine is implemented in a system BIOS in a programmable read only memory. 4. A system as in claim 1 wherein said timing means comprises an add-in time-out controller with sensing means for monitoring said input interrupts and said disabling means comprises at least one switch operable by the time ¬ out controller in a line carrying one of said HSYNC and said VSYNC signals. 5. A system as in claim 4 wherein said disabling means comprises separately operable switches in each of two lines, one carrying said HSYNC signals and the other carrying said VSYNC signals. 6. A system as in claim 4 wherein said disabling means comprises a single switch interrupting two lines, one carrying said HSYNC signals and the other carrying said VSYNC signals. 7. A system as in claim 1 wherein said timing means comprises an add-on time-out controller connected to sensing devices interfaced at ports connected to user input devices comprising one or more of a modem, a pointer device, and a keyboard, and said SYNC disabling means is a device connected to said time-out controller and interfaced at a port connected to said monitor, for interrupting HSYNC and VSYNC signals according to overflow states of said time-out controller. 8. A cathode ray tube (CRT) monitor for displaying text and characters for a computer system and configured for power management in response to signals from a host computer system, said monitor comprising: detector means for selectively detecting absence of at least one of horizontal sync (HSYNC) and vertical sync (VSYNC) signals conveyed to said monitor by a host computer; and power level control means for selectively shutting down power-using circuitry in said CRT monitor in response to absence of said at least one of HSYNC and VSYNC signals. 9. A CRT monitor as in claim 8 wherein said detector means comprises a microcontroller sensing absence of SYNC signals and said power level control means is configured to operate in three power modes in response to signals from said microcontroller, a first mode having all circuits on, a second mode having all power circuits selectively operable by said power level control means off save a cathode heater remaining on, and a third mode having all power circuits selectively operable by said power level control means off. 10. A CRT monitor as in claim 9 wherein said first power mode is initiated in response to both of said HSYNC and VSYNC signals being sensed by said microcontroller at substantially operable levels. 11. A CRT monitor as in claim 9 wherein said second power mode is initiated in response to one of said HSYNC and said VSYNC signals being sensed by said microcontroller and the other not sensed. 12. A CRT monitor as in claim 11 wherein said third power mode is initiated in response to one of said HSYNC and said VSYNC signals being sensed by said microcontroller and the other not sensed, in the opposite order for initiating said second power mode. 13. A CRT monitor as in claim 9 wherein said third power mode is initiated in response to both said HSYNC and said VSYNC signals not sensed by said microcontroller. 14. A power management system for a cathode ray tube (CRT) monitor having a connecting cable for carrying signals from a host system, said power management system comprising: detection means imposed in line with said connecting cable for selectively detecting horizontal sync (HSYNC) and vertical sync (VSYNC) signals and outputting a disconnect signal in response to the absence of one of said VSYNC and HSYNC signal; and switch means for controlling primary power to said CRT and responsive to said disconnect signal to disconnect primary power from said CRT. 15. A computer system having input means, a system enclosure and a separate monitor, said computer system configured to save CRT power in response to system inactivity, comprising: timing means associated with said system enclosure for timing periods of inactivity of said input means, said timing means configured to reset to zero on input interrupts and to provide overflow signals at preset overflow values; SYNC signal disabling means associated with said system enclosure for interrupting at least one of horizontal sync (HSYNC) and vertical sync (VSYNC) signals to the monitor according to overflow states of said timing means; detector means associated with said monitor for detecting absence of said at least one of HSYNC and VSYNC signals conveyed to said monitor; and power level control means associated with said monitor and connected to said detector means for shutting down power-using circuitry in said monitor in response to said absence of said at least one of HSYNC and VSYNC signals. 16. A method for saving power for a video display monitor comprising steps of: sensing input interrupts from user input devices; resetting a timing means to zero on receipt of each of said interrupts; providing a first power level signal to said video display monitor based on disabling at least one of a VSYNC and an HSYNC signal to said video display monitor at a first preset time interval accumulated on said timing means; providing a second power level signal to said video display monitor based on disabling at least one of said VSYNC and HSYNC signals in a configuration different than for providing said first power level signal at a second preset time interval accumulated on said timing means; sensing presence of said first and said second power level signals at said video display monitor; shutting down power circuits in said video display monitor except a cathode heater in response to said first power level signal; and shutting down all power circuits in said video display monitor in response to said second power level signal.

Inventors: KIKINIS DAN, KIKINIS, DAN
Applicants: OAKLEIGH SYSTEMS INC, OAKLEIGH SYSTEMS, INC.
Application year: 1993
Main classification: G09G1
IPC codes: G03G15, G06F1, G06K15, G09G1, G09G5