Serial printer

Abstract: A serial printer for performing a record through a recording means while synchronizing with a movement of a carriage (1) reciprocated on an apparatus body and mounted with the recording means. A position of a linear encoder (501) is detected by a detecting portion (102,103). A detecting signal from this detecting portion is compared with a reference voltage, and a pulse output as a synchronous signal is generated. A duty of this pulse output is adjusted to obtain a well-recorded result.

Description: The present invention relates to a serial printer according to the preamble of claim 1. A serial printer of this type performs a record (print) while causing a carriage mounted with a printing head of a recording means to scan across a recording medium. If a carriage speed fluctuates due to some influence, however, a scatter in density appears as a result of recording. Especially in a color printer, the problem is a deviation in terms of color registration. One of known methods of obviating these problems has hitherto involved steps of detecting a moving quantity of the carriage mounted with the recording means with respect to an apparatus body and performing a recording action through the recording means while synchronizing with this detected result. More specifically, a scale portion of a linear encoder is fixed to the apparatus body. The carriage which moves relatively to this scale portion is mounted on a detecting portion of the linear encoder. On the other hand, an output signal from this detecting portion is amplified and thereafter fetched outside the carriage. A recording signal is generated in synchronization with this amplified signal, thereby preventing occurrences of the scatter in the printing density and of the deviation in the color registration. An example of the prior art corresponding to the preamble of claim 1 will be explained with reference to the drawings. Fig. 44 is a circuit diagram showing a configuration of a synchronous signal generating circuit in the conventional example. The scale portion of the linear encoder is mounted in the carriage and fixed to the apparatus body. A detecting portion 101 of the linear encoder detects a relative moving position of the carriage with respect to the apparatus body by detecting the scale portion. The detecting portion 101 consisting of MR elements which act based on a magnetic resistance effect is provided integrally with a pair of magnetic detecting elements 102, 103. This detecting portion 101 is also connected to a substrate 5 mounted on the carriage and shown by a broken line in the Figure. Connected, as known well, to this substrate 5 are amplifiers 104, 105 constituting constant current circuits, an amplifier 106 for amplifying a detected signal and a comparator 107. An output signal 303 is thereby outputted. Then, a variable resistor 158 for determining a reference voltage is connected to the comparator 107 and packaged on the substrate 5. An adjustment thereof is thus made on the carriage. The operation of the thus constructed circuit will be explained. The magnetic detecting elements 102, 103 are supplied with a constant current via the constant current circuits 104, 105, respectively. Magnetic patterns are previously recorded at a fixed interval on the scale portion of the linear encoder which is fixed to the apparatus body. The detecting portion 101 moves along the scale portion. With this movement, resistance values of the magnetic detecting elements 102, 103 vary. The variation in the resistance value is detected as a change in voltage and amplified by the amplifier 106. An amplified signal is inputted to one input terminal of the comparator 107. This comparator 107 compares the amplified signal with a reference voltage preset by an adjustment of the variable resistor 158 and inputted to the other input terminal of the comparator 107. An output signal 303 is thereby obtained as a synchronous signal. Further, an adverse effect may be exerted on the printing/recording result because of a high dependency on temperatures according to a detecting device and a circuit system. A detailed explanation will be given based on the drawings. Fig. 45A is a diagram showing a relationship of the reference voltage versus the signal inputted to the comparator 107. Fig. 45B is a pulse waveform diagram showing a relationship of the output signal 303 of the comparator 107 in combination with Fig. 45A. An input signal 301 to the comparator 107 takes, as depicted in the Figure, a waveform approximate to a sine waveform which varies with a fixed period. On the other hand, in the pulse-shaped output signal 303 of the comparator, in consequence of obtaining the reference voltage as a threshold value, a difference between the input signal 301 and the reference voltage 302 appears, as can be understood from the Figure, in the form of a change of the duty ratio in the output signal. If the recording/printing action is executed in synchronization with this output signal 303, the scatter in the density and a ruled-line deviation in an output image are caused. This results in a remarkable decline in terms of recording quality. Figs. 46A and 46B are explanatory views of the recording action, showing how dots D are recorded on a recording medium by driving a recording means in synchronization with the output signal 303 described above. As illustrated in the Figure, a fluctuation in pitch P between the dots D can be seen, and consequently, the scatter in the density is produced as a result of recording. Particularly in the color printer, this may cause the deviation in the color registration. As explained above, in the conventional apparatus, the recording/printing action is effected synchronizing with the output signal. Therefore, the change of the duty ratio in the output signal pulse waveform leads directly to the decline in quality as a result of printing. Further, in the conventional apparatus, a means for restraining the duty ratio in the output signal pulse waveform depends on a stability of the circuit elements themselves. Hence, expensive parts have to be employed. A problem arises in terms of increasing the costs. Additionally, when examining the conventional example from a different point of view, the temperature dependency is high according to the detecting device and the circuit system as well in the example of the prior art. The adverse influence may be therefore exerted on the printing/recording result. Fig. 47 is a graphic chart showing a temperature dependency characteristic with respect to a magnetic resistance effect rate of the MR element. Fig. 48 is a graphic chart showing a temperature dependency characteristic with respect to a resistance value of the MR element. An output of this MR element is expressed by the following formula: V s = K x (Δρ / ρ) x R x i where k is the constant, Δρ / ρ is the magnetic resistance effect rate, R is the electric resistance, and i is the rated current. The MR element expressed by the preceding formula and shown in Figs. 47, 48 has the large temperature dependency characteristic, and hence, its output becomes as illustrated in Fig. 17. The following is an explanation of actions in a case where such an MR element is employed in the detecting portion of the linear encoder. Fig. 49A is a waveform diagram showing a relationship of the reference voltage 302 versus the signal 301 inputted to the comparator 107. Fig. 49B is a waveform diagram of the synchronization output signal 303 obtained when establishing the relationship shown in Fig. 49A. The input signal 301 to the comparator 107 assumes a waveform approximate to the sine waveform which varies, as shown in the Figure, with a fixed period. On the other hand, in the output signal 303 of the comparator, in consequence of obtaining the reference voltage 302 as a threshold value, a difference between the input signal 301 and the reference voltage 302 appears, as can be understood from Figs. 45A and 45B, in the form of a change of the duty ratio in the output signal. If the recording/printing action is executed in synchronization with this output signal 303, the scatter in the density and a ruled-line deviation in an output image are caused. This results in a remarkable decline in terms of recording quality. For this reason, as already explained in relation to Figs. 46A and 46B, the fluctuation in pitch P between the dots D can be seen, and consequently, the scatter in the density is produced as a result of recording. Particularly in the color printer, this may cause the deviation in the color registration. It is the object of the present invention to provide a serial printer capable of restraining the duty ratio of the pulse output of the synchronous signal generator. This is achieved by the features of claim 1. The present invention provides a serial printer capable of obtaining an excellent recording result over a wide temperature range. The present invention provides a serial printer capable of adjusting a reference voltage to obtain an ideal reference voltage. The present invention provides a serial printer capable of obtaining the ideal reference voltage in an entire moving range of a carriage even when a gap between a scale portion of a magnetic linear encoder and MR elements of a detecting portion is not fixed. BRIEF DESCRIPTION OF THE DRAWINGS Other objects and advantages of the present invention will become apparent during the following discussion in conjunction with the accompanying drawings, in which: Fig. 1 is a perspective view illustrating the principal portion of a serial printer according to the present invention; Fig. 2 is a diagram showing a block control circuit for generating a synchronous signal from an encoder of the printer shown in Fig. 1 in a first embodiment of this invention; Fig. 3 is a circuit diagram fully illustrating a synchronous signal generating circuit shown in Fig. 2; Fig. 4 is a diagram showing a block control circuit of a duty change restraining means shown in Fig. 2; Fig. 5 is a flowchart of an observing means of the duty change restraining means shown in Fig. 4; Fig. 6 is a flowchart of a detecting means of the duty change restraining means shown in Fig. 4; Fig. 7 is a flowchart of a control means of the duty change restraining means shown in Fig. 4; Figs. 8A and 8B are diagrams illustrating printing dots and outputs of the control circuit shown in Fig. 2; Fig. 9 is a diagram showing a block control circuit of the duty change restraining means in a second embodiment of this invention; Fig. 10 is a circuit diagram illustrating the principal portion of the duty change restraining means shown in Fig. 9; Fig. 11 is a time chart of the observing means of the duty change restraining means shown in Fig. 9; Fig. 12 is a diagram illustrating a block control circuit of the duty change restraining means shown in Fig. 2 in a third embodiment of this invention; Fig. 13 is a circuit diagram fully showing the synchronous signal generating circuit illustrated in Fig. 2 in a fourth embodiment of this invention; Fig. 14 is a diagram showing a block control circuit of a temperature compensating circuit shown in Fig. 13; Fig. 15A is a chart showing a relationship of a temperature versus an ideal reference voltage of a comparator; Fig. 15B is a chart showing a relationship of a temperature versus an output voltage of a temperature measuring portion illustrated in Fig. 14; Fig. 15C is a diagram showing a relationship between a set value of the reference voltage and the reference voltage of the temperature measuring portion which are stored in a memory shown in Fig. 14; Fig. 15D is a chart showing a relationship of a temperature versus a reference voltage given by data of the memory shown in Fig. 14; Fig. 16A is a waveform diagram illustrating an output signal of the comparator shown in Fig. 14; Fig. 16B is a flowchart showing a writing action of the set value of the reference voltage to the memory shown in Fig. 14; Fig. 16C is a flowchart showing a setting action of the reference voltage of the comparator illustrated in Fig. 14; Fig. 17 is a chart showing a relationship of a temperature versus an output of the MR element; Fig. 18A is a circuit diagram illustrating the temperature compensating circuit shown in Fig. 13 in a fifth embodiment of this invention; Fig. 18B is a circuit diagram illustrating another example of the temperature compensating circuit shown in Fig. 18A; Fig. 19A is a diagram showing a relationship of the reference voltage versus an input signal to the comparator depicted in Fig. 13; Fig. 19B is a waveform diagram showing an output signal of the comparator illustrated in Fig. 13; Fig. 20 is a circuit diagram fully illustrating the synchronous signal generating circuit shown in Fig. 2 in a sixth embodiment of this invention; Fig. 21 is a circuit diagram fully illustrating the synchronous signal generating circuit in a seventh embodiment of this invention; Fig. 22 is a diagram fully illustrating a circuit of a counter portion shown in Fig. 21; Figs. 23A - 23I are time charts of respective portions of the counter circuit shown in Fig. 22; Fig. 24 is a circuit diagram illustrating a noise filtering circuit provided in place of the counter shown in Fig. 21 in an eighth embodiment of this invention; Figs. 25A - 26C are time charts of respective portions of the noise filtering circuit shown in Fig. 24; Fig. 26 is a diagram illustrating a block control circuit of the printer shown in Fig. 1; Fig. 27 is a diagram fully illustrating a circuit of a position counter shown in Fig. 26; Fig. 28 is a circuit diagram fully illustrating a duty detecting circuit shown in Fig. 26; Fig. 29 is a diagram showing a carriage moving speed; Fig. 30 is a flowchart of a control circuit shown in Fig. 26; Fig. 31 is a flowchart showing actions continued from the flowchart of Fig. 30; Fig. 32 is a flowchart showing actions continued from the flowchart shown in Fig. 31; Fig. 33 is a flowchart showing steps in which the control contents in the flowchart shown in Fig. 31 are modified; Fig. 34 is a diagram illustrating a block control circuit of the printer shown in Fig. 1 in an eleventh embodiment of this invention; Fig. 35 is a flowchart showing an initial adjustment sequence of the reference voltage of the comparator shown in Fig. 34; Fig. 36A is a flowchart showing steps S221 - S223 of the flowchart shown in Fig. 35; Fig. 36B is a flowchart showing details of step S222 of the flowchart shown in Fig. 36A; Fig. 37 is a diagram depicting an input waveform of the comparator shown in Fig. 34; Fig. 38 is a diagram depicting an input waveform of the comparator shown in Fig. 34 in a twelfth embodiment of this invention; Fig. 39 is a flowchart showing an initial adjustment sequence of the reference voltage of the comparator shown in Fig. 34 in a thirteenth embodiment of this invention; Fig. 40 is a time chart showing a relationship between the input, the reference voltage and the output of the comparator shown in Fig. 34; Fig. 41 is a flowchart showing a one-line printing sequence of the control circuit shown in Fig. 34; Figs. 42A and 42B are explanatory time charts each showing variations in the reference voltage of the comparator depicted in Fig. 34; Fig. 43 is a diagram illustrating a block control circuit of the printer illustrated in Fig. 1 in a fourteenth embodiment of this invention; Fig. 44 is a circuit diagram illustrating a conventional synchronous signal generating circuit; Figs. 45A and 45B are diagrams showing signal waveforms of an input and an output of the synchronous signal generating circuit illustrated in Fig. 44; Figs. 46A and 46B are explanatory diagrams each showing a recording action based on the synchronous signal generating circuit illustrated in Fig. 44; Fig. 47 is a chart showing a relationship of a temperature versus a magnetic resistance effect rate; Fig. 48 is a chart showing a relationship of a temperature versus a resistance value of the MR element; and Figs. 49A and 49B are time charts of respective portions of the synchronous signal generating circuit illustrated in Fig. 44. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will hereinafter be described with reference to the drawings. Fig. 1 is a perspective view illustrating the principal portion of a serial printer together with a recording medium. Referring to Fig. 1, a carriage 1 indicated by a one-dotted line is mounted with a recording portion 1h based on an inject recording method. On the other hand, the carriage 1 is guided by a guide shaft member 11 formed with a helical groove in the outer peripheral surface thereof. An engagement portion (unillustrated) is propelled along the helical groove with rotations of the guide shaft member 11. The carriage 1 is thus reciprocated in arrowed directions in the Figure with respect to a recording sheet 13 wounded on the outer peripheral surface of a platen 12. Dots D are recorded at pitches P on the recording sheet (recording medium) 13, thus forming an image or a character. A so-called serial printer is constructed in this manner. The thus constructed carriage 1 incorporates an encoder for obtaining a synchronous signal. This encoder is a magnetic linear encoder. The following is an arrangement thereof. A magnetic pattern is recorded with a printing pitch density corresponding to, e.g., 180 dot/inch (dpi) or 360 dpi on a magnetic substance formed on a wire surface. A scale portion 501 of the linear encoder is fixed to an apparatus body 100. On the other hand, a magnetic head 502 composed of MR elements, etc. is fixed inwardly of the carriage 1. A positional detection is thereby attainable with the movements of the carriage 1. Further, a flexible printed circuit board 503 for fetching output signals to the outside from the MR elements in the magnetic head is connected to the magnetic head 502. A connecting portion 504 is connected to a connector (not shown), thus making a connection to a substrate 5 mounted on the carriage 1 and shown by a broken line in the Figure. (First Embodiment) Next, Fig. 2 is a basic block diagram in a first embodiment of the present invention. A duty change restraining means according to this invention, designated at 215 in the Figure, is constructed of a duty observing means 215a, a detecting means 215b and a control means 215c. A control output from the duty change restraining means 215c is transferred to a control input of a reference voltage 302 of a DC voltage source 211. The reference voltage 302 serves as an output generation threshold with respect to an input signal 301 inputted to a comparator 107 via an amplifying portion 106 from a detecting portion 101. The reference voltage 302 is thereby stabilized with respect to a duty of the output signal. Figs. 3 and 4 illustrate examples of circuitry based on the block diagram (Fig. 2). Turning to Fig. 3, the detecting portion 101 is provided with magnetic detecting elements (MR elements) 102, 103. A magnetic part of the scale portion of the linear encoder is scanned by the magnetic detecting elements 102, 103. Variations in magnetic resistance in the magnetic detecting elements are thereby detected based on the circuitry of the substrate 5. Constant current sources 104, 105 in the circuit of the substrate 5 give a proper bias to a level as a whole in order to detect negative signals through the MR elements. A result of scanning magnetic characteristics of the scale portion of the linear encoder by the detecting portion 101 is approximate to a sine wave and is transmitted to the amplifying portion 106. This sine wave is converted into a pulse output with the reference voltage 302 serving as a threshold value. The comparator 107 is provided therefor and outputs an output signal 303. A pulse duty of this output signal 303 is compared and examined. A duty change restraining means (which will be mentioned later) constructed in a control circuit substrate 4 generates an input data signal 150 so that a duty ratio becomes 50%. The input data signal 150 is transferred to a D/A (digital-to-analog) converter 149. The D/A converter 149 converts the input data signal defined as a digital value into a control voltage signal 151 as an analog value. The control voltage signal 151 is inputted to a DC voltage source consisting of transistors Q 111 , Q 112 . The DC voltage source 211 generates the reference voltage 302 having a proper voltage value on the basis of the control voltage signal 151. The reference voltage 302 is inputted to one input terminal of the comparator 107. Fig. 4 is a circuit block diagram of the above-mentioned duty change restraining means. Indicated at 705 in Fig. 4 is a differentiating circuit, to which the output signal 303 is inputted from the comparator, for detecting a switchover of the level of the output signal 303. An MPU 701 controls actions of the respective functional elements. A counter 702 measures an output pulse width (in other terms, a duty). A buffer 703 temporarily stores a count value of the counter 702. A memory 704 stores a control algorithm and a table of the threshold values. Fig. 5 is a flowchart showing actions of the observing means in the duty change restraining means. At the first onset, when the level of the output signal 303 is switched over, the differentiating circuit 705 gives forth a trigger output to the MPU 701 (step S1). The MPU 701 receiving the trigger output causes, after resetting the counter 702 (step S2), the counter 702 to start counting for measuring a pulse width of the output signal (step S3). After a certain period has elapsed, the level of the output signal 303 is inverted. The differentiating circuit 705, when the level is inverted, gives forth a trigger output (step S4). At this time, the MPU 701 outputs the count value of the counter 702 to the buffer 703 (step S5). Incidentally, at this time the MPU recognizes that the data of the count value has been inputted to the buffer 703. The action goes back to step S2. The same steps as those described above are hereinafter sequentially repeated, thus observing the duty of the output pulse. Fig. 6 is a flowchart showing actions of the detecting means in the duty change restraining means. To start with, contents of the buffer 703 are cleared when setting the system (step S11). Next, a trigger is outputted from the differentiating circuit 705 at a rise (or a fall) of the output signal 303 with a printing action (step S12). The MPU 701 detects the trigger, and the count value of the counter 702 is transferred to the buffer 703 (step S13). The MPU 701 detects that a value of the buffer 703 is updated. The duty is detected in the MPU 701. For this purpose, the data thereof are taken in from the buffer 703 (step S14). Note that if the MPU 701 is always open for the data transfer control, the data may be transferred to an in-MPU register from the counter without using the buffer 703. Next, the MPU 701, after finishing a measurement of the pulses for one period, judges whether or not two values, i.e., a width at a High level (Th in Figs. 8A and 8B) and a width at a Low level (Tl in Figs. 8A and 8B), have been detected, these two values serving for calculating the duty (step S15). If not, the action returns to step S12. Whereas if detected, the action proceeds to next step S16. Then, just when obtaining the two values to be compared, a difference between two values is taken at MPU 701, and the widths are compared (step S16). Fig. 7 is a flowchart showing actions of the control means in the duty change restraining means. The MPU 701 accesses the memory 704 with respect to a compared value obtained through the detecting means as well as through the observing means described above (step S21). The MPU 701 then refers to the threshold value (step S22). The widths Th, Tl of the signal 303 in Figs. 8A and 8B are taken in as items of count value data by the MPU 701. The MPU 701 compares magnitudes of the widths. If there is a change in the duty ratio, and when Th > Tl, it is required that the reference voltage 302 be decreased. When Th < Tl, it is required that the reference voltage be increased. That is, the reference voltage is controlled so that the duty ratio converges at 50% (i.e., in approximation to Th = Tl ). Judged is whether or not a Th-to-Tl relationship in magnitude needs a modification of the data 150 in comparison with the threshold value determined by the system (step S23). As a result, if a necessity for the modification is recognized, an optimum reference voltage control table is drawn out of the memory 704 (step S24). The correction value data is outputted to the D/A converter 149 (step S26). On the other hand, when falling within an allowable range of the threshold value, and if the modification is not required, a present value of the correction value data 150 is kept (step S25). Under the control described above, the output signal 303 is controlled so that the pulse widths Th, Tl are substantially uniformly kept (i.e., the duty ratio is 50%) as seen in a pulse 157 exhibiting an output voltage waveform in Fig. 8A. As illustrated in Fig. 8B, the pitches P of the printing outputs (dots) D become uniform. (Second Embodiment) In accordance with the first embodiment, the observation of the pulse duty ratio of the output signal 303 involves the use of the counter and the system clocks, wherein the "H (High)" and "L (Low)" times of the output pulse are measured. In accordance with a second embodiment, a compared value between the High- and Low-level widths is grasped as an electric power ratio in terms of restraining a duty change while keeping the duty ratio at 50% by a method other than the above-mentioned. A duty observing portion is composed of discrete parts. Fig. 9 is a circuit block diagram of the duty change restraining means in the second embodiment. A power integrator generally designated at 801 in Fig. 9 accumulates the electric power proportional to lengths of the pulse width Th, Tl of the output signal 303. Low-pass filters 802a, 802b fetch charge electric power as a DC component from the power integrator 801. Voltage control oscillators 803a, 803b each change an oscillation frequency with respect to the output voltages from the low-pass filters 802a, 802b. A phase comparator 805 compares phases of the output frequencies of the voltage control oscillators 803a, 803b and outputs a phase jitter in the form of a variation in voltage. Under the construction discussed above, a duty change of the output signal 303 is outputted as a fluctuation in voltage of a phase comparator 805. Namely, the pulse widths "Th", "Tl" of the output signal 303 are observed by the power integrator. The duty change is, when recognized, detected as a variation in the output voltage. This is detected as a voltage variation and therefore matched with a next-stage control signal voltage via a transfer filter 804. The reference voltage 302 is controlled by a voltage control constant voltage source 806, with this voltage serving as a control signal of the voltage control constant voltage source 806. Fig. 10 is a diagram of the circuit ranging from the power integrator 801 to the phase comparator 805 in the duty change restraining means of Fig. 9. A configuration and actions of this circuit will hereinafter be explained. Based on a construction consisting of transistors Q1 - Q3 and capacitors C1, C2, electric charges are accumulated in the capacitor C1 for a High-time (i.e., a Th-time) of the output pulse 303. The electric charges are accumulated in the capacitor C2 for a Low-time (i.e., a Tl-time) of the output pulse 303. The electric charges accumulated in the capacitors C1, C2 pass through low-pass filters LPF 802a, 802b composed of a capacitor C11 and resistors R12, R13 and of a capacitor C12 and resistors R11, R14. The electric charges are transferred as DC potentials to VCOs (voltage control oscillators) 803a, 803b. In this embodiment, however, the VCO 803a is constructed of a constant current source consisting of transistors Q22, Q23, Q27, Q28 and a Schmitt trigger circuit consisting of transistors Q41, Q42, Q43, Q44. The VCO 803b is also constructed of a constant current source consisting of transistors Q20, Q21, Q24, Q25 and a Schmitt trigger circuit consisting of transistors Q31, Q32, Q33, Q34. Two outputs from these VCOs are inputted to the phase comparator 805 composed of transistors Q51 - Q58. An output from this phase comparator 805 is transferred via an LPF consisting of R61, R62, C61 to the transfer filter 804 (see Fig. 9, but not shown in Fig. 10). This output is transferred next to the voltage control constant voltage source 806 (see Fig. 9, but not shown in Fig. 10). Fig. 11 illustrates waveforms when a duty change observing means circuit of the duty change restraining means is open on the occasion of opening a transfer block of the duty change restraining means. When the reference voltage 302 assuming a pulse generation threshold level changes with respect to a waveform of the input signal 301, the High- and Low-level widths "Th", "Tl" of the wave form of the output signal 303 change. This pulse width information is converted into electric potentials Vd1, Vd2 by means of the power integrator 801 and the LPFs 802a, 802b. The electric potentials are respectively inputted to the VCOs 803a, 803b. In Fig. 11, Vd1 corresponds to Tl, while Vd2 corresponds to Th. When the reference voltage 302 is not equally divided by a peak-to-peak value of the waveform of the input signal 302, a difference is produced between the electric potentials Vd1, Vd2. It is herein assumed that characteristics of the VCOs 803a, 803b are identical with each other, a scatter is caused in the oscillation frequencies generated in these VCOs and outputted therefrom. A phase difference  is therefore produced in the inputs to the phase comparator 805. In this Figure, a control loop is open, and hence no phase tracking is effected. Further, the output 302 has a duty ratio on the order of 50% when in the open state and is thus at a considerably far level. Hereat, the frequencies of the outputs themselves of the respective VCOs are completely different, and it follows that the output of the phase comparator 805 does not indicate a correct value. The voltage source 806 is controlled by closing the control loop so that the output of the phase comparator 805 is always 0. The waveform of the output signal 303 can thereby hold the duty ratio 50%. The voltage source 806 is exactly controlled by the phase comparator 805. For this purpose, as a transfer function of the transfer filter 804, an arbitrary function in a linear or non-linear form is given corresponding to an output characteristic of the phase comparator 805. Incidentally, under the printer printing control where the output of the linear encoder as employed in this invention is utilized, even when performing the printing operation during an acceleration or deceleration of the carriage, the frequency of the output signal pulse 303 fluctuates at stages of the acceleration and deceleration. If the pulse duty ratio of "Th", "Tl" does not change, however, a difference output is taken out at the next stage of the power integrator 801 and inputted to VCO. Consequently, no influence is exerted on the output of the phase comparator 805. (Third Embodiment) In the second embodiment, the electric power is integrated in accordance with the output signal pulse widths "Th", "Tl". The duty change is observed by use of the phase comparator and the VCOs. As illustrated in Fig. 12, however, the output voltages of the power integrator 801 are compared by a subtracter (voltage comparator) 901. The duty ratio 50% of the output pulse 303 can be obtained even by controlling the reference voltage 302 so that a difference therebetween is zeroed. (Fourth Embodiment) Fig. 13 is a circuit diagram in a fourth embodiment. The detecting portion 101 is, as in the same way with the first to third embodiments, incorporated into the magnetic head 502. At the same time, the detecting portion 101 is constructed of the magnetic detecting elements 102, 103 which act based on the MR (magnetic resistance) effect. The magnetic detecting elements 102, 103 are also similarly connected to amplifiers 104, 105 which constitute a constant current circuit. The amplifiers 104, 105 are further connected to an amplifier 106 for amplifying a detected signal and a comparator 107. In accordance with the fourth embodiment, an interior of the detecting portion 101 is provided with a temperature measuring portion 160 consisting of an element the resistance value of which varies depending on a temperature as in the case of a thermistor. In this element, a variation in the temperature is detected as a fluctuation in voltage when a constant current flows therein. This temperature measuring portion 160 is connected to a compensator 159 for compensating temperature characteristics of the magnetic detecting elements 102, 103. The compensator 159 is constructed to set and output a reference voltage of the comparator 107 in accordance with an output voltage of the temperature measuring portion 160. Fig. 14 shows internal circuitry of the compensator 159. As illustrated in Fig. 14, this compensator 159 incorporates an A/D converter 601, a memory 602 and a D/A converter 603. The memory 602 previously stores, as shown in Fig. 15C, data of a reference voltage V s of the comparator 107 which corresponds to an output voltage V O of the temperature measuring portion 160. Herein, Fig. 15A is a graphic chart showing a relationship of an ideal reference voltage versus a temperature. Fig. 15B is a graphic chart showing a relationship of a temperature measuring portion output voltage versus the temperature. Fig. 15D is a graphic chart showing a relationship of a reference voltage given by memory data versus the temperature. That is, the memory previously stores a value of the ideal reference voltage corresponding to the output voltage of the temperature measuring portion which is obtained at a certain temperature. This value is, as will be explained below, employed as a reference voltage of the comparator. An A/D converter 601 effects an A/D (analog-to-digital) conversion of an output voltage of the measuring circuit portion 160. The compensator 159 reads data corresponding to the converted value out of the memory 602. Thereafter, the data undergoes a D/A (digital-to-analog) conversion in a D/A converter 603 and is outputted as a reference voltage of the comparator 107. An influence caused due to the variation in temperature is thereby eliminated. Giving one example where the temperature is Tk; and the output voltage of the temperature measuring portion 160 is Vok, this value is inputted via the A/D converter 601 to the memory 602. A reference voltage Vsk (digital value) corresponding to this voltage Vok is outputted from the memory 602. The reference voltage Vsk of this digital value is subjected an analog conversion in the D/A converter 603. Thereafter, the converted result is inputted to the comparator 107. Fig. 16A shows output signals of the comparator. Fig. 16B is a flowchart showing actions to write a set value of the reference voltage to the memory, which are executed before the delivery. Fig. 16C is a flowchart showing actions to set the reference voltage after the delivery. As illustrated in Fig. 16A, Th indicates a time for which the pulse of the output signal 303 remains High (i.e., a pulse width at the High level). The symbol Tl indicates a time for which the output signal 303 remains Low (i.e., a pulse width at the Low level). In the actions shown in Fig. 16B, a reference voltage is sequentially set through the D/A converter while measuring a pulse duty ratio. The setting is ended just when the duty ratio falls within a predetermined range. The reference voltage is automatically set so that a difference between Th and Tl is equal to or within a predetermined value. For this setting, the carriage is moved in step S31. The action proceeds to next step S32. Measured therein are Th, Tl of the pulse of the output signal 303 outputted with the movement of the carriage. Judged in step S33 is whether or not an absolute value obtained by subtracting Tl from Th is equal to or smaller than a predetermined value Ttyp. If equal to or smaller than it, it may be judged that a proper reference voltage is present. No adjustment is required. The action therefore proceeds to step S34, wherein the output voltage of the temperature measuring portion is transferred to the compensator. In step S35, set values of the temperature (actually, the output voltage of the temperature measuring portion) and of the reference voltage are stored in the memory. In step S36, the carriage is returned to a home position, thus finishing the adjustment. On the other hand, if the difference exceeds the predetermined value Ttyp in step S33, the action goes to step S37. Whether or not Th > Tl is judged therein. When Th > Tl, the set value of the reference voltage inputted to the D/A converter is increased in step S38. Further, when Th < Tl, the set value of the reference voltage inputted to the D/A converter is decreased in step S39. The action goes back to step S32 in order to set a proper reference voltage. When equal to or smaller than the predetermined Ttyp, the action is ended. The data shown in Fig. 16C are stored in the memory according to the steps described above. Note that the graphic chart of Fig. 17 showing the relationship of the MR element output versus the temperature corresponds to Fig. 15A. Fig. 16C shows the actions to set the reference voltage in a delivered product after the actions to write the set value of the reference voltage to the memory which have been explained in Fig. 16B. In step S41, the output voltage of the temperature measuring portion is obtained. The output voltage acquired in step S41 is A/D converted in step S42. The reference voltage set value stored in the memory is read and D/A converted, thereby setting a reference voltage. The following is the way of setting an in-use reference voltage of the actual product. For instance, in a range from a temperature Tk to a temperature Tk+1 shown in Fig. 15B, the output voltage Vok of the temperature measuring portion is inputted to the A/D converter 601 (see Fig. 14) of the compensator. The reference voltage Vsk corresponding to the output of the A/D converter is read from the memory 602 and outputted as a reference voltage via the D/A converter 603. Herein, if an interval between Tk and Tk+1 is reduced to increase the data, it follows that an approximation to an ideal reference voltage shown in Fig. 15A is attained. Further, the actions in Figs. 16B and 16C can be easily actualized by a combination of TTL semiconductors such as a counter function, a comparator function, etc., or by the software involving the use of a microcomputer, etc. Moreover, when using a common ROM without performing the adjustment with respect to each serial printer, an accuracy required is slightly decreased. However, the adjustment when delivered becomes unnecessary. Further, the costs can be reduced down by using the ROM. Additionally, if the specification of the magnetic head is modified after the product has come out, the apparatus can correspond to this simply by a modification of the ROM. (Fifth Embodiment) In accordance with the fourth embodiment, the A/D converter, the D/A converter and the memory are employed in the compensator 109. In a fifth embodiment of this invention, the compensator 109 is not limited to these elements but may involve the use of an OP amplifier or the like. Note that printing with a much higher accuracy is attainable in the former case, whereas the costs increase. Further, in the latter case, through the necessary accuracy slightly declines, the costs can be reduced down by using inexpensive parts. Besides, the necessity for control of a CPU is eliminated, and hence the apparatus undergoes no restriction when mounted. The following is an explanation of a method of setting the reference voltage by use of the OP amplifier. It is presumed that the output voltage, as expressed in Fig. 15B, of the temperature measuring part is approximated to the ideal reference voltage shown in Fig. 15A. An amplification is effected by the OP amplifier to obtain a desired multiplying factor. Fig. 18A shows the compensator 109 in this instance. This compensator is conceived as a so-called non-inversion amplifier circuit, wherein a degree of amplification is adjusted at a ratio of Rf to Rs. (Sixth Embodiment) In the fourth and fifth embodiments, as shown in Figs. 19A and 19B, the duty change is eliminated by the method of varying the reference voltage 302 of the comparator. The present invention is not confined to this but may adopt a method of varying the output signals of the magnetic detecting element. This embodiment is configured by a circuit shown in Fig. 20. In this case, the compensator 159 inverts the output of the temperature measuring portion 160 and, in accordance with a signal thereof, functions to amplify the signal of the magnetic detecting element. Fig. 18B illustrates the compensator 159 in this case. This compensator may be a so-called inversion amplifier circuit consisting of an OP amplifier and a differential amplifier circuit, wherein the output is adjusted at a ratio of Rf to Rs. As discussed above, the first through sixth embodiments of the present invention provide the construction, wherein the duty ratio of the printing synchronous output signal pulse waveform is observed, and the synchronous output generation reference voltage is controlled based on the result thereof. It is thus possible to obtain the serial printer capable of high-quality printing owing to the synchronous output which is stable at all times. It is also feasible to acquire the serial printer capable of restraining the duty change due to the variation in the temperature. (Seventh Embodiment) Next, Fig. 21 is a circuit diagram illustrating a configuration of a synchronous signal generating circuit according to this invention. The scale portion of the linear encoder is mounted in the carriage shown in Fig. 1 and fixed to the apparatus body. A detecting portion 101 of the linear encoder detects a relative moving position of the carriage to the apparatus body by detecting the scale portion. The detecting portion 101 is constructed of MR elements which act based on the magnetic resistance effect. The detecting portion 101 is provided integrally with a pair of magnetic detecting elements 102, 103. This detecting portion 101 is also connected to the substrate 5 mounted on the carriage, the substrate being shown by a broken line in the Figure. Connected to this substrate 5 are the amplifiers 104, 105 for constituting constant current circuits, the amplifier 106 for amplifying a detected signal and the comparator 107. The output signal 303 is thereby outputted. This output signal is inputted to a counter portion 7. Note that a variable resistor 158 for determining a reference voltage is connected to this comparator 107; these elements are packaged on the substrate 5; and an adjustment is made on the carriage. Next, Fig. 22 is a diagram showing detailed circuitry of the counter portion 7 shown in Fig. 21. A frequency divider A109 consisting of trigger flip-flops effects a 1/2 frequency division with respect to an output of the comparator 107. On the other hand, an output signal of an oscillator 113 is inputted to a frequency divider B114. Respective output signals of the frequency dividers A109, B114 and the oscillator 113 are inputted to add/count-back counter I115 and an add/count-back counter J116 such as TTL, etc. via gates 110, 111, 112, 115, 116, 117, 119, respectively. Next, the action of this circuit will be explained with reference to Figs. 21, 22 and 23A - 23I. The magnetic detecting elements 102, 103 are supplied with a constant current via the amplifiers 104, 105 each constituting the constant current circuit. The magnetic head 502 moves along the scale portion 501 of the linear encoder illustrated in Fig. 1. Resistance values of the magnetic detecting elements 102, 103 vary with the movement thereof. Variations thereof are detected as fluctuations in voltage. A signal amplified by the amplifier 106 is inputted to one input terminal of the comparator 107. The output signals 303 (Fig. 23A) of the comparator are converted into high and low clocks (Fig. 23B) per waveform by means of the frequency divider 109 of Fig. 22. A pulse (Fig. 23D) well shorter than the output signal of the frequency divider A109 is generated from the oscillator 113. When the output signal of the frequency divider A109 is at a High level, a clock number of the output signals (Fig. 23C) of the frequency divider A114 is added to the add/back-count counter 115 through the respective gates 110, 111, 112, 115, 116, 117. When the output signal of the frequency divider A109 is at a Low level, the clock number of the output signals of the oscillator 113 is counted back from the add/back-count counter I115. At this time, a clock frequency of the oscillator 113 is twice as large as a clock frequency of the output signal of the frequency divider B114. Hence, as shown in Fig. 23E, the add/back-count counter I115 counts back the count number down to 0 in a time which is one-half of the time of addition. Further, the add/back-count counter J118 is, as illustrated in Fig. 23F, in the adding process when the output signal of the frequency divider A109 is at the Low level but in the back-counting process when at the High level. As described above, the counters I, J are counted back after the addition has been executed. When the count number comes to 0, the counters I, J set ripple clock output signals at the Low level. A gate 123 serves to, when any one of the counters I, J gives forth a ripple clock output, invert this output as shown in Fig. 23G. The inverted one is outputted to an input terminal K of a JK-flip-flop 124. On the other hand, D-flip-flops 119, 120 and a gate 121 output, to an input terminal J of the JK-flip-flop 124, a signal which assumes the High level at a rise of an output signal 108 of the comparator but, as illustrated in Fig. 23H, the Low level after one clock of the oscillator 113. The JK-flip-flop 124 outputs a signal which becomes, as shown in Fig. 23I, the High level at a rise of the gate 121 but the Low level at a rise of the gate 123. The JK-flip-flop 124 is thus capable of outputting the clocks exhibiting a duty ratio 50%. Note that in this embodiment, TTLs 191 are used by ones in the counters, however, if two or more stages are provided, the duty ratio approximates 50%. As an adequate example, two stages of TTLs 191 are employed, and a clock of the oscillator is set on the order of 500 ns. The clock of the output signal of the comparator is on the order of 160 µs, and, therefore, clocks 1µs of the output signals of the frequency divider B can be counted 160. The counter is capable of counting 8 bits (256), and this is therefore a sufficient value. Delays of these gates are on the order of 10 ns, and hence this is an ignorable value for 500 ns. Supposing that the count number fluctuates ±1, the duty ratio is 50 ± 0.3125%. Further, the clock can be preset corresponding to an amount of error. If a much higher accuracy is required, the counters may be multi-staged corresponding thereto by increasing the frequency of the oscillator. Note that the circuit and the components (counters, frequency dividers, etc.) in the embodiment are provided by way of one example, but the embodiment is not limited to those components if the same functions are incorporated therein. In accordance with the seventh embodiment, the present invention is oriented to the counter for setting the duty ratio at 50%. However, in an eighth embodiment which will be discussed as below, a noise filter circuit is used in place of the counter. (Eighth Embodiment) Fig. 24 shows one example of the noise filter circuit. D-flip-flops 201, 202 and gates 203, 204, 205 are circuits for detecting leading and trailing edges of the output signal 303 of the comparator and generating pulses. Note that the three gates 203, 204, 205 (AND circuit, NAND circuit and OR circuit) can be substituted with a single piece of EX-NOR (exclusive NOR) circuit. For simplifying the function, however, a construction is given herein with three gates. A delay circuit 206 can be easily actualized by connecting the D-flip-flops in series at multi-stages. However, the delay circuit 206 is required to have a delay time larger than a noise pulse width. If a comparator output signal shown in Fig. 25A is present, pulses shown in Fig. 25C are obtained from the delay circuit 206. A D-flip-flop 207 latches the output signal of the comparator at a rise of this pulse and outputs this output signal (Fig. 25B). The noises can be filtered off based on the circuitry described above. Note that the circuit shown in Fig. 24 is given by way of one example, but other circuitry may be adopted. For instance, the following arrangement may be adopted. The D-flip-flop 207 is replaced with a T-flip-flop, and the outputs of the gate 205 is counted by the counter. Only in the case of an odd number (low-order 1-bit output assumes the High level), the pulses are transmitted to the T-flip-flop. As discussed above, according to the seventh and eighth embodiments of the present invention, the counter portion for measuring the wavelength of the synchronous output signal is provided, whereby the duty ratio of the synchronous output signal pulse waveform is set to 50%. It is thus possible to obtain the serial printer capable of high quality printing. Provided further is the filter circuit for filtering off the noises which may probably enter the synchronous signal generating circuit. There is acquired the serial printer which can thereby get the synchronous signal output pulses with no mistake in counting due to the noises. (Ninth Embodiment) Fig. 26 is a basic block diagram of a ninth embodiment. In Fig. 26, a magnetic head 502 reads a magnetic pattern of the scale portion and converts it into an electric signal. The magnetic head 502 consists of MR elements. The magnetic head 502 outputs a pseudo sine wave signal having a waveform similar to a sine wave with a relative movement to the scale portion. This output signal has two outputs assuming first and second phases, mutually shifted 90 degrees, for detecting a moving direction of the carriage. A constant current circuit 312 supplies the magnetic head 502 with a constant current. An amplifier 311 amplifies a signal of the magnetic head up to a predetermined magnitude. Parts generally indicated at 502, 301, 302 are mounted on the substrate 5 (see Fig. 1) on the carriage. A comparator 313 converts an output signal of the amplifier 311 into a pulse signal. The base voltage (reference voltage) of the comparator 313 is given by an output of a D/A converter 314. The base voltage is freely variable according to a command of a controller 319 which will be mentioned later. A position counter 315 counts information indicating a position of the carriage with respect to the scale portion from a phase lead-to-lag relationship between a first phase pulse signal and a second phase pulse signal as well as from the number of second phase pulses. A duty detecting circuit 316 detects duties of the first and second phase pulse signals. A thermistor 317 disposed in a proper position (preferably close to the magnetic head) of the substrate 5 is intended to measure a temperature of this part. An A/D converter 318 converts an output voltage of the thermistor 317 into a digital value. The controller 319 is constructed of a CPU, a ROM, a RAM, I/O ports and a timer circuit. The I/O ports are employed for inputting and outputting to and from the D/A converter 314, the position counter 315, the duty detecting circuit 316 and the A/D converter 318. Further, the timer circuit is used for generating a timing signal of interruption processing. Fig. 27 shows an example of a specific circuit of the position counter. Referring to Fig. 27, the numeral 400 represents a D-FF, and 401 denotes an up-down counter. The phases of the first and second phase pulse signals are shifted 90 degrees. It is therefore to know which direction the carriage moves from the phase lead-to-lag relationship therebetween. Thereupon, the phase lead-to-lag relationship is detected by the D-FF. An output thereof is connected to an up-down input terminal. For example, the number of the second (or first) phase pulses is counted. Accordingly, when the carriage moves in a certain direction, the pulse number is counted up. Further, when the carriage moves in the direction opposite thereto, the pulse number is counted down. The present position of the carriage is therefore obtained from the count number of the up-down counter. In addition, a home position sensor 402 involves the use of a photo interrupter. When the carriage is in the home position, the light incident on a light receiving element from a light emitting element of the photo interrupter is cut off. A signal is then transmitted to a clear input of the up-down counter 401, thereby zero-clearing the count of the up-down counter 401. Hence, the count number of the up-down counter 401 indicates a moving distance of the carriage from the home position, i.e., a carriage position. Fig. 28 shows a specific example of the duty detecting circuit 316. The circuit shown in Fig. 28 detects a duty of the pulse signal assuming one of phases. For detecting the pulse signal assuming another phase, as a matter of fact, one additional circuit similar thereto is prepared (incidentally, though not illustrated in Fig. 26, for obtaining the pulse signal assuming another phase, there are prepared another set of the magnetic head 502, the amplifier 311, the constant current circuit 312 and the comparator 313; and, as explained earlier, the pulse signals coming from the two comparators are inputted to the position counter 315). The pulse signal is at first synchronized with a clock period of a clock circuit 520 by means of a 1st-stage D-FF 521. The clock period selected is well faster than the period of the pulse signal outputted with the movement of the carriage. Generally, the pulse signal period is on the order of 0.1 mSec (= 10 KHz). The clock period to be selected ranges from several 100 nSec to several µSec (several 100 KHz - several MHz). The clock circuit 500 may be independently provided. Normally, however, a CPU clock within the controller 319 is usable as it is or by properly dividing the frequency. An AND circuit 522 takes a logic product between an output of the D-FF 521 and an output of the clock circuit. The result thereof is counted by a counter 523 having a predetermined number of bits. Counting continues for a duration of a High-state of the pulse signal. More specifically, only when the pulse signal is at the High level, the AND circuit 522 permits the clocks to pass therethrough. The counter 523 counts the number of clocks. When the logic of the pulse signal is inverted, videlicet, when becoming Low, a content of the counter 523 is transferred to a D-latch circuit 507 having a predetermined number of bits while synchronizing with a next leading edge of the clock output through a D-FF 524 and an AND circuit 505. That is, when the pulse signal becomes Low, an output Q of the D-FF 521 becomes High. The output Q of the D-FF 524 is set High, and the next clock output is inputted via the AND circuit 505 to a clock input of the D-latch 507. As a result, the content of the counter 523 is transferred to the D-latch 507. Thereafter, the content of the counter 523 is cleared through the D-FF 524 and a negative logic AND circuit 506 when the clock output becomes Low next. Namely, as stated above, when the pulse signal assumes the Low level, an output Q of the D-FF 521 becomes High, and hence an output Q of the D-FF 524 turns out Low. For this reason, when the clock output becomes Low, the output of the negative logic AND circuit 506 becomes Low. This Low output is inputted to a clear input of the counter, thereby clearing the counter 523. Hereat, a Low output of the negative logic AND circuit 506 is also inputted to a clear input of the D-FF 524, thereby clearing the D-FF 524 itself. The content of the D-latch circuit 507 is not therefore updated till the next counting action of the counter 523 is finished (till the pulse signal assumes the Low level after the end of the next counting action for a High-period of the pulse signal). A time-interval of a High duty of the pulse signal is thus measured. Similarly, a time-interval of a Low duty of the pulse signal is measured through an AND circuit 509, a counter 510, a D-FF 512, a negative logic AND circuit 513 and a D-latch circuit 514. The controller 319 is capable of reading contents of the D-latch circuits 507, 514 and the latest High and Low duty time-intervals of the pulse signals at arbitrary timings. A duty ratio is simply obtained by the following formula: Duty Ratio = High Duty / (High Duty + Low Duty) Given next is an explanation of a control method of restraining fluctuations in the duty ratio on the basis of the circuitry described above. To start with, a step in a power-ON state will be explained. When turning ON the power source, the output voltage of the D/A converter 314 is set to a proper initial value. Next, the carriage is moved without having any recording (printing) action executed. At this moment, the duty ratio of the pulse signal output of the comparator 313 takes a proper value. If the pulse signal is outputted, however, there is no problem because of no influence being exerted on the action of the position counter 315. Subsequently, the contents of the position counter 315 are confirmed at a predetermined interval. A carriage driving motor is controlled by a method such as PWM control so that the carriage moves at a constant speed. An execution of this action at a predetermined interval is easily attainable by a method in terms of software involving an interrupt processing function of the CPU within the controller 319. A moving velocity can be also calculated by dividing a difference between the contents of the counter by an interval time per interval. Fig. 29 is a diagram showing a moving velocity of the carriage. As obvious from the Figure, the carriage gradually increases the velocity and, when reaching an aimed velocity, moves substantially at a constant velocity. The carriage, after moving a predetermined distance, gradually decreases the velocity and then stops. Now, when the carriage reaches a constant moving velocity at a significant level, the duty detecting circuit 316 reads a duty time and calculates a duty ratio. Then, an output (reference voltage inputted to the comparator 313) of the D/A converter 314 is varied based on the result thereof. If the duty ratio does not reach substantially 50% in this state, the duty ratio is re-calculated, and the output of the D/A converter 314 is varied. The steps described above are repeated till the duty ratio comes to substantially 50%. When the duty ratio reaches substantially 50%, the carriage is returned to the home position. A temperature at this time, i.e., the output of the A/D converter 318, is read and stored in the RAM of the controller 319. Note that the step enters a standby action after the carriage has gone back to the home position. By the way, the duty ratio may be calculated each time per pulse signal. However, there is no problem in terms of practicality even if calculated discretely. Hence, there may be read the contents of the duty detecting circuit 316 together with the contents of the position counter when effecting the interruption processing mentioned above. Further, as shown in Fig. 29, it is difficult to completely set constant the moving velocity of the carriage. Accordingly, an average value of the measurement effected several times is taken, and an adjustment is made based on this mean value. This manner is more preferable than by adjusting the reference voltage (output of the D/A converter 314) finely inputted to the comparator at the duty ratio each time. Next, the operation during the recording (printing) action will be discussed. During the recording action, the carriage always moves. Excepting a motion starting time and a motion stopping time shown in Fig. 29, the carriage moves at the constant speed. Therefore, during this constant speed moving interval, the adjustment of the reference voltage is executed each time the interruption processing is performed. The duty ratio of the pulse signal is thereby kept at substantially 50%. At this time, after the output of the D/A converter 314 has been varied, the temperature is read and stored in the RAM of the controller. Note that even when moving the carriage for reasons other than the recording action, the same steps may be conducted. Next, the operation during a standby status (e.g., off-line) will be explained. Temperature information is monitored at a predetermined interval. When the output of the D/A converter 314 is changed, this is compared with temperature information stored beforehand. Then, if a temperature difference is a predetermined value or greater, a series of the same actions as those executed when turning ON the power source are performed. Figs. 30 - 32 are flowcharts in which contents of the control explained above are rearranged. Next, the contents of the control will be explained referring to these flowcharts. However, the contents of principal actions have already been stated, and therefore only an outline will be given herein. Referring to Figs. 30 - 32, after turning ON the power source, the D/A converter 314 is set to the initial value (step S101). Next, the carriage is moved (step S102), and there is a wait till the carriage reaches a constant speed (step S103). After reaching the constant speed, as explained with reference to Fig. 28, the duty ratio is calculated (step S104). Judged is whether the calculated duty ratio is greater or smaller than or substantially equal to 50% (e.g., within a range of 50% ± 3%) (step S105). If larger than 50%, the output of the D/A converter 314 is increased (step S108). Whereas if smaller, the output of the D/A converter 314 is decreased (step S107). Thereafter, the action goes back to step S102. The steps S102 - S108 or S107 are hereafter repeated till the duty ratio comes to substantially 50%. In step S105, if the duty ratio is judged to be substantially 50%, the carriage is returned to the home position (step S106). Subsequently, a temperature is read by the A/D converter (step S109) and stored in the RAM of the controller (step S110). Note that the carriage comes to a standby state in the home position. Judged next is whether an indication of the recording action is given or not, i.e., during the recording action or the standby status (step S111). In the case of the recording action, whether the carriage moves at the constant speed or not is judged (step S112). If not at the constant speed, actions of steps S111, S112 are repeated till the constant speed is reached. When reaching the constant speed, the duty ratio is calculated (step S113). There is judged whether the duty ratio is larger or smaller than or equal to substantially 50% (step S114). If larger than 50%, the output of the D/A converter is increased (step S115). Whereas if smaller, the output of the D/A converter 314 is decreased (step S116). Subsequently, a temperature of read by the A/D converter 318 (step S117) and stored in the RAM of the controller (step S118). Note that if the duty ratio is judged to be substantially 50% in step S114, the action returns to step S111. If the carriage is judged to be in the standby status in step S111, the A/D converter 318 reads a temperature at a predetermined interval (step S119). Judged next is whether or not a difference between the temperature read this time and the temperature read last time is smaller than a predetermined value (step S120). If smaller than the predetermined value, the action goes back to step S111. Whereas if larger than the predetermined value, the carriage is moved (step S121), and there is a wait till the carriage reaches the constant speed (step S122). The duty ratio is then calculated (step S123). Next, there is judged whether the calculated duty ratio is greater or smaller than or equal to substantially 50% (step S124). If larger than 50%, the output of the D/A converter is increased (step S127). Whereas if smaller, the output of the D/A converter 314 is decreased (step S126). Thereafter, the action goes back to step S121. The steps S121 - S127 or S126 are hereafter repeated till the duty ratio comes to substantially 50%. In step S124, if the duty ratio is judged to be substantially 50% (e.g., within a range of 50% ± 3%), the carriage is returned to the home position (step S125). Next, a temperature is read by the A/D converter 318 (step S128) and stored in the RAM of the controller (step S129). Note that the carriage is brought into the standby status in the home position. (Tenth Embodiment) In the embodiment discussed above, when the temperature difference larger than the predetermined value is produced during the standby status, the carriage is, as can be understood from the steps S120, S121, automatically moved. However, some cases may be thinkable, wherein this becomes troublesome. For instance, it is not desirable that the carriage automatically starts moving when the user replaces an ink cartridge employed for recording during the standby status. For avoiding such a trouble, a possible measure is to change the design so that the ink cartridge is allowed to be replaced only for an OFF-time of the power source. In some cases, however, such a measure can not be taken depending on a construction of an appliance. Under such circumstances, in accordance with this embodiment, an in-standby process is modified as follows. The controller 319 judges, when trying to perform an event (e.g., a resumption of the recording action) to move the carriage next, whether or not the carriage is to be moved. If not moved, the carriage reverts to the standby status to prevent the movement of the carriage. Further, only when the carriage is to be moved, a series of the same actions as those when entering the power-ON state are carried out. Fig. 33 is a flowchart in which the modified contents of the control explained above are rearranged. Turning to Fig. 33, if judged to be the standby status in step S111, there is judged whether the event to move the carriage happens or not (step S150). If the event does not happen, the action goes back to step S111. Whereas if it is judged that the event happens, the A/D converter 318 reads a temperature (step S151). Whether or not a difference between the read temperature of this time and the read temperature of the last time is smaller than a predetermined value (step S152) is determined. If the temperature difference is smaller than the predetermined value, the action returns to step S111. If larger, the action proceeds to step S121. There is hereafter conducted the control of the same actions of steps S122 - S125, S126 or S127 as those in the power-ON state. In accordance with this embodiment, the carriage in the standby status is by no means moved in an uncontrolled manner (i.e., as far as there happens no event to move the carriage as by a command of recording action, the action does not proceed to step S121 wherein the carriage is moved). It is therefore possible to prevent the trouble which may take place when replacing the ink cartridge. As discussed above, according to the ninth and tenth embodiments of this invention, the control to set the duty ratio at 50% is conducted beforehand just when the carriage reaches the constant moving speed in the power-ON state. Hence, the highly accurate duty ratio 50% is quickly obtained. Even when shifting to the recording action, the recording action can be easily performed at the duty ratio 50% which gives a desirable printing result from the beginning. Besides, there is executed the control to set the duty ratio at 50% at all times when the carriage reaches the constant moving speed during the recording action also. The duty ratio can be therefore always kept at 50% during the recording action. Further, in consideration of a temperature characteristic (a change in the duty ratio due to variations in temperature) of the position detecting circuit including the magnetic head, if the temperature difference increases even in the standby state, the control to keep the duty ratio at 50% is performed. Hence, it is feasible to maintain the duty ratio of the pulse signal substantially at 50% at all times not only during the recording (printing) action but also in the standby status. When shifting to the recording action, the recording action can be quickly executed at the duty ratio 50%. Besides, it is possible to actualize the serial printer capable of obtaining an excellent recording (printing) result in a wide temperature range even when the temperature fluctuates in the in-use process. (Eleventh Embodiment) An eleventh embodiment of the present invention will next be discussed. Fig. 34 is a block diagram illustrating a configurational example of the circuit of the serial printer shown in Fig. 1. Referring to Fig. 34, the scale portion of the magnetic linear encoder is mounted in the carriage and fixed to the apparatus body. The magnetic linear encoder includes a detecting portion 101 for detecting a relative moving position of the carriage by detecting information which is magnetized on the scale portion. The detecting portion 101 incorporates magnetic detecting elements 102, 103 consisting of MR elements which act based on the magnetic resistance effect. The detecting portion 101 is also connected to a carriage substrate 5 (indicated by a broken line in Fig. 1) mounted on the carriage. This carriage substrate 5 includes a constant current circuit 104 and a differential amplifier 106 for differentially amplifying respective signals detected by the detecting elements. An output signal A O (or 108) is outputted from the differential amplifier 106. A printer control circuit substrate 4 includes an A/D converter 132 for A/D converting the output signal A O and a comparator 130 for generating a counter pulse A (or 131) having a pulse waveform by comparing the output signal A O with a reference voltage. The printer control circuit substrate 4 also includes a D/A converter 134 for generating a reference voltage V ref (or 140) defined as an input signal to one terminal of the comparator 130 and a counter/timer 133 for counting counter pulses A. The printer control circuit substrate 4 further includes a CPU 135 for controlling the system, an EEPROM 136 serving as a memory device, a ROM 137, a RAM 138 and a CPU bus 139 serving as a bus for data, addresses and control signals of the CPU 135. Note that some or the whole of the components surrounded with the broken line may be incorporated into the CPU 135. Next, the operation of the thus constructed circuit will be explained. The magnetic detecting elements 102, 103 are supplied with a constant current via the constant current circuits 104, 105, respectively. Magnetic patterns are previously magnetized at a fixed interval on the scale portion 501 (see Fig. 1), fixed to the apparatus body, of the magnetic linear encoder. When the detecting portion moves along the scale portion 501, resistance values of the magnetic detecting elements 102, 103 vary. Variations in the resistance values are detected as fluctuations in voltage. After being amplified in the differential amplifier 106, amplification signals thereof are inputted to one input terminal of the comparator 130. The output signal A O transmitted from the differential amplifier 106 is a pseudo sine wave and therefore compared with the reference voltage V ref outputted from the D/A converter 134 in the comparator 130. The counter pulses A are thereby obtained as synchronous signals. The counter pulses A are inputted to and counted by the counter/timer 133. A count value thereof represents a position of the carriage. Note that the CPU 135 controls the system and transfers the data of the EEPROM 136, the ROM 137 and the RAM 138 via the CPU bus 139. The CPU 135 also controls the A/D converter 132, the counter/timer 133 and the D/A converter 134. The CPU 135 further controls other functions (e.g., an interface function to the host control over a variety of motors, a printing action, etc.) of the serial printer. As discussed above, the output signal A O obtained from the detecting portion of the magnetic linear encoder is the pseudo sine wave. It is therefore required that the output signal be converted into the counter pulse A expressed by the digital signal (pulse waveform) by use of the converter 130. On the other hand, the reference voltage V ref inputted to the comparator employed for the conversion and compared with the output signal A O is desirably an average value of the output signals A O . For this reason, an initial adjustment is, if it is required, made so that the reference voltage V ref becomes the average value of the output signals A O . The following is an explanation of procedures for the initial adjustment of the reference voltage V ref with reference to a flowchart of Fig. 35. Referring to Fig. 35, the carriage starts moving (step S221). The counter pulse from the linear encoder is not yet correctly outputted at this moment, and, hence, the moving speed is unknown. Accordingly, there is previously obtained the minimum torque by which to shift a load based on mechanism parts such as the carriage and the guide shaft member. The CPU issues a command to move the carriage at a velocity so that the carriage motion is not so fast. Next, the output signals A O from the differential amplifier 106 are detected. Outputted to the D/A converter 134 is such a digital value that the average value of the output signals A O becomes the reference voltage V ref (step S222). Next, the carriage is returned to the initial position (step S223). These steps S222, S223 are shown in Fig. 36A. Next, the content of step S222 will be explained in greater detail with reference to Fig. 36B. To begin with, the number n (an integer of 1 or larger) predetermined as a measurement number of the output signals A O is initialized in the counter. Simultaneously, an addition area A sum of A O is cleared (step S211). Next, data A O is A/D converted by the A/D converter 132 and thereafter taken in the RAM 138 (step S212). Subsequently, the counter is decremented, and at the same time, A O is added to A SUM (step S213). Next, whether or not the counter is 0 is judged (step S214). If not 0, the action goes back to step S212. If the counter is 0, the action proceeds to step S215. That is, steps S212, S213 are repeated till the counter is zeroed. In step S214, when the counter is zeroed, the carriage is stopped (step S215). Subsequently, A SUM is divided by the measurement number n to obtain an average value A ave of A O (step S216). Set next in the D/A converter 114 is such a digital value as to establish V ref = A ave (step S217). Finally, the EEPROM 116 stores the digital value set in step S218. Incidentally, a sequence of the initial adjustment of V ref is normally performed once before delivering the serial printer from the factory. However, if the output A O largely changes with a passage of time, a sequence of the V ref initial adjustment may be incorporated in the initialization sequence after turning ON the power source when used. As stated earlier, the digital value stored in the EEPROM is set in the D/A converter in the initialization sequence after the power-ON process of the serial printer. Next, the carriage is moved again (step S224). Subsequently, steps S225 - S227 will be executed. These steps, however, form a carriage speed control loop. To be specific, the carriage speed is detected (step S225). Whether or not the carriage speed is synchronized is judged (step S226). If not synchronized, the carriage speed is adjusted (step S227). The action goes back to step S225, wherein the carriage speed is detected once more. Whether or not the carriage speed is synchronized is judged again. Steps S225 - S227 are repeated till the carriage speed is synchronized. When synchronized, the action proceeds to the next step, i.e., step S228. Herein, the carriage speed adjustment in step S227 involves a step of reading a count value of the count pulses A from the counter/timer. The carriage speed is adjusted to establish the following relational formula 1 wherein a sampling period T S of the A/D converter is expressed in relation to a period of the output A O of the MR element. T S = T AO / 2 m (m is the integer of 1 or greater) Note that Fig. 37 shows an example where the relational formula 1 is established. On this occasion, when T S is variable, only T S may be varied to establish the relational formula 1 without changing T AO , i.e., without changing the moving speed of the carriage. Next in step S228, A O is measured n-times at a T S -interval, thus calculating the average value A ave . This step S228 is the same as steps S211 - S218 which have already been explained in association with Fig. 36B. It is, however, required that the measurement number n should satisfy the following relational formula 2: n = k · 2 m (where m is the same as m in the relational formula 1, and j is the integer of 1 or larger). Fig. 37 also shows an example where the relational formula 2 is established. In the example of Fig. 37, m = 2, k = 2, and n = 8. The average value A ave of the measurement effected n-times is equal to a DC component of A O . For this purpose, sampling may be effected at such a timing that a phase of A O is shifted 180 degrees. It can be comprehended from the example of Fig. 37 that values of points 271 - 273, 272 - 274, 275 - 277 and 276 - 278 offset errors with respect to the DC level of A O . Then, finally the carriage is returned (step S229), and the V ref initial adjustment is thus completed. (Twelfth Embodiment) Next, a twelfth embodiment will be discussed with reference to Fig. 38. A sequence of the initial adjustment of the reference voltage is the same as that in Fig. 35. This embodiment is applicable to a case where the sampling period T S can not be shorter than the period T AO of the output A O of the MR element, i.e., the carriage moving speed can not be decreased. Videlicet, an error in the measurement average value A ave can be reduced by modifying the above-mentioned relational formulae 1, 2 into the following relational formulae (1'), (2'): T S = T AO (1 / 2 + m) (m is the integer of 1 or larger) n = 2 k (k is the integer of 1 or larger) Fig. 38 shows an example when m = 1, k = 2, and n =4. Values of points 281 - 282 and 283 - 284 offset each other. As discussed above, according to the eleventh and twelfth embodiments of this invention, the carriage moving speed is synchronized with the sampling period of the A/D converter with respect to the MR element output. Added to the V ref initial adjustment sequence is the sequence of sampling effected a given number of times obtained from the carriage moving speed and from the sampling period. The counter pulse can be thereby obtained, wherein the duty ratio is approximate to 50%. The variations in the counter pulse waveform due to the passage-of-time change in the MR element output can be restrained. A scatter in density as a result of recording by the serial printer can be thereby restrained. (Thirteenth Embodiment) Next, a thirteenth embodiment of this invention will be described. Fig. 39 is a flowchart (V ref initial adjustment 3) showing actions of a reference voltage V ref initial adjusting method in the serial printer according to this invention. Note that the hardware of the serial printer is the same as that shown in Figs. 1 and 34, and its explanation is omitted herein. Turning to Fig. 39, the steps (steps S221 - S229 shown in Fig. 35) of the V ref initial adjustment 2 described above are at first executed (step S231). Next, a block number 1 is set, videlicet, the block number is initialized (step S232). The carriage starts moving (step S233). The add counter of A O and the addition area A SUM are initialized (step S234). Subsequently, the A/D converter measures the voltage A O (step S235). The add counter is incremented (1 is added), and, besides, A O is added to A SUM (step S236). A carriage position is detected through the counter/timer (step S237). Subsequently, whether or not the carriage position reaches the next block is judged (step S238). Note that the block herein implies one unit when a carriage moving range is previously partitioned into blocks at an interval. The above-mentioned block number implies a serial number put on each block which is incremented as the carriage moves. In step S238, if it is judged that the carriage position does not reach the next block, steps S235 - S237 are repeated till the next block is reached. In step S238, if it is judged that the carriage position reaches the next block, A SUM is divided by the add counter to calculate the average value A ave (step S239). Next, a digital value is stored in an area, corresponding to the present block number, of the EEPROM. this digital value being set in the D/A converter as the average value A ave in the carriage position indicated by the thus obtained present block number, i.e., as the reference voltage V ref (step S240). Subsequently, the block number is incremented, or in other terms, updated (step S241). Judged is whether or not the updated block number is larger than the predetermined final block number (= dividing number of carriage position) (step S242). In step S242, if it is judged that the present block number is not larger than the final block number, steps S234 - S242 are repeated till the present block number becomes larger than the final block number. In this manner, the average value A ave per block is stored in each corresponding area of the EEPROM. Then, in step S242, if it is judged that the present block number is larger than the final block number, the carriage stops (step S243). The carriage is returned to the initial position (step S244). Next, the actions shown in the flowchart of Fig. 39 will be explained referring to a timing chart of Fig. 40. Fig. 40 is a timing chart showing relationships of the carriage position versus the output signal A O from the differential amplifier 106, the ideal reference voltage V ref defined as the DC component of A O , an ideal counter pulse A(a) in this instance, a counter pulse A(b) when the average value of A O in the entire carriage moving range is V ref and a counter pulse A(c) when an in-block average value of A O is V ref . This embodiment presents a case where the carriage moving range is partitioned into four blocks. In step S231 of Fig. 39, the counter pulse A can be, though it does not take an ideal waveform as shown by A(b) in Fig. 40, obtained enough for block partitioning of the carriage position. One block may be set well longer than a period (e.g., 360 dpi) of the counter pulse A. A positional accuracy of a block boundary may also be set considerably lower than a carriage position detecting accuracy needed during the printing process. Accordingly, the counter pulse A at the end of step S231 may not be so accurate. The block number is initialised in step S232. The carriage starts moving in step S233. In step S234, the A and the addition area A SUM are initialized. In steps S235 - S238, A O undergoes periodic sampling till the carriage position exceeds a range of the present block number, and an addition thereof is applied to A SUM . The A O average value A ave in the present block number is thus obtained in step S239. In step S240, a digital value is stored in an area, corresponding to the present block number, of the EEPROM, this digital value being set in the D/A converter for attaining V ref = A ave . The block number is incremented in step S241. The present block number is compared with the predetermined final block number (4 in the embodiment in Fig. 40) in step S242. When the present block number does not exceed the final block number, steps S234 - S242 are repeated. The digital value set in the D/A converter is therefore sequentially stored in the EEPROM, with A O average value in each block being V ref . After the V ref digital values in all the blocks have completely been stored in the EEPROM, the carriage stops in step S243. The carriage is returned to the original position in step S244. In Fig. 40, (c) shows the counter pulse A when V ref is varied stepwise in accordance with the carriage position so that the in-block A O average value is V ref . This is approximate to the ideal waveform A(a) as compared with the waveform A(b) when V ref is the A O average value in the entire carriage moving range. Further, the number of blocks may be set to an optimum value depending on an amount of fluctuation in the DC component of A O as well as on an allowance of the areas in the EEPROM. For instance, if the amount of fluctuation in the DC component of A O is large, and when there are sufficient empty areas of the EEPROM, the number of blocks is preferably large (finer blocks). In general, the blocks are arranged preferably at equal spacings but may be, if there is some allowance for areas of the EEPROM, arranged at unequal spacings. In this case, it is required that the carriage position at the block boundary be also stored in the EEPROM. This is effective in such an instance that the DC component of A O locally fluctuates. Next, the printing action in the thirteenth embodiment of this invention will be explained with reference to Fig. 41. As stated above, the carriage moving range is partitioned into blocks, and the reference voltage V ref is set per block. The printing action corresponding thereto is accordingly needed. Fig. 41 is a flowchart showing printing for one line in such a case. In this flowchart, steps S251 - S252 and steps S258 - S260 are added by way of the thirteenth embodiment of this invention. Other steps are the same as those shown in Fig. 36A. Paying attention to Fig. 41, in step S251, 1 is set as a block number, i.e., the block number is initialized. In step S252, the reference voltage V ref corresponding to the block number 1 is set in the D/A converter. In step S253, the carriage starts moving. The carriage speed is set at a predetermined velocity in a loop formed by steps S254 - S256. More specifically, the carriage speed is detected in step S254. Whether or not the carriage speed is the predetermined velocity is judged in step S255. If not the predetermined velocity, the carriage speed is controlled in step S256. The action thereafter goes back to step S254. Steps S254 - S256 are repeated till the predetermined velocity is reached. Subsequently, in step S257, printing is effected in a predetermined position. Next in step S258, the carriage position is detected. Steps S259 - S261 are to detect which block the carriage now exists and to reset, if over the block boundary, the reference voltage V ref in accordance with the block number. Next in step S262, whether one-line printing has been finished or not is judged. If not finished, steps S257 - S262 are repeated. Whereas if finished, the carriage stops in step S264. A line feed is performed in step S265. Note that steps S251, S259, S260 in the flowchart of Fig. 41 may be modified as below in the case of bidirectional printing. Step S251: Block number ← Block number corresponding to the present carriage position. Step S259: Previous block ? Step S260: Block number ← Block number -1 Incidentally, a stepwise variation in V ref at the block boundary is, as shown in Fig. 42A, abrupt and causes a generation of noises in the counter pulse A. In this case, as shown in Fig. 42B, the variation in V ref can be made moderate by performing the setting in the D/A converter a plurality of times, separately. (Fourteenth Embodiment) A fourteenth embodiment for printing according to this invention will be explained with reference to Fig. 43. Fig. 43 is a circuit block diagram in the fourteenth embodiment. The circuit shown in Fig. 43 has an addition of a data selector 142 in contrast with the circuit illustrated in Fig. 34. Other configurations are the same, and hence the following explanation is centered on the data selector 142. The portions relative to other configurations have already been explained, and, hence, the descriptions thereof are omitted. D/A converter set data for a plurality of blocks which have been written from the CPU 135 are selected by the data selector 142 in accordance with a selector signal 143 coming from the counter/timer 133. The selected data are set in the D/A converter 134. The corresponding-to-carriage-position setting of V ref can be thereby conducted without increasing a load in terms of software, i.e., in accordance with the flowchart exclusive of steps S251 - S252 and steps S258 - S261 in the 1-line printing flowchart of Fig. 41. The digital data of V ref in each block which is obtained in the embodiment of Fig. 39 is previously set in the data selector 142 before the printing action as an initial state before the printing action. Simultaneously, the counter/timer 133 is connected to the data selector 142, whereby the carriage position counter data for high-order several bits corresponding to each block are transferred in the form of the selector signal 143 from the counter-timer 133 to the data selector 142. For example, when the division number of blocks is set to 4, two or three bits may suffice for the selector signal 143. When the carriage moves after entering the printing action, the carriage position counter within the counter/timer 133 counts up and down correspondingly, with the result that the selector signal 143 changes. An item of V ref digital data 144 imparted to the D/A converter 134 is changed over by the data selector 142. Note that the data selector 142 may be so constructed as to be capable of storing a plurality of items of data, selecting one item of the data with the aid of the selector signal and outputting it. Accordingly, an arrangement may be taken, wherein the data selector involves the use of, e.g., a dual port RAM, and the selector signal is connected to an address of one port. Further, as depicted in Fig. 42A, in a case where a stepwise variation of V ref at the block boundary is abrupt and induces a generation of noise in the counter pulse A, an output 140 of the D/A converter 134 may be inputted via a low-pass filter (unillustrated) to the comparator 110. As discussed above, there is provided the software for previously measuring and storing the reference voltage V ref corresponding to the carriage position. Provided also is the software or hardware for selecting in real time the reference voltage V ref stored corresponding to the carriage position during the printing action. It is therefore possible to obtain the counter pulse exhibiting the good state over the entire carriage moving range and defined as an output of the comparator. This is attained even when the DC component of the output of the differential amplifier which is inputted to the comparator largely varies due to the carriage position. Consequently, the carriage position detecting accuracy can be improved. A resultant quality of recording by the serial printer can be also ameliorated. Furthermore, the waveform of the counter pulse can be approximate to the ideal waveform when the duty ratio is 50%. A sufficient allowance is therefore provided against the passage-of-time change in the output of the differential amplifier, thereby making it possible to reduce a degree of decline in the printing quality with the passage of time. This implies that a frequency of executing the initial adjustment sequence of the reference voltage V ref may be decreased. A user's feeling in operation is improved. It is apparent that, in this invention, a wide range of different working modes can be formed based on the invention. This invention is not restricted by its specific working modes except being limited by the appended claims.

Claims: A serial printer, which performs printing operation by a recording means (1h) in synchronism with a movement of a carriage (1), which reciprocally moves on an apparatus body (100), and mounts a recording means (1h), including: a scale portion (501), provided on said apparatus body (100), of a linear encoder, a detecting portion (502), mounted in said carriage (1), of said linear encoder, said detecting portion (502) detecting a position of said scale portion (501), and a synchronisation signal generating means (5) for generating a pulse output as a synchronisation signal indicating the position of the carriage by comparing a detecting signal from said detecting portion (502) with a reference voltage (302), characterized by an adjusting means (4) for adjusting the duty ratio of the pulse output when the duty ratio of the pulse output generated by said synchronisation signal generating means (5) fluctuates. The serial printer according to claim 1, wherein said adjusting means (4) effects control so that a duty ratio of the pulse output generated by said synchronisation signal generating means comes to 50 %. The serial printer according to claim 2, wherein said adjusting means (4) includes a counter (702) for outputting a signal having a duty ratio 50 % by measuring a wavelength of a waveform of the pulse output generated by said synchronisation signal generating means (5). The serial printer according to claim 3, wherein said counter (702) includes a frequency divider means for effecting a ½ frequency division of the pulse waveform of the output signal coming from said synchronisation signal generating means (5) and outputting a first signal having a pulse width for one period, a second signal generating means for generating a second signal at a timing which is one-half of the pulse width of the first signal when the first signal is at high and low levels, a third signal generating means for generating a third signal at a leading edge timing of said first signal at the high level and a trailing edge timing of the first signal at the low level and a fourth signal generating means for generating, as a signal of the duty ratio 50 %, a fourth signal having a pulse width corresponding to an interval between the second and third signals on the basis of the second and third signals coming from said second and third signal generating means. The serial printer according to claim 1, wherein said adjusting means (4) includes an observing means (215a) for counting a high level width and a low level width of the pulse of the output signal, a detecting means (215b) for detecting a difference between a count value of the high level width and a count value of the low level width of the pulse which are obtained by said observing means (215a) and outputting a difference value signal and a control means (215c) for controlling the reference voltage (302) on the basis of the difference value signal transmitted from said detecting means (215b). The serial printer according to claim 1, wherein said adjusting means (4) includes a power integrator (801) for integrating electric power for a period between the high level width and the low level width of the pulse of the output signal and a voltage comparator (901) for comparing respective voltages obtained by said power integrator (801) and outputting a difference therebetween, and the reference voltage is controlled based on the difference output from said voltage comparator (901).

Inventors: HIRAI YUICHI, KAMADA MASASHI, MATSUMOTO MASASHI, SUZUKI NORIYUKI, HIRAI, YUICHI, KAMADA, MASASHI, MATSUMOTO, MASASHI, SUZUKI, NORIYUKI, Hirai, Yuichi, c/o Canon Kabushiki Kaisha, KAMADA, MASASHI, C/O CANON KABUSHIKI KAISHA, MATSUMOTO, MASASHI, C/O CANON KABUSHIKI KAISHA, SUZUKI, NORIYUKI, C/O CANON KABUSHIKI KAISHA
Applicants: CANON KK, CANON KABUSHIKI KAISHA
Application year: 1993
Main classification: B41J19
IPC codes: B41J19