Integrated circuit process using a hard mask

Abstract: A layer of spin-on-glass is used as a hard mask for patterning an underlying layer of polysilicon. The patterned polysilicon may be used in the gate structures of field effect transistors.

Description: Technical Field This invention relates to integrated circuit fabrication processes which use a hard mask formed by a spin-on-glass. Background of the Invention Integrated circuit fabrication processes typically have steps which transfer a pattern from a mask to a substrate by exposing selected portions of a resist covered substrate to radiation. The resist is sensitive to radiation which alters at least one characteristic of the resist. Although direct write schemes are used in some applications, the selective exposure is most frequently obtained by use of the mask. After exposure, selected portions of the resist, defined by the exposure, are removed and the now exposed underlying substrate material is subject to a process step, such as material removal by etching or ion implantation. The pattern should be accurately transferred from the mask to the substrate; that is, there should be minimal differences between the desired feature dimensions and the actual feature dimensions. Bi- and tri-level resists have been developed to facilitate accurate pattern transfer. See, for example, U.S. Patents 4,521,274 and 4,244,799 issued to Reichmanis et al. and Fraser et al., respectively. One dimension of special interest as device dimensions decrease is the gate width of a field effect transistor. This dimension is of great interest for device fabrication because it determines the electrical channel length of the transistor. The channel length is an important parameter in determining the electrical characteristics of the field effect transistors. At half micron or smaller dimensions, variations of the channel length from the desired value become a significant percentage of the channel length and are likely to produce significant deviations from the desired electrical characteristics of the transistor. The channel length is determined primarily by the width of the gate structure which is obtained by patterning a layer of polysilicon or a tungsten silicide/polysilicon sandwich. Variations in the width of the polysilicon come from several factors of which the two most important are probably the lithography and etch processes. One factor contributing to linewidth variations in the etching process is believed to be a loading effect; that is, the etch rate depends upon the density of the features being etched or the exposed area. A consequence of this effect is that features on wafers with different percentages of exposed areas can have different average linewidths. (It is assumed that the different integrated circuits are being fabricated on the different wafers.) Additionally, on the same wafer, relatively isolated features may have linewidths that differ from those of more compactly situated features. The presence of the photoresist used as an etch mask is an important parameter in determining the extent of the loading effect. It has been proposed that a dielectric, in the absence of photoresist, be used as the etch mask to reduce the magnitude of the loading effect. In this process, the dielectric is deposited after the polysilicon has been deposited for the gate but prior to the photoresist deposition. In particular, the photoresist is deposited and patterned. The pattern is transferred to the dielectric and the photoresist is stripped. The pattern is then transferred into the polysilicon using the dielectric as a hard mask. Contemplated dielectric materials include silicon oxide or nitride. However, nitride may not have the required etch selectivity with respect to polysilicon to act as a good etch mask. For those applications which form a silicide on the gate, it is necessary to remove the dielectric hard mask from the gate. More generally, it is desirable to remove the hard mask in order to minimize the gate stack height because the taller stacks make planarization more difficult for subsequent levels. However, it is difficult to strip oxide without significant loss of thermal oxide. Most dielectric materials are deposited conformally and do not significantly change the topography of the underlying layer. The resist thus has a thickness which is a function of the local topography. See, for example, L K. White, Journal of the Electrochemical Society, July 1988, pp. 1844-1846, and S. Kaplan, Proceedings of the Microlithography Seminar, INTERFACE '90, pp. 307-314. Unfortunately, the variations in resist thickness can be large enough to cause significant variations in linewidths. Variations in thickness can produce standing wave effects. There may also be reflective notching which is produced by resist variations together with the effects of curvature of the underlying substrate. According to the present invention, there is provided a method as defined in claim 1. A method of integrated circuit fabrication is taught which uses a layer of a nonconformal material, such as a spin-on-glass, as a hard mask for the etching of an underlying layer of material. The method forms features, which have topography, on a substrate, and covers the features with a layer of material that will be patterned. A layer of nonconformal material is now formed and covered with a resist. The resist and the nonconformal material are now patterned and the resist is removed. The nonconformal material is now used as an etch mask and the underlying layer of material is patterned. The nonconformal material may then be removed. In yet another preferred embodiment, the SOG is removed using a wet etch solution containing HF acid. Brief Description of the Drawing FIGs. 1-4 are sectional views of a portion of an integrated circuit useful in explaining the invention. For reasons of clarity, the elements depicted are not drawn to scale. Detailed Description The invention will be described by reference to a particular embodiment. Depicted in FIG. 1 is a substrate 1 on which there are features 3 and a layer 5. The features 3 shown are field oxides and layer 5 is polysilicon. The term "substrate" means any material which lies underneath and supports another material. As shown, the substrate has a nonplanar surface; that is, it has topography. Layer 5 will be patterned to form, for example, gate structures. Those skilled in the art will readily select materials and layer thicknesses and fabricate the structure depicted. A layer of spin-on-glass(SOG) 7 and a layer of photoresist 9 are now deposited to form the structure depicted in FIG. 2. The term "spin-on-glass" is well known to those skilled in the art and need not be defined. As can be seen, the SOG has a relatively planar surface and has smoothed out the topography of the underlying substrate. By relatively planar, it is meant that the surface is locally planar, although the surface may not be planar over the entire substrate surface. The SOG is put on with conventional techniques. The planarity of the surface depends upon the topography of the underlying material and the thickness of the SOG layer. Those skilled in the art will readily select a thickness for the SOG that is sufficient for it to act as an etch mask for the underlying gate. A thermal treatment or cure is desirably used to densify and flow the SOG. This process step also reduces the topography of the SOG and reduces variations in the resist layer thickness. Lithographic techniques are now used to pattern the photoresist. The photoresist is then used as a mask for the etching of the SOG. The etching desirably produces vertical sidewalls in the SOG. The resulting structure is depicted in FIG. 3. Those skilled in the art will readily select appropriate etching techniques and fabricate the structure. The pattern has, for example, gate structures of field effect transistors. The photoresist is now removed. Conventional techniques may be used. The underlying polysilicon of layer is now etched using the SOG as an etch mask. After the polysilicon has been etched, the SOG is removed using, for example, an HF solution. Such a removal process may be used because of the relative etch rates of SOG to thermal oxide. Depending upon the precise technique used to cure the SOG, etch rate differentials of 15:1 or greater may be obtained. The high etch rates differential makes it possible to remove the SOG without a significant attack on either the gate (thermal) or field oxides. The resulting structure is depicted in FIG. 4. Standing wave effects with the photoresist/SOG composite can be more severe than with either photoresist or oxide alone due to thickness variations in local topography. Such effects can be alleviated by using, for example, a silicon anti-reflective coating on the SOG or a spin-on coating that acts as an anti-reflective coating which is developed out with the photoresist. Variations of the embodiment described will be readily thought of by those skilled in the art.

Claims: A method of integrated circuit fabrication comprising the steps of: forming features (3) on a substrate (1), said features (3) having topography; forming a layer of polysilicon (5) covering said features (3); forming a layer of nonconformal material on said layer of material (5); forming a layer of resist (9) on said layer of nonconformal material (7); patterning said resist (9) and said layer of nonconformal material (7); removing said layer of resist (9); and patterning said layer of material (5) using said layer of nonconformal material (7) as an etch mask; and in which said layer of nonconformal material (7) comprises a spin-on-glass. A method as recited in claim 1 further comprising the step of removing said layer of spin-on-glass (7). A method as recited in claim 2 in which said removing step comprises using a solution comprising HF acid.

Inventors: CUTHBERT JOHN DAVID, FAVREAU DAVID PAUL, CUTHBERT, JOHN DAVID, FAVREAU, DAVID PAUL
Applicants: AT & T CORP, AT&T CORP.
Application year: 1993
Main classification: G03F7
IPC codes: H01L21