Multi-layer lead frame for a semiconductor device

Abstract: A metal-core-type multi-layer lead frame (1) for a semi-conductor device (12) includes a metal core plate (22) on which a semiconductor chip (12) is to be mounted. A plurality of signal lines (20) are formed on the metal core plate (22). A metal plane (24, 30), such as a power supply plane or a ground plane, is laminated on the signal lines (20), through an insulating layer (26) so that an outer peripheral edge of the metal core plate (22) is not covered by the metal plane (24, 30) to expose the outer portion of the signal lines (20). A lead frame body (10) has a plurality of leads (10a) which are electrically connected to the respective signal lines (20) at the outer peripheral edge of the metal core plate (22).

Description: This invention relates to a lead frame and particularly to a metal-core-type multi-layer lead frame, having at least one metal core plate hereinafter referred to as a core plate, which is used for a semiconductor device. A metal-core-type multi-layer lead frame is a product which is capable of mounting thereon a highly sophisticated semiconductor chip and capable of being applied to a multi-tip system. Using such a multi-layer lead frame including therein a metal core, thermal radiation from the highly integrated semiconductor chip and electrical characteristics can be improved and the number of pins available can be increased through a plurality of layers of the wiring patterns. Figures 5(a) and 5(b) show a conventionally known metal-core-type multi-layer lead frame, in which metal cores are formed as a plurality of conductive layers. As shown in Fig. 5(a), the metal cores 5 are composed of a signal layer 7, a power supply layer 8 and a ground layer 9 laminated to each other by means of electrically insulated layers 6 arranged therebetween. A lead frame 10 is electrically connected to the signal layer 7, the power supply layer 8 and the ground layer 9, respectively, at the outer edge portion of the metal core 5. In the above-mentioned prior art, since the signal layer 7 is the uppermost layer, in order to connect the lead frame 10 to the signal layer 7, a signal line 7a having a predetermined pattern is formed on the metal core 5, the signal line 7a is connected to the lead frame 10, as shown in Fig. 5(a), and the semiconductor chip 12 is connected to the single lines 7a, by a wire-bonding process, to electrically connect the semiconductor chip 12 to the lead frame 10. On the other hand, in order to connect the inner, power supply layer 8 and ground layer 9 to the lead frame 10, as shown in Fig. 5(b), the metal core 5 is provided with via holes extending in the direction of the thickness thereof, and connecting portions 14 are formed on the upper surface of the metal core 5 to electrically connect with the power supply layer 8 and the ground layer 9 by a through-hole plating or the like. Also, bonding areas 8a and 9a which are electrically connected to the power supply layer 8 and the ground layer 9, respectively, are provided in the vicinity of the semiconductor chip 12. Thus, the lead frame 10 is connected to the connecting portions 14 and the bonding areas 8a and 9a and the semiconductor chip 12 are connected to the power supply layer 8 and the ground layer 9 by wire-bonding. However, in the prior art as mentioned above, the metal core 5 must be provided with via holes so as to electrically connect the metal core 5 to the required conductive layers. It is difficult to form such via holes at accurate positions on the metal core 5 and also it is troublesome to form a structure such that the conductive layers of the metal core 5 are electrically connected to the lead frame. In case of forming the via holes on the metal core 5, such holes are formed by machining with a drill or the like. However, there is a lower limitation of about 300 µm in the diameter of such via holes. Therefore, it is almost impossible to form a very fine pattern, such as having leads pitched at about 150 µm or less. Thus, the conventional metal-core-type multi-layer lead frame has such problems that the manufacturing process thereof is relatively complicated, the cost for producing the same is relatively high, and the forming of very fine patterns is difficult. Other examples of lead frames are disclosed in JP-A-3123067 and JP-A-4030541. JP-A-4030541 discloses an arrangement in which the power source plane includes bonding tabs which are arranged to project between the inner leads. In this case, electrical connection is achieved using a TAB tape. According to this invention, a multi-layer lead frame for a semiconductor device comprises: a metal core plate with a die-bonding area on which a semiconductor chip may be mounted; a plurality of conductive signal lines formed on an insulation layer on the metal core plate and extending from at least one peripheral edge of the metal core plate towards a wire-bonding region; a first metal plane, such as a power supply plane or a ground plane, laminated on said signal lines through an insulating layer, so that the at least one outer peripheral edge and the wire-bonding region and the die-bonding area of the metal core plate are uncovered by the first metal plane to expose inner and outer portions of the signal lines; a lead frame body having a plurality of leads which are electrically connected to the outer portions of the signal lines at the exposed outer peripheral edge of the metal core plate; the plurality of leads of the lead frame body being integrally supported by a frame member; and the first metal plane being integrally formed with the lead frame body, in such a manner that at least one of the leads integrally extends from the frame member to the metal plane. The lead frame in accordance with the present invention can be made with a manufacturing process which is simple and enables fine patterns easily to be formed. The cost of producing it can also be reduced whilst at the same time its electrical characteristics can be improved. Particular embodiments of lead frames in accordance with this invention will now be described and contrasted with the prior art with reference to the accompanying drawings, in which: Figure 1 is a plan view of a preferred embodiment of a metal-core-type multi-layer lead frame according to the present invention; Figure 2 is a cross sectional view of the embodiment of the metal-core-type multi-layer lead frame taken along line II-II of Figure 1; and Figure 3 is a cross sectional view of another embodiment of the metal-core-type multi-layer lead frame similar to Figure 2; Figure 4 is a cross sectional view of still another embodiment of the metal-core-type multi-layer lead frame according to the present invention; and Figures 5(a) and 5(b) are cross sectional views of a metal-core-type multi-layer lead frame known in the prior art. Figures 1 and 2 show a first preferred embodiment of a metal-core-type multi-layer lead frame, according to the present invention which is adapted to be used in a semiconductor device. A metal-core-type multi-layer lead frame of this embodiment generally indicated by a reference numeral 1 comprises a bottom, metal core plate 22 having a substantially square shape and a thickness of about 0.5 to 0.25 mm. A plurality of signal lines 20 are formed on the upper surface of the metal core plate 22. Each of these signal lines 20 extends from the peripheral edge toward the wire-bonding area in the central portion of the metal core plate 22. Such signal lines 20 can be formed by first forming a copper foil on the metal core plate 22 through an insulation layer 26 (Fig. 2) and then etching the copper foil as is known in this art. A power supply plane 24 which is formed independently from the metal core plate 22 is layered on the metal core plate 22 through an electrically insulated layer 28 (Fig. 2). The power supply plane 24 has a substantially square shape, smaller than the metal core plate 22, and has a central opening 24b which is also substantially square in shape. Thus, as shown in Fig. 1, each of the signal lines 20 has an outer end at the outside of the power supply plane 24 and an inner end at the inside of the central opening 24b of the power supply plane 24. The central opening 24b makes it possible to mount a semiconductor chip 12 on the central die-bonding area of the metal core plate 22. A lead frame body 10 having a plurality of leads 10a extends inward from the upper and lower rails 11a and 11b and from the side frames (not shown). The inner ends of the leads 10a of the lead frame are electrically connected to the outer ends of the signal lines 20 at the outer peripheral edge of the metal core plate 22. On the other hand, the inner ends of the signal lines 20 which are located within the central opening 24b are electrically connected to the semiconductor chip 12 by means of bonding-wires, as shown in Fig. 2. In the multi-layer lead frame of this embodiment, as shown in Fig. 1, the power supply plane 24 is integral with the lead frame body 10, in such a manner that power leads 24a are extended from the outer periphery of the power supply plane 24 and connected to the upper and lower rails 11a and 11b and from the side frames (not shown) in the same manner as the plurality of leads 10a. The power supply plane 24 is also electrically connected to the semiconductor chip 12 by bonding-wires, as shown in Fig. 2. Since the power supply plane 24 is a layer different from the signal lines 20, the power supply plane 24 can be electrically connected to the semiconductor chip 12 at desired positions on the latter. A process for making the metal-core-type multi-layer lead frame of this embodiment is as follows. First, a prescribed pattern of the signal lines 20 is formed on the metal core plate 22 through a thin electrically insulated layer 26. Then, on the pattern of signal lines 20 is formed another electrically insulated layer 28 to which the power supply plane 24 is adhered. Such a process makes it possible to simplify the manufacturing steps as compared with the above-mentioned prior art in which the metal core is provided with via holes to electrically connect the layers therebetween. In addition, since the multi-layer lead frame according to this embodiment has no via holes, there are no restrictions in the precision where such via holes must be arranged. Therefore, the pattern of signal lines 20 which should be formed on the metal core plate 22 can be arranged precisely at high density. Also, since there are no such via holes, the self inductance, which would occur around the via holes, can be significantly reduced. Although the embodiment of multi-layer lead frame shown in Fig. 2 is two-layer structure, in which there are the signal line layer 20 and the power supply plane 24, it is also possible to provide a ground plane in place of the power supply plane 24. Figure 3 shows another embodiment of a metal-core type multi-layer lead frame according to the present invention, in which the basic structure is the same as the embodiment shown in Fig. 2. However, in the embodiment shown in Fig. 3, the metal core plate 22 is used as a ground layer. As shown in Fig. 3, at least one of the leads (i.e., the ground lead 10b) is connected to at least one of the lines (i.e., a ground line 20a), which is electrically connected to the metal core plate 22 by means of a plated through hole 30a. The metal core plate 22 is also electrically connected by means of another plated through hole 30b to another ground line 20b, which is, in turn, electrically connected to the semiconductor chip 12 by means of a bonded wire. Such through holes 30a and 30b can be formed by mechanically drilling the line pattern (20), the insulating layer (26) and the metal core plate (22), when a line pattern 20 is formed by etching the copper foil on the metal core plate 22. The through holes 30a and 30b are plated with a conductive material, such as copper or the like, by an electroless-plating or the like. Figure 4 shows still another embodiment of a metal-core-type multi-layer lead frame according to the present invention, in which a ground plane 30 is further provided in addition to the power supply plane 24 and is layered onto the power supply plane 24 through an electrically insulated film 32. Such a ground plane 30 is substantially rectangular in shape and has a substantially rectangular opening 30a, which is slightly larger than the opening 24b of the power supply plane 24, so that the inner peripheral area of the power supply plane 24 exposes a wire-bonding area. Thus, a multi-layer lead frame having a three-layer structure, including signal layer, power supply layer and ground layer, can be obtained. In the same manner as the embodiment shown in Fig. 2, one or some of the leads 10b of the lead frame 10, i.e., ground leads, are extended inwardly more than the signal leads 10a, so that the inner ends of the leads 10b are electrically connected to the ground plane 30. In the three layer structure as shown in Figure 4, the power supply plane 24 can also be made integral with the lead frame body 10, in the same manner as the embodiment shown in Figure 2. In any case, such a three layer metal-core-type lead frame can also be made easily by simply laminating a plurality of planes, i.e. the power supply and ground planes, on the base metal core.

Claims: A multi-layer lead frame (1) for a semiconductor device comprising: a metal core plate (22) with a die-bonding area on which a semiconductor chip (12) may be mounted; a plurality of conductive signal lines (20) formed on an insulation layer (26) on the metal core plate (22) and extending from at least one peripheral edge of the metal core plate towards a wire-bonding region; a first metal plane (24), such as a power supply plane or a ground plane, laminated on said signal lines (20) through an insulating layer (28), so that the at least one outer peripheral edge and the wire-bonding region and the die-bonding area of the metal core plate (22) are uncovered by the first metal plane (24) to expose inner and outer portions of the signal lines (20); a lead frame body (10) having a plurality of leads (10a) which are electrically connected to the outer portions of the signal lines (20) at the exposed outer peripheral edge of the metal core plate (22); the plurality of leads (10a) of the lead frame body (10) being integrally supported by a frame member (11); and the first metal plane (24) being integrally formed with the lead frame body (10), in such a manner that at least one of the leads (24a) integrally extends from the frame member (11) to the metal plane (24). A lead frame according to claim 1, wherein the die bonding area and the wire bonding area are located centrally on the metal core plate (22). A lead frame according to claim 1 or 2, which also includes: first connecting means (30a) for electrically connecting at least one of the leads (10b) to the metal core plate (22) via at least one of the signal lines (20a); and, second connecting means (30b) for electrically connecting the metal core plate (22) to another of the signal lines (20b) so that the metal plate (22) can be used as the ground plane or the power supply plane. A multi-layer lead frame according to claim 3, wherein the first and second connecting means comprise through holes (30a, 30b) which are plated with a conductive material, such as copper. A multi-layer lead frame (1) according to any one of the preceding claims comprising: a second metal plane (30), such as a ground plane, laminated on the first metal plane (24) through a second insulation layer (32), so that at least an inner peripheral edge of the first metal plane (24) is uncovered by the second metal plane (30). A multi-layer lead frame according to claim 2 or 5, wherein the first metal plane (24) has a central opening (24b), so that the die bonding area and the wire bonding area are located within the central opening (24b) of the metal plane (24). A multi-layer lead frame according to claim 6, wherein the second metal plane (30) has a central opening, so that the inner peripheral edge of the first metal plane (24) is located within the central opening of the second metal plane (30). A multi-layer lead frame according to claim 5, or 7, wherein the second metal plane (30) is electrically connected to at least one of the leads (10b) of the lead frame body (10).

Inventors: SHIMIZU MITSUHARU, TANAKA MASATO, SHIMIZU, MITSUHARU, TANAKA, MASATO, SHIMIZU, MITSUHARU, C/O SHINKO ELECTRIC INDUSTRIES, TANAKA, MASATO, C/O SHINKO ELECTRIC INDUSTRIES
Applicants: SHINKO ELECTRIC IND CO, SHINKO ELECTRIC INDUSTRIES CO. LTD.
Application year: 1993
Main classification: H01L23
IPC codes: H01L23