Moire cancel circuit

Abstract: In a vertical deflection circuit of a display monitor including a vertical deflection coil 41 and a sigmoid correction capacitor 42 connected to the vertical deflection coil 41, a series connection circuit consisting of a resistor 21 and a switch 22 connected in series with each other is connected in parallel with the sigmoid correction capacitor 42. By making the switch 22 on and off in response to a control signal having a period twice as long as a period of the vertical synchronizing signal, a current flowing through the resistor 21 and the switch 22 is periodically added to a vertical deflection current, thereby causing shift of displaying points on a screen to make the moire phenomenon unnoticeable.

Description: FIELD OF THE INVENTION AND RELATED ART STATEMENT 1. FIELD OF THE INVENTION The present invention relates to a moire cancel circuit for reducing the vertical moire phenomenon on a screen of a raster-scanning type display monitor in which a cathode ray tube is used. 2. DESCRIPTION OF THE RELATED ART In recent years, with the spread of personal computers etc., there have arisen various requests for a display monitor for displaying data. For example, various different dot-numbers are needed for the horizontal and vertical directions of the display monitor, and various display sizes are needed for the display monitor. Furthermore, it is required for one display monitor that a display mode can be selected from among plural modes of the dot-number and the display size. FIG.6 is a block diagram showing the conventional vertical deflection circuit. A vertical synchronizing signal is input to a vertical output circuit 3. An output of the vertical output circuit 3 is supplied to a vertical deflection coil 41 to which a sigmoid correction capacitor 42 is connected. Description of operation in the vertical deflection circuit is omitted because it is impertinent to the subject matter of the present invention described later. In a TV set, the number of scanning lines, which corresponds to a vertical displaying dot-number, is specified in accordance with broadcast systems, and a display size is fixed in accordance with a size of a CRT. An aperture pitch on a shadow mask is designed with respect to the vertical dot pitch so as not to generate the moire. However, the display monitor for computers etc. has to be able to display data with arbitrary display size and arbitrary dot-number. This means that several values are needed for each of the vertical display size (L), the vertical dot number (N) and the vertical dot pitch (d), which satisfy the predetermined relation ( L / N = d ) , on condition that the vertical aperture pitch is fixed to a specific value. Since it is difficult to prepare such various values for the fixed vertical aperture pitch, the conventional art is confined to the following several fake ways: (1) when a pitch of the scanning line, hence the vertical dot pitch is changed by changing a size of the image display area, degree of the moire generated by cross interference between the vertical dot pitch and the aperture pitch of the shadow mask can be reduced; (2) when an aperture pitch in the vertical direction of the shadow mask is changed, degree of the moire generated by the cross interference against the scanning line pitch can be reduced; and (3) when the scanning line is made bold by blurring a focus, contrast (shading) of the moire pattern can be softened, thereby making the moire pattern unnoticeable. However, the above-mentioned conventional moire reduction methods has the following shortcomings; i) since a vertical length of the image display area can be changed within only a small range, degree of the moire reduction is very low; ii) since production of the display monitor is of small amount in comparison with the TV set which is mass-produced, it is impossible in a respect of cost to change the aperture pitch of the shadow mask; iii) since the display monitor needs a resolution very much higher than the TV set, it is quite undesirable to change the focus for the worse; iv) since a multi-scanning type display monitor applicable to plural displaying dot numbers and plural modes of the displaying size is often needed, it comes to more difficult to overcome the above-mentioned shortcomings; and v) since the display monitor controlled by a microcomputer has increased in recent years, it has been strongly required to carry out all the controls with DC voltage which are suitable for the microcomputer. US-A-4,887,010 discloses a display device which comprise a color cathode ray tube including a finely perforated shadow mask having a multiple of minute apertures defined therein in a predetermined pattern in a vertical direction relate to scanning lines depicted by electron beams, a horizontal deflecting unit for causing the scanning lines to sweep in a horizontal direction, a vertical deflecting unit for displacing the scanning lines of the electron beams in a vertical direction to permit the scanning lines to assume equally spaced relationship with each other and a scanning line position adjusting unit. This document does not disclose a dividing circuit for making a control signal having a period twice as long as a period of said vertical synchronizing signal. GB-A-2 062 401 discloses a picture display device for displaying a mixed picture signal wherein a field deflection current through a field deflection coil is modified such that the interlace in the picture is substantially eliminated in the presence of the locally generated signal when two transistors are conducting. This document does not disclose a vertical position shift circuit comprising a resistor and means for switching which is connected in series with said resistor and is turned on and off in response to said control signal to shift said output of said vertical output circuit during substantially an entire display frame. OBJECT AND SUMMARY OF THE INVENTION An object of the present invention is to offer moire cancel circuit which is capable of reducing the moire and minimizing deterioration of resolution in all display modes of the display monitor, and which can be controlled with DC voltage to be suitable for the control by a microcomputer. In order to achieve the above-mentioned object, the moire cancel circuit of the present invention comprises the features of claim 1. According to the above-mentioned moire cancel circuit, the moire phenomenon can be made unnoticeable over all the screen independent of an aperture pitch of a shadow mask of a CRT, displaying area of image and variety of displaying modes (dot number etc.) of a display monitor. Moreover, deterioration of resolution can be made minimum, and the structure of the circuit is simple. Therefore, in a multi-scanning type display monitor, speed-up of the development is drastically progressed; a development cost is very low; and quality of image is improved. While the novel features of the invention are set forth particularly in the appended claims, the invention, both as to organization and content, will be better understood and appreciated, along with other objects and features thereof, from the following detailed description taken in conjunction with the drawings. BRIEF DESCRIPTION OF THE DRAWINGS FIG.1 is a block diagram showing a principle of a first embodiment. FIG.2 is a time chart showing waveforms of signals which are commonly appeared in the description of the present invention. FIG.3 is a circuit diagram showing a concrete circuit of the first embodiment. FIG.4 is a block diagram showing a principle of a second embodiment. FIG.5 is a circuit diagram showing a concrete circuit of the second embodiment. FIG.6 is a circuit diagram showing the conventional vertical deflection circuit. DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereafter, preferred embodiment of the present invention is described with reference to the accompanying drawings. FIG.1 is a block diagram showing a principle of a first embodiment. FIG.2 is a time chart showing waveforms of signals on a circuit shown in FIG.1. In FIG.1, a vertical synchronizing signal S vs (as shown in FIG.2) is input to a dividing circuit 1. The dividing circuit 1 makes a control signal S c (as shown in FIG.2) having a period twice as long as a period of the vertical synchronizing signal S vs and supplies the control signal S c to a vertical position shift circuit 2. The vertical position shift circuit 2 consists of a resistor 21 and a switch 22. Also, the vertical synchronizing signal S vs is input to a vertical output circuit 3, and the vertical output circuit 3 supplies a vertical deflection coil 41 with a vertical deflection current. A sigmoid correction capacitor 42 and the vertical position shift circuit 2 are connected to one end of the vertical deflection coil 41. In the position shift circuit 2, the switch 22 is opened/closed in response to the control signal S c . When the switch 22 is on (closed), a current flows through the resistor 21. When the switch 22 is off (open), no current flows through the resistor 21. As a result, a current I shown in FIG.2 flows in the resistor 21. This current I is added to the vertical deflection current. Addition of the current I causes a phenomenon that a displaying position of an image shifts up and down at every vertical period of the vertical synchronizing signal S vs . As a result, a contrast (shading) of the moire is weakened, thereby reducing the moire on the image. Since a screen of the recent CRT is fairly flat rather than spherical, deflection amount per a constant deflection current increases toward edges of the screen from the center of the screen. Therefore, to evenly reduce the moire on the image, the current added to the vertical deflection current has to be large in the center of the screen and small in the edges of the screen. In FIG.1, when the switch 22 is on, the resistor 21 is connected in parallel with the sigmoid correction capacitor 42. A capacitance of the sigmoid correction capacitor 42 is selected to have a predetermined value so that a voltage V (as shown in FIG.2) having a parabola waveform, which corresponds to curvature of the screen of the CRT, can be generated across the sigmoid correction capacitor 42 (at a point "a"). The current I added to the vertical deflection current is thus made parabola shape periodically as shown in FIG.2. As a result, the current I is made largest when an electron beam is scanning in the center of the screen and gradually lowers toward upper and lower edges, thereby evenly reducing the vertical moire over all the image without any special modulation circuit. In the above-mentioned structure, a shift pitch of the displaying position in the up or down direction is only a minute value less than an interval between the scanning lines. A resistance of the resistor 21 is selected to generate a proper shift pitch for obtaining the optimum condition to reduce the moire. FIG.3 is a circuit diagram showing a concrete circuit of the first embodiment. The vertical position shift circuit 2 consists of resistors 21, 21, 24 and an NPN transistor 23 which corresponds to the swicth 22 of FIG.1. The dividing circuit 1 consists of a resistor 11 and a flip-flop 12 as an example circuit in which logic of output is reversed in accordance with a clock signal (i.e., the vertical synchronizing signal). The vertical synchronizing signal S vs is also input to the vertical output circuit 3, and a vertical output current issued from the vertical output circuit 3 is supplied to the vertical deflection coil 41 to which the sigmoid correction capacitor 42 is connected. Operation of the above-mentioned circuit is described with reference to FIGs.2 and 3. An output Q of the flip-flop 12 is reversed in the logic in response to the clock signal, Since the clock signal is actually the vertical synchronizing signal S vs as shown in FIG.2, the output Q of the flip-flop 12 is alternately made high and low at every vertical period to thereby acting as the control signal S c shown in FIG.2. The output Q of the flip-flop 12 is supplied to the base of the NPN transistor 23 by way of the resistor 24. When the output Q of the flip-flop 12 is high, the NPN transistor 23 turns on, and thereby the current having the parabola-shaped waveform flows through the resistor 21 and the NPN transistor 23. The current is thus added to the vertical deflection current. When the output Q of the flip-flop 12 is low, the NPN transistor 23 turns off. Therefore, no current flows through the resistor 21, and no current is added to the vertical deflection current. Thus, the current I as shown in FIG.2 is obtained. When the current I is added to the vertical deflection current, a displaying position of the image shifts on the screen. Therefore, the displaying position of the image relatively shifts up and down in the vertical direction. The moire on the screen is thereby reduced. Since the current added to the vertical deflection current varies in response to a resistance of the resistor 21, the moire can be made unnoticeable in any mode of the display monitor by selecting a proper resistance for the resistor 21. When the display monitor of a 17-inch type CRT which has a vertical screen length of 220 mm and an aperture pitch of 0.28 mm, a vertical dot pitch for handling 600 dots (i.e., 600 scanning lines) is 0.388 (=200/600) mm. In such display monitor, the vertical moire is canceled by up and down shift of the scanning line by only about 0.06 mm, whereas a diameter of an electron beam spot is about 0.6 mm. Thus, since the shift amount (=0.06 mm) is only ten percent of the diameter of the electron beam spot, the vertical resolution gets little influence by the vertical shifts of the scanning line. The moire cancel circuit is not limited to the circuit shown in FIG.3. The essential point is that the current, which lowers toward the up and down edges of the screen from the center of the screen, is periodically added to the vertical deflection current, thereby shifting a displaying position at every period twice as long as the vertical period to evenly reduce the moire over all the screen. FIG.4 is a block diagram showing a principle of another embodiment. This moire cancel circuit is controllable with DC voltage. Corresponding parts and components to the first embodiment are shown with the same numerals and marks, and the description thereon made in the first embodiment is similarly applied. A difference of this second embodiment from the first embodiment is provision of a constant voltage source 5 connected to the vertical position shift circuit 2. An output voltage of the constant voltage source 5 is controllable with DC voltage. Hereafter, operation of the moire cancel circuit shown in FIG.4 is described with reference to FIG.2. The vertical synchronizing signal S vs (FIG.2) is input to the dividing circuit 1. The dividing circuit 1 issues the control signal S c (FIG.2) having a period twice as long as the vertical period. In the vertical position shift circuit 2, the switch 22 is turned on or off in response to the control signal S c . When the switch 22 is on, a differential voltage between the voltage at the point "a" (FIG.4) and an output voltage of the constant voltage source 5 is applied between both end of the resistor 21, and a current flows in the resistor 21. When the switch 22 is off, no current flows in the resistor 21. Thus, the current I (FIG.2) is added to the vertical deflection current. When the output voltage of the constant voltage source 5 varies by varying DC control voltage, the voltage applied to the resistor 21 at an on-time of the switch 22 varies. Therefore, a DC component of the current I (FIG.2) added to the vertical deflection current varies, thereby varying a shift amount of the image. The current added to the vertical deflection current has a parabola-shaped waveform such that the current is made large in the center of the screen and gradually lowers toward the edges of the screen from the center. The moire is thus reduced evenly over all the screen. A shift pitch of the displaying position in the up and down directions is only a minute value less than an interval between the scanning lines. The output voltage of the constant voltage source 5 is selected by controlling the DC voltage to generate a proper shift pitch for obtaining the optimum condition to reduce the moire. FIG.5 is a circuit diagram showing a concrete circuit of the second embodiment. The vertical position shift circuit 2 consists of resistors 21, 24 and an NPN transistor 23 which corresponds to the switch 22 of FIG.4. The dividing circuit 1 consists of a resistor 11 and a flip-flop 12. The flip-flop 12 may be replaced by any other known circuit in which logic of output is reversed in accordance with a clock signal (i.e., the vertical synchronizing signal). The constant voltage source 5 consists of a PNP transistor 51 whose base receives a DC control voltage. Operation of the above-mentioned circuit is described with reference to FIGs. 2 and 5. An output Q of the flip-flop 12 is reversed in the logic in response to the clock signal. Since the clock signal is actually the vertical synchronizing signal S vs as shown in FIG.2, the output Q of the flip-flop 12 is alternately made high and low at every vertical period as the control signal S c shown in FIG.2. The output Q of the flip-flop 12 is supplied to the base of the NPN transistor 23 by way of the resistor 24. The DC control voltage, which is applied to the base of the PNP transistor 51, is selected to have a value within a range in which the NPN transistor 23 and the PNP transistor 51 turn on when the output Q of the flip-flop 12 is high. When the output Q of the flip-flop 12 is high, the NPN transistor 23 and the PNP transistor 51 turn on, and thereby the current having the parabola shaped waveform flows through the resistor 21, the NPN transistor 23 and the PNP transistor 51. The current is thus added to the vertical deflection current. When the output Q of the flip-flop 12 is low, the NPN transistor 23 turns off. Therefore, no current flows through the resistor 21, and no current is added to the vertical deflection current. Thus, the current I as shown in FIG.2 is added to the vertical deflection current. When the current I is added to the vertical deflection current, a displaying position of the image shifts on the screen. Therefore, the displaying position of the image relatively shifts up and down in the vertical direction. The moire on the screen is thereby reduced. The current added to the vertical deflection current has a value dependent on a resistance of the resistor 21 and a voltage appeared between both ends of the resistor 21. Since the voltage applied across the resistor 21 at the time when the output Q of the flip-flop 12 is high depends on the DC control voltage applied to the base of the PNP transistor 51, a shift amount of the displaying position can be controlled by the DC control voltage applied to the base of the PNP transistor 51. The moire is thus made the most unnoticeable state by adjustment of the DC control voltage.

Claims: A moire cancel circuit comprising: a vertical deflection coil (41); a sigmoid correction capacitor (42) having one end connected to a first end of said vertical deflection coil; a vertical output circuit (3) for supplying said vertical deflection coil (41) with a vertical synchronizing signal, an output of said vertical output circuit (3) being connected to a second end of said deflection coil (41); a dividing circuit (1) for making a control signal having a period twice as long as a period of said vertical synchronizing signal; and a vertical position shift circuit (2) connected in parallel with said sigmoid correction capacitor (42), said vertical position shift circuit (2) comprising a resistor (21) and means for switching (22) which is connected in series with said resistor and is turned on and off in response to said control signal (Sc) to shift said output of said vertical output circuit (3) during substantially an entire display frame. Moire cancel circuit of claim 1, further comprising a constant voltage source connected in series with said vertical position shift circuit (2) said constant voltage source (5) controlling an output voltage thereof by a DC control voltage, and said vertical position shift circuit (2) is connected to said first end of said vertical deflection coil (41).

Inventors: KITAMURA TSUTOMU, YAMAZAKI MASAO, KITAMURA, TSUTOMU, YAMAZAKI, MASAO
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1993
Main classification: G09G1
IPC codes: G09G1, H04N3