Dynamic random access memory device having addressing section and/or data transferring path arranged in pipeline architecture

Abstract: A dynamic random access memory device is responsive to a row address signal (ADDr) and a column address signal (ADDc) supplied in synchronism with a system clock signal (CLK) for providing a data path from a data input/output port (37/38) and a memory cell selected from the memory cell array (31), and latch circuits (32d/32i/33c/33g) are provided in the addressing section (32) and the data transferring path (33) for temporarily storing address decoded signal and write-in and read-out data bits in response to latch control signals (CTL1/CTL2/CTL4/CTL5) thereby controlling the data stream in a pipeline fashion.

Description: FIELD OF THE INVENTION This invention relates to a dynamic random access memory device and, more particularly, to a dynamic random access memory device responsive to a high speed central processing unit such as a microprocessor equipped with a reduced instruction set. DESCRIPTION OF THE RELATED ART A typical example of the dynamic random access memory device is illustrated in Fig. 1, and is, by way of example, communicable with a central processing unit (not shown) through an address port 1, an input data pin 2 and an output data pin 3. The prior art random access memory device selectively enters a read-out mode and a write-in mode of operation, and a read-out sequence and a write-in sequence proceeds in synchronism with a system clock CLK at a clock pin 4. While the prior art dynamic random access memory device stays in the read-out mode, the central processing unit is accessible to a data bit stored in the dynamic random access memory device, and supplies a row address signal ADDr and a column address signal ADDc to the address port 1 in a time division multiplex fashion. The dynamic random access memory device sequentially produces an internal row address strobe signal NRAS at a timing generating stage G1 and an internal column address strobe signal NCAS at a timing generating stage G2, and the row address signal ADDr and the column address signal ADDc are respectively stored in a row address latch circuit 5 and a column address latch circuit 6. The row address signal ADDr and the column address signal ADDc are respectively transferred from the row address latch circuit 5 and the column address latch circuit 6 to a row address buffer circuit 7 and a column address buffer circuit 8, and the row address signal ADDr and the column address signal ADDc are predecoded thereat so that a row address predecoded signal ADDPr and a column address predecoded signal ADDPc are supplied to a row address decoder circuit 9 and a column address decoder circuit 10, respectively. The row address decoder circuit 9 and the column address decoder circuit 10 respectively produce a row address decoded signal Drow and a column address decoded signal Dcol from the row address predecoded signal ADDPr and the column address predecoded signal ADDPc, and driver circuits 11 and 12 are responsive to the row address decoded signal Drow and the column address decoded signal Dcol for selecting a row of memory cells and a column of memory cells from a memory cell array 13. The memory cell array 13 is arranged in rows and columns, and word lines WL1 to WLm and bit line pairs BL1 to BLn are associated with the rows and the columns. Each bit line pairs BL1 to BLn consists of left and right bit lines BLa and BLb, and the columns are alternately coupled with the left and right bit lines BLa and BLb. If the row and column address signals ADDr and ADDc are indicative of a memory cell M11, the driver circuit 11 drives the word line WL1 to active level, and data bits are read out from the first row including the memory cell M11 to the left bit lines BLa. The data bits are supplied to an array 14 of sense amplifier circuits SA1 to SAn, and small differential voltages indicative of the read-out data bits are developed so as to discriminate logic levels of the data bits. The driver circuit 12 drives one of the decoded signal lines 12a, and a column selector circuit 15 couples one of the sense amplifier circuits SA1 to SAn with a data bus BUS. As a result, the data bit read out from the memory cell M11 is supplied through the data bus BUS to a read-out amplifier circuit 16, and the read-out amplifier circuit 16 increases the magnitude of the differential voltage indicative of the data bit read out from the memory cell M11 again. An output data buffer circuit 17 produces an output data signal indicative of the data bit from the differential voltage, and supplies the output data signal to the output data pin 3. If the central processing unit requests the dynamic random access memory device to store a new data bit in, for example, the memory cell M11, the dynamic random access memory device enters the write-in mode, and the row address signal ADDr and the column address signal ADDc allow the word line WL1 and the column selector circuit 15 to establish a path from the data bus BUS to the memory cell M11 in a similar manner to the read-out mode. A input data signal indicative of the new data bit is supplied to the input data pin 2, and is stored in a data latch circuit 18 in synchronism with an internal latch control signal CTL produced at a timing control stage G3 in response to the system clock signal CLK. A write-in data buffer circuit 19 produces differential voltage indicative of the input data signal, and the differential voltage is developed by a write-in amplifier circuit 20. The differential voltage thus developed is transferred through the data bus BUS and the column selector circuit 15 to the sense amplifier circuit SA1, and the differential voltage is increased in magnitude by the sense amplifier circuit SA1 again. The differential voltage is propagated through the bit line pair BL1, and either high or low voltage level is stored in the memory cell M11. Thus, the prior art dynamic random access memory device internally produces the internal row address strobe signal NRAS and the internal column address strobe signal NCAS for the read-out mode and the internal latch control signal CTL for the write-in mode, and the component circuits 5 to 17 or the component circuits 5 to 15 and 18 to 20 sequentially activated for the read-out operation or the write-in operation. In general, a central processing unit is fully involved in a sequence from a fetch of an instruction code to completion of the job indicated by the instruction code. However, the central processing unit sometimes stands idle, and the central processing unit in idle state is available for an advanced control (see "KYORITSU COMPUTER DICTIONARY 3rd Edition", edited by Hideo Yamashita/ Comprehensive Laboratory of Univac Japan Corporation Limited, page 706, January 1990). In order to achieve the advanced control, an overlapping system is well known, and a central processing unit is associated with a plurality of memory units each referred to as "bank". In the overlapping system, a switching array is assumed be provided between the central processing unit and the memory units, and the central processing unit selectively accesses to the memory units or the banks. If the banks are coupled with one another, adjacent banks are assigned different addresses, and the address assignment is known as "Inter-leave" (see page 714 of KYORITSU COMPUTER DICTIONARY). The advanced control is continuously developed, and the development efforts result in a pipe-line technology practically applied to a super computer system. A system clock is getting higher and higher. In fact, a CISC type microprocessor such as Intel i-486/586 is responsive to a system clock at 50 MHz to 100 MHz, and a RISC type microprocessor such as R4000 of MIPS Corporation is responsive to a system clock at 70 MHz to 150 MHz with a primary cache. On the other hand, the dynamic random access memory device is increased in integration density through miniaturization of circuit components, and a new technology such as a page mode access technique, a nibble mode access technique or a static column mode access technique is applied to the dynamic random access memory device for responding to short access time. The new technology is described in "LSI Handbook", edited by Electronic Communication Society, November 1984, page 492. An advanced microprocessor equipped with a reduced instruction set achieves a job in synchronism with a system clock higher than 100 MHz, and expects the dynamic random access memory device to be accessed at 10 nanosecond to 15 nanosecond. However, the access time of the prior art high-speed dynamic random access memory device ranges between 50 nanosecond and 60 nanosecond, and such a long access time does not allow a high-speed microprocessor to directly access the prior art dynamic random access memory device. In order to fill the gap, the high-speed microprocessor requests a memory hierarchy, and a cache memory fabricated from high-speed bipolar transistors is inserted between the high-speed microprocessor and the prior art dynamic random access memory devices forming in combination a main storage. The memory hierarchy is complex and costy, and the system designer is eager for a high-speed dynamic random access memory device directly accessible at 10 nanosecond to 15 nanosecond. SUMMARY OF THE INVENTION IBM Technical Disclosure Bulletin vol. 29, no. 7, December 1986, New York US, pages 3169 - 3170 "Pipelined Memory Array Chip" proposes a memory array in which the data transfer speed is enhanced by use of pipeline structure. Furthermore, latches are provided before and after the data receiver. In a read operation five clock cycles are performed. Each of the clock cycles overlaps so that new address information is supplied during each clock cycle so as to form a pipeline. The write operation functions in a manner similar to the read operation but is completed after three cycles. DE-A-4 118 301 shows a dynamic random access memory comprising row and column address decoders, row and column address buffers for temporarely storing an external address and a column selecting unit. It is therefore the object of the present invention to provide a dynamic random access memory device which allows a high speed microprocessor to access stored data without any cache memory, in which the rate at which data can be transferred to and from the memory device is increased by providing a pipeline structure. This object is solved by the features of claim 1. The sub claims show further advantageous features. BRIEF DESCRIPTION OF THE DRAWINGS The features and advantages of the high-speed dynamic random access memory device according to the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which: Fig. 1 is a block diagram showing the arrangement of the prior art dynamic random access memory device; Fig. 2 is a block diagram showing a high-speed dynamic random access memory device according to the present invention; Fig. 3 is a circuit diagram showing the arrangement of a timing generating stage incorporated in the high-speed dynamic random access memory device; Fig. 4 is a timing chart showing a sequence of a programming mode; Fig. 5 is a timing chart showing operation sequences at different system clock signals; and Fig. 6 is a block diagram showing the arrangement of another high-speed dynamic random access memory device according to the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment Referring to Fig. 2 of the drawings, a high-speed dynamic random access memory device embodying the present invention is fabricated on a semiconductor chip 30, and largely comprises a memory cell array 31, an addressing means 32, a data transferring means 33 and a controller 34. The high-speed dynamic random access memory device forms a part of a data storage of a computer system, and is directly communicable with a high-speed microprocessor 35 equipped with a reduced instruction set directly through an address port 36, a data output port 37, a data input port 38, a control signal port 39 and a clock port 40. A row address signal ADDr and a column address signal ADDc are supplied to the address port 36 in a time division multiplex manner, and various external control signals such as a chip select signal and a write enable signal are supplied to the control port 39. With the external control signals, the controller 34 allows the high-speed dynamic random access memory device to selectively enter a write-in mode, a read-out mode, a refresh mode of operation and a programming mode. In the read-out mode, an output data signal Dout is supplied from the data output port 37, and an input data signal Din is supplied to the data input port 38 in the write-in mode. When the high-speed dynamic random access memory device enters the programming mode, the sequences of the addressing means 32 and the data transferring means 33 are divisible depending upon the frequency of a system clock signal CLK at the clock port 40 as will be understood hereinlater. The system clock signal CLK defines write-in and read-out cycles of the microprocessor 35. In this instance, the system clock signal CLK is adjustable to one of 33.3 MHz, 66.6 MHz and 100 MHz. The system clock signal at 33.3 MHz, at 66.6 MHz and at 100 MHz are hereinbelow indicated as CLK(1f), CLK(2f) and CLK(3f), respectively. The memory cell array 31 is fabricated from a plurality of memory cells M11, M1n, M21, M2n, Mij, Mm1 and Mmn, and the plurality of memory cells M11 to Mmn are arranged in rows and columns. Each of the plurality of memory cells M11 to Mmn is implemented by a series combination of a switching transistor and a storage capacitor, and stores a data bit in the form of electric charges. The addressing means 32 is operative to select a memory cell from the memory cell array 31, and is broken down into a row selecting sub-system and a column selecting sub-system. The row selecting sub-system selects a row of memory cells from the memory cell array 31, and comprises a row address latch circuit 32a, a row address buffer circuit 32b, a row address decoder circuit 32c, a latch circuit 32d, a word line driver circuit 32e and word lines WL1, WL2, WLi and WLm. The row address latch circuit 32a is coupled with the address port 36, and is controlled by a timing generating stage G1 of the controller 34. Namely, the row address latch circuit 32a is responsive to an internal row address strobe signal NRAS variable in synchronism with the system clock signal CLK, and the row address signal ADDr is latched by the row address latch circuit 32a in the presence of the internal row address strobe signal NRAS. The row address latch circuit 32a relays the row address signal ADDr to the row address buffer circuit 32b, and the row address buffer circuit 32b produces row address predecoded signals ADDPr. The row address predecoded signals ADDPr is supplied to the row address decoder circuit 32c, and the row address decoder circuit 32c produces a row address decoded signal Drow indicative of one of the rows of the memory cell array 31. The row address decoded signal Drow is supplied to the latch circuit 32d. The latch circuit 32d is newly added to the row selecting sub-system in accordance with the present invention, and is controlled by a timing generating stage G2 of the controller 34. If the timing generating stage G2 produces a timing control signal CTL1, and the latch circuit 32d is responsive to the timing control signal CTL1 for temporarily storing the row address decoded signal Drow. The row address decoded signal Drow thus latched is transferred to the word line driver circuit 32e, and the word line driver circuit 32e drives one of the word lines WL1 to WLm assigned the row address indicated by the row address signal ADDr to active level. However, if the timing generating stage G2 does not produces any latch control signal CTL1, the row address decoded signal Drow is directly supplied to the word line driver circuit 32e without storing in the latch circuit 32d. The word lines WL1 to WLm are coupled with the gate electrodes of the switching transistors in the associated rows, and the row of memory cells coupled with the selected word line are coupled with the data transferring means 33. The column selecting sub-system is operative to select a column of memory cells from the memory cell array 31, and comprises a column address latch circuit 32f, a column address buffer circuit 32g, a column address decoder circuit 32h, a latch circuit 32i, a driver circuit 32j and a column selector circuit 32k. As described hereinbefore, the column address signal ADDc is supplied to the address port 36 in the multiplex manner, and the column address signal ADDc is latched by the column address latch circuit 32f under the control of a timing generating stage G3 of the controller 34. Namely, the timing generating stage G3 produces an internal column address strobe signal NCAS variable in synchronism with the system clock signal CLK, and the column address latch circuit 32f stores the column address signal ADDc in the presence of the internal column address strobe signal NCAS. The column address latch circuit 32f relays the column address signal ADDc to the column address buffer circuit 32g, and the column address buffer circuit 32g produces column address predecoded signals ADDPc from the column address signal ADDc. The column address predecoded signals ADDPc are supplied to the column address decoder circuit 32h, and column address decoder circuit 32h produces a column address decoded signal Dcol indicative of one of the columns of the memory cell array 31. The latch circuit 32i is also newly added to the column selecting sub-system, and is under the control of a timing generating stage G4. Namely, if the timing generating stage G4 produces a latch control circuit CTL2, and the latch circuit 32i stores the column address decoded signal Dcol in the presence of the latch control signal CTL2. However, if the timing generating stage G4 does not produce any latch control signal CTL2, the column address decoded signal Dcol is directly supplied to the driver circuit 32j, and is not stored in the latch circuit 32i. The column selector 32k is implemented by a plurality of transfer gate units, and each of the transfer gate units is associated with every two columns of memory cells. The latch circuit 32i relays the column address decoded signal Dcol to the driver circuit 32j, and the driver circuit 32j allows one of the transfer gate units to turn on. The data transferring means 33 is operative to transfer a data bit between either input or output port 38 or 37 and the memory cell array 31, and comprises a plurality of bit lines BL1, BL2, BLj, BLj+1, BLm and BLn, a sense amplifier array 33a, a data bus DB, a read amplifier circuit 33b, a read-out latch circuit 33c, an output data buffer circuit 33d, an input data latch circuit 33e, a write-in data buffer 33f, a write-in latch circuit 33g and a write-in amplifier circuit 33h. The read-out latch circuit 33c and the write-in latch circuit 33g are newly added to the data transfer means 33. Every adjacent two bit lines are paired with each other, and a plurality of bit line pairs BLP1 to BLPy are provided for the columns of the memory cell array 31. The bit lines BL1 to BLn are respectively associated with the columns of the memory cell array 31, and are coupled with the drain nodes of the switching transistors in the associated columns. For example, the bit lines BL1 and BL2 are respectively associated with the column of the memory cells M11 to Mm-11 and the column of the memory cells M21 to Mm1, and, accordingly, the bit line pair BLP1 is associated with adjacent two columns of the memory cells 31. Though not shown in fig. 2, the bit line pairs BL1 to BLy are coupled with a precharging circuit, and every adjacent two bit lines are charged and equalized at a middle voltage level between high and low voltage levels corresponding to logic "1" level and logic "0" level before one of the word lines is driven to the active level. When a word line is driven to the active level, every other bit line is coupled with the storage capacitor of the associated memory cell, and small differential voltages are produced on the bit line pairs BLP1 to BLPy in the read-out mode. On the other hand, each of the bit line pairs BLP1 to BLPy supplies either high or low voltage level to the storage capacitor of the associated memory cell in the write-in mode and the refresh mode of operation. The sense amplifier circuit array 33a has a plurality of sense amplifier circuits SA1, SAj and SAn which are respectively coupled with the bit line pairs BL1 to BLPy. The sense amplifier circuits SA1 to SAn are concurrently activated so that small differential voltages are developed. As described hereinbefore, the column selector 32k couples one of the bit line pairs BLP1 to BLPy with the data bus DB, and differential voltage is transferred between the sense amplifier circuit array 33a and the data bus DB. While the high speed dynamic random access memory device is in the read-out mode, one of the differential voltages is supplied from the column selector 32k through the data bus DB to the read-out amplifier circuit 33b. On the other hand, if the high-speed dynamic random access memory device enters the write-in mode, differential voltage indicative of a write-in data bit is supplied from the write-in amplifier circuit 33h through the data bus DB to the column selector 32k. The read-out amplifier circuit 33b supplies the differential voltage through the read-out latch circuit 33c to the output data buffer circuit 33d, and the output data buffer circuit 33d supplies the output data signal Dout indicative of the read-out data bit to the output data port 37 in the read-out mode. On the other hand, while staying in the write-in mode, the input data signal Din is temporally stored in the data latch circuit 33e in response to a latch control signal CTL3 supplied from a timing generating stage G5, and the write-in data buffer circuit 33f produces the differential voltage indicative of the write-in data bit from the input data signal Din. The write-in data buffer circuit 33f supplies the differential voltage through the write-in latch circuit 33g to the write-in amplifier circuit 33h. The write-in latch circuit 33g and the read-out latch circuit 33c newly added are under the control of timing generating stages G6 and G7 of the controller 34. Namely, if the timing generating stages G6 and G7 produce latch control signals CTL4 and CTL5, and the write-in latch circuit 33g and the read-out latch circuit 33c are respectively responsive to the latch control signals CTL4 and CTL5 for storing the differential voltage from the write-in data buffer circuit 33f and from the read-out amplifier circuit 33b. However, if the latch control signals CTL4 and CTL5 are not produced, the write-in latch circuit 33g and the read-out latch circuit 33c are disabled, and the differential voltages are directly transferred between the write-in data buffer circuit 33f and the write-in amplifier circuit 33h and between the read-out amplifier circuit 33b and the output data buffer circuit 33d. In summary, the latch circuits 32d and 32i, the read-out and write-in latch circuits 33c and 33g and the timing generating stages G2, G4, G6 and G7 are newly added to the arrangement of the prior art dynamic random access memory device. The latch circuits 32d, 32i, 33c and 33g are implemented by flip flop circuits, respectively, and are selectively enabled for dividing the sequence of the addressing means 32 and the sequence of the data transferring means 33. Fig. 3 illustrates an equivalent circuit to the timing generating stages G2 and G4, to G7, and the equivalent circuit comprises a decoder circuit 34a, a register circuit 34b and three AND gates AD1, AD2 and AD3. The decoder circuit 34a is enabled with a program cycle signal EN, and decodes an external command signal ADDm and ADDn transferred from predetermined address pins of the address port 36 in the programming mode. Fig. 4 illustrates the programming mode. If two bits phi1 and phi2 of an external mode signal concurrently go down at time t1, the ROM table 34a acknowledges the programming mode, and produces the program cycle signal EN. With the program cycle signal EN, the decoder circuits 34a are enabled, and are responsive to the external command signal ADDm and ADDn. The external command signal ADDm and ADDn are decoded by the decoder circuits 34a, and three-bit decoded signals DS are respectively latched by the register circuits 34b at the leading edge of the system clock signal CLK at time t2. The register circuits continuously produces three output bits MODE(3f), MODE(2f) and MODE(1f), and supplies them to the AND gates AD1, AD2 and AD3. If the system clock signal CLK is adjusted to 100 MHz, the external command signal causes the register circuit 34b to shift the bit MODE(3f) to logic "1" level, and the latch control signals CTL1, CTL2, CTL3, CTL4 and CTL5 are varied in synchronism with the highest system clock signal CLK(3f). If the system clock signal CLK is adjusted to 66.6 MHz, the register circuit 34b shifts the bit MODE(2f) to logic "1" level, and the latch control signals CTL3, CTL4 and CTL5 are varied in synchronism with the system clock signal CLK(2f). If the system clock CLK is adjusted to 33.3 MHz, the register circuit 34b shifts the bit MODE(1f) to logic "1" level, and the latch control signal CTL3 is varied in synchronism with the system clock signal CLK(1f). Turning to Fig. 5 of the drawings, operating sequences are illustrated at different frequencies CLK(3f), CLK(2f) and CLK(1f). OP(3f), OP(2f) and OP(1f) stand for the operating sequences at 100 MHz, the operating sequences at 66.6 MHz and the operating sequences at 33.3 MHz, respectively. If the external command signal ADDM and ADDn causes the register circuit 34b to produce the bit MODE(1f), the timing generating stages G1, G3 and G5 sequentially supply the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL3 in synchronism with the system clock signal CLK(1f) at 33.3 MHz. However, the latch control signals CTL1, CTL2, CTL4 and CTL5 remain low. While the high-speed dynamic random access memory device enters the read-out mode, the microprocessor 35 can fetch a data bit stored in the memory cell array 31, and the row address signal ADDr and the column address signal ADDc are sequentially latched by the row and column address latch circuits 32a and 32f in the presence of the internal row address strobe signal NRAS and the internal column address strobe signal NCAS. The circuit components of the addressing means 32 sequentially relay the row address information and the column address information toward the driver circuits 32e and 32j without activation of the latch circuits 32d and 32i, and one of the word lines WL1 to WLm and the column selector 32k selects one of the memory cells M11 to Mmn. The read-out data bit is transferred from the associated sense amplifier circuit through the column selector 32k to the read-out amplifier circuit 33b, and the read-out amplifier circuit 33b relays the differential voltage indicative of the read-out data bit to the output data buffer circuit 33d without activation of the read-out latch circuit 33c. Finally, the output data buffer circuit 33d produces the output data signal Dout, and the output data signal Dout is supplied to the microprocessor 35. Upon completion of the read-out cycle, the microprocessor can access another data bit, and changes the row and column address signals. In Fig. 5, abbreviation "ADD" stands for the sequence from the supply of the row and column address signals ADDr and ADDc to the decoding at the row and column address decoder circuits 32c and 32h, abbreviation "RAMP" is indicative of the sequence from the driver circuit 32j to the amplification at the read-out amplifier circuit 33b, and abbreviation "ROUT" is representative of the remaining sequence of the read-out operation. On the other hand, if the microprocessor 35 needs to memorize a data bit in the dynamic random access memory device, the high-speed dynamic random access memory device enters the write-in mode, and the timing generating stages G1, G3 and G5 produces the internal row address strobe signal NRAS and the internal column address strobe signal NCAS and the latch control signal CTL3 in synchronism with the system clock signal CLK(1f). The row and column address signals ADDr and ADDc are sequentially supplied from the microprocessor 35, and are latched by the row and column address latch circuits 32a and 32f. Moreover, the input data signal Din is latched by the data latch circuit 33e in response to the latch control signal 33e. The row address information and the column address information are sequentially relayed to the driver circuits 32e and 32j without activation of the latch circuits 32d and 32i, and one of the memory cells M11 to Mmn is selected from the memory cell array 31. The write-in data bit indicated by the input data signal Din is relayed from the data latch circuit 33e to the selected memory cell without activation of the write-in latch circuit 33g, and is written into the selected memory cell. After the write-in data bit is stored in the selected memory cell, the microprocessor 35 can start the write-in cycle again. Thus, the operating sequences at 33.3 MHz are similar to those of the prior art dynamic random access memory device. Abbreviation "ADD+DL" is indicative of the sequence "ADD" and the data latch at the latch circuit 33e, abbreviation "WAMP" stands for the production of differential voltage at the write-in data buffer circuit 33f, and abbreviation "WIN" is representative of the remaining operation. If the microprocessor 35 needs to communicate with the high-speed dynamic random access memory device in synchronism with the system clock signal CLK(2f) at 66.6 MHz, the microprocessor 35 requests the programming mode, and causes the register circuit 34b to shift the bit MODE(2f) to logic "1" level with the external command signal ADDm and ADDn as described hereinbefore. Then, the timing generating stages G1, G3 and G5 to G7 become responsive to the system clock signal CLK(2f). However, the timing generating stages G2 and G4 keep the latch control signals CTL1 and CTL2 low. The operating sequences OP(2f) are also carried out in the read-out mode and the write-in mode, and the microprocessor 35 repeats the read-out cycle for sequentially fetching data bits and the write-in cycle for writing data bits into the memory cell array 31. Every read-out cycle is completed within a single pulse period of the system clock signal CLK(2f), and every write-in cycle is also as long as the single pulse period. Although the timing generating stages G1/G3/G7 or G1/G3/G5/G7 sequentially produce the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL5 or signals CTL3 and CTL4 in every pulse period depending upon the mode, description is focused upon a data stream, and ignores unnecessary latch control signals for the sake of simplicity. While the microprocessor repeats the read-out cycle, the row and column address signals ADDr and ADDc are sequentially changed in synchronism with the system clock signal CLK(2f), and read-out data bits are sequentially supplied to the microprocessor 35 in synchronism with the system clock signal CLK(2f). In the first time period T1 equivalent to the pulse period of the system clock signal CLK(2f), the first row address signal ADDr and the first column address signal ADDc are latched by the row address latch circuit 32a and the column address latch circuit 32f, respectively, and the first row address and the first column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h. The row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits to select a word line and a bit line pair, and a data bit is read out from a memory cell assigned the first row address and the first column address. Then, a differential voltage indicative of the first read-out data bit reaches the read-out latch circuit 33c. Therefore, the sequences ADD and RAMP are completed within the first time period. While the system clock signal CLK(2f) stays in the second time period T2, the output data signal Dout is produced from the differential voltage indicative of the first read-out data bit, and a second read-out data bit is read out from another memory cell assigned a second row address and a second column address in parallel to the production of the output data signal Dout. In detail, the timing generating stages G1, G3 and G7 produces the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL5, and the second row address signal ADDr, the second column address signal ADDc and the differential voltage indicative of the first read-out data bit are respectively latched by the row address latch circuit 32a, the column address latch circuit 32f and the read-out latch circuit 33c. The output data buffer circuit 33d produces the output data signal Dout indicative of the first read-out data bit from the differential voltage stored in the read-out latch circuit 33c, and the output data signal Dout is supplied from the data output port 37 to the microprocessor 35. On the other hand, the second row address and the second column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h, and the row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits 32e and 32j to select another memory cell assigned the second row address and the second column address from the memory cell array 31. Then, another data bit is read out from the memory cell, and a differential voltage indicative of the second read-out data bit reaches the read-out latch circuit 33c. Thus, the sequences ROUT is overlapped with the sequences ADD and RAMP, and read-out data bits are sequentially supplied to the microprocessor 35 in synchronism with the system clock signal CLK(2f). If the microprocessor 35 memorizes data bits in the high-speed dynamic random access memory device, the microprocessor 35 repeats the write-in cycle, and the sequences (ADD+DL) and WAMP and the sequence WIN are sequentially carried out in overlapped manner. In detail, the timing generating stages G1, G3 and G5 produces the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL3 in the first time period T1, and the row address signal ADDr, the column address signal ADDc and the input data signal Din are respectively stored in the row address latch circuit 32a, the column address latch circuit 32f and the data latch circuit 33e. The first row address and the first column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h, and the row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits 32e and 32j to select a memory cell assigned the first row address and the first column address. On the other hand, the write-in data buffer circuit 33f produces a differential voltage indicative of a first write-in data bit from the input data signal Din stored in the data latch circuit 33e, and the differential voltage reaches the write-in latch circuit 33g. In the second time period T2, the write-in latch circuit 33g stores the differential voltage indicative of the first write-in data bit in response to the latch control signal CTL4, and the first write-in data bit is memorized in the selected memory cell. While the system clock signal CLK(2f) stays in the second time period T2, the microprocessor 35 supplies the row and column address signals ADDr and ADDc indicative of the second row address and the second column address and the input data signal Din indicative of the second write-in data bit to the high-speed dynamic random access memory device, and the sequences (ADD+DL) and WAMP are carried out together with the sequence WIN. Thus, the sequences (ADD+DL) and WAMP and the sequence WIN are overlapped, and the write-in data bits are memorized in synchronism with the system clock signal CLK(2f). If the microprocessor 35 needs to communicate with the high-speed dynamic random access memory device in synchronism with the system clock signal CLK(3f) at 100 MHz, the microprocessor 35 requests the programming mode, and causes the register circuit 34b to shift the bit MODE(3f) to logic "1" level with the external command signal ADDm and ADDn as described hereinbefore. Then, the timing generating stages G1 to G7 become responsive to the system clock signal CLK(3f). The operating sequences OP(3f) are also carried out in the read-out mode and the write-in mode, and the microprocessor 35 repeats the read-out cycle for sequentially fetching data bits and the write-in cycle for writing data bits into the memory cell array 31. While the microprocessor 35 repeats the read-out cycle, the row and column address signals ADDr and ADDc are sequentially changed in synchronism with the system clock signal CLK(3f), and read-out data bits are also sequentially supplied to the microprocessor 35 in synchronism with the system clock signal CLK(3f). In the first time period T1 equivalent to the pulse period of the system clock signal CLK(3f), the first row address signal ADDr and the first column address signal ADDc are latched by the row address latch circuit 32a and the column address latch circuit 32f, respectively, and the first row address and the first column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h. The row address decoder circuit 32c and the column address decoder circuit 32h produce the row address decoded signal Drow and the column address decoded signal Dcol, and the row address decoded signal Drow and the column address decoded signal Dcol reach the latch circuits 32d and 32i, respectively. In the second time period T12, the sequence ADD and the sequence RAMP are simultaneously carried out in overlapped manner. Namely, the latch circuits 32d and 32i store the row address decoded signal Drow and the column address decoded signal Dcol in response to the latch control signals CTL1 and CTL2, and the second row address signal ADDr indicative of the second row address and the second column address signal ADDc indicative of the second column address are latched by the row address latch circuit 32a and the column address latch circuit 32f, respectively. The row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits 32e and 32j to select a memory cell assigned the first row address and the first column address, and a data bit is read out from the memory cell. The row address decoded signal Drow indicative of the second row address and the column address decoded signal Dcol indicative of the second column address reach the latch circuits 32d and 32i, and a differential voltage indicative of the first read-out data bit reaches the read-out latch circuit 33c. Therefore, the sequences ADD and RAMP are completed within the first time period. While the system clock signal CLK(3f) stays in the third time period T13, the sequences ADD, RAMP and ROUT are simultaneously carried out in overlapped manner. The output data signal Dout is stored in the read-out latch circuit 33c in response to the latch control signal CTL5, and the output data buffer circuit 33d produces the output data signal Dout indicative of the first read-out data bit from the differential voltage stored in the read-out latch circuit 33c. The latch circuits 32d and 32i stores the row address decoded signal Drow and the column address decoded signal Dcol in response to the latch control signals CTL1 and CTL2, and the driver circuits 32e and 32j selects another memory cell assigned the second row address and the second column address. Then, a second read-out data bit is read out from another memory cell, and a differential voltage indicative of the second read-out data bit reaches the read-out latch circuit 33c. Moreover, the microprocessor 35 supplies the row address signal ADDr indicative of the third row address and the column address signal ADDc indicative of the third column address, and the row address signal ADDr and the column address signal ADDc are latched by the row address latch circuit 32a and the column address latch circuit 32f in response to the internal row address strobe signal NRAS and the internal column address strobe signal NCAS. The third row address and the third column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h, and the row address decoded signal Drow and the column address decoded signal Dcol reach the latch circuits 32d and 32i. Thus, the supply of row and column address signals ADDr and ADDc, the selection of memory cell and the production of output data signal Dout are concurrently carried out in the high-speed dynamic random access memory device, and read-out data bits are sequentially supplied to the microprocessor 35 in synchronism with the system clock signal CLK(3f). If we focus our attention upon a single access, the single access consumes three time periods T11 to T13. However, if we focus our attention upon the data stream, every data bit is read out within a single time period T11, T12 or T13. If the microprocessor 35 memorizes data bits in the high-speed dynamic random access memory device, the microprocessor 35 repeats the write-in cycle, and the sequences (ADD+DL), WAMP and WIN are sequentially carried out in overlapped manner. In detail, the timing generating stages G1, G3 and G5 produces the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL3 in the first time period T11, and the row address signal ADDr indicative of the first row address, the column address signal ADDc indicative of the first column address and the input data signal Din indicative of the first write-in data bit are respectively stored in the row address latch circuit 32a, the column address latch circuit 32f and the data latch circuit 33e. The first row address and the first column address are relayed to the row address decoder circuit 32c and the column address decoder circuit 32h, and the row address decoder circuit 32c and the column address decoder circuit 32h supply the row address decoded signal Drow and the column address decoded signal Dcol to the latch circuits 32d and 32i. The write-in data buffer circuit 33f produces a differential voltage indicative of the first write-in data bit from the input data signal stored in the data latch circuit 33e. However, the row address decoded signal Drow, the column address decoded signal Dcol and the differential voltage are not latched by the latch circuits 32d, 32i and 33g in this stage. While staying in the second time period T12, the microprocessor 35 supplies the row address signal ADDr indicative of the second row address, the column address signal ADDc indicative of the second column address and the input data signal Din indicative of the second write-in data bit to the ports 36 and 38, and the timing generating stages G1 to G6 supplies the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signals CTL1 to CTL4 to the respective latch circuits 32a, 32d, 32f, 32i, 33e and 33g. The latch circuits 32d and 32i store the row address decoded signal Drow indicative of the first row address and the column address decoded signal Dcol indicative of the first column address in response to the latch control signals CTL1 and CTL2, respectively, and the write-in latch circuit 33g stores the differential voltage indicative of the first write-in data bit in response to the latch control signal CTL4. Moreover, the row address latch circuit 32a, the column address latch circuit 32f and the data latch circuit 33e are responsive to the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL3 for storing the row address signal ADDr indicative of the second row address, the column address signal ADDc indicative of the second column address and the data input signal Din indicative of the second write-in data bit, respectively. The row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits 32e and 32j to select a memory cell assigned the first row address and the first column address. In the third time period T13, the microprocessor 35 supplies the row address signal ADDr indicative of the third row address, the column address signal ADDc indicative of the third column address and the input data signal Din indicative of the third write-in data bit to the ports 36 and 38, and the timing generating stages G1 to G6 supplies the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signals CTL1 to CTL4 to the respective latch circuits 32a, 32d, 32f, 32i, 33e and 33g again. The driver circuits 32e and 32j have already selected the memory cell assigned the first row address and the first column address, and the first write-in data bit has been also stored in the write-in latch circuit 33g. The differential voltage indicative of the first write-in data bit is twice developed by the write-in amplifier circuit 33h and the sense amplifier circuit, and the first write-in data bit is memorized in the selected memory cell. The latch circuits 32d and 32i store the row address decoded signal Drow indicative of the second row address and the column address decoded signal Dcol indicative of the second column address in response to the latch control signals CTL1 and CTL2, respectively, and the write-in latch circuit 33g stores the differential voltage indicative of the second write-in data bit in response to the latch control signal CTL4. Moreover, the row address latch circuit 32a, the column address latch circuit 32f and the data latch circuit 33e are responsive to the internal row address strobe signal NRAS, the internal column address strobe signal NCAS and the latch control signal CTL3 for storing the row address signal ADDr indicative of the third row address, the column address signal ADDc indicative of the third column address and the data input signal Din indicative of the third write-in data bit, respectively. The row address decoded signal Drow and the column address decoded signal Dcol cause the driver circuits 32e and 32j to select a memory cell assigned the second row address and the second column address. Though not shown in Fig. 5, the second write-in data bit is memorized in the selected memory cell in the next time period, and the fourth row and column addresses and the fourth write-in data bit are respectively memorized in the latch circuits 32a, 32f and 33e in the same time period. Thus, the sequences ADD+DL, WAMP and WIN are overlapped with one another in every time period, and the microprocessor 35 causes the high-speed dynamic random access memory device to memorize every write-in data bit within a single time period. Second Embodiment Turning to 6 of the drawings, another high-speed dynamic random access memory device is fabricated on a single semiconductor chip 40. Comparing the high-speed dynamic random access memory device shown in Fig. 6 with the first embodiment, the write-in latch circuit 33g and the timing generating stage G6 are deleted, and a latch circuit 41g and a timing generating stage G16 are newly added. However, the other circuit arrangement is similar to the first embodiment, and the other circuits of the second embodiment are labeled with the same references designating the corresponding circuits without detailed description. In this instance, a differential voltage indicative of a write-in data bit is latched by the latch circuit 41g in response to a latch control signal CTL14 after development by the write-in amplifier circuit 33h. This is because of the fact that the component circuits are operable at different speeds from those of the first embodiment, and the temporal storage after the development is appropriate for the second embodiment rather than the write-in latch circuit 33g. As will be appreciated from the foregoing description, the high-speed dynamic random access memory device according to the present invention is equipped with temporary storages in the data propagation path and the address propagation path, and sequentially relays address information and data information like a pipeline architecture, thereby effectively decreasing the access time. Although particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that various changes and modifications may be made without departing from the scope of the present invention as defined by the claims.

Claims: A dynamic random access memory device fabricated on a semiconductor chip (30; 40), comprising: a) a memory cell array (31) comprising a plurality of memory cells; b) a row addressing means having a row address latch circuit (32a) responsive to an internal row address strobe signal (NRAS) for temporally storing an external row address signal (ADDr), a row address decoder unit (32b/32c) for producing an internal row address decoded signal (Drow) from said external row address signal, and a word line driver circuit (32e/ WL1 to WLm) responsive to said internal row address decoded signal for selecting a row of memory cells indicated by said external row address signal from said memory cell array (31); c) a column addressing means having a column address latch circuit (32f) responsive to an internal column address strobe signal (NCAS) for temporally storing an external column address signal (ADDc), a column address decoder unit (32g/32h) for producing an internal column address decoded signal (Dcol) from said external column address signal, and a column selecting unit (32j/32k) responsive to said internal column address decoded signal for selecting a column of memory cells indicated by said external column address signal from said memory cell array; and d) a data transferring means inserted between a data input/output port (37/38) and said memory cell array for providing a data path between said data input/output port and one of said plurality of memory cells indicated by said external row address signal and said external column address signal, and having a first temporary data storage (33e) coupled with said data input/output port and responsive to a first control signal (CTL3) for storing an external data signal (Din), characterized in that said data transferring means further has a second temporary data storage (33g; 41g) responsive to a second control signal (CTL4; CTL14) for storing a first differential voltage produced from said external data signal and a third temporary data storage (33c) responsive to a third control signal (CTL5) for storing a second differential voltage indicative of a read-out data bit supplied from said memory cell array, said row addressing means further has a first temporary address storage (32d) responsive to a fourth control signal (CTL1) for storing said internal row address decoded signal (Drow), said column addressing means further has a second temporary address storage (32i) responsive to a fifth control signal (CTL2) for storing said internal column address decoded signal (Drow), and said dynamic random access memory device further comprises a controlling means (34) responsive to an external signal (39) for either providing or not providing the second and third control signals (CTL4, CTL5) for controlling the second and third temporary data storage (33g, 33c) so that the memory device functions either as a pipe-line RAM or a normal RAM. A dynamic random access memory device as set forth in claim 1, in which said controlling means (34) comprises a plurality of first timing generating stages (G1/G3) operative to produce said internal row address strobe signal and said internal column address strobe signal in synchronism with an external clock signal (CLK), a plurality of second timing generating stages (G5/G6/G7; G5/G16/G7) operative to produce said first control signal, said second control signal and said third control signal in synchronism with said external clock signal, and a plurality of third timing generating stages (G2/G4) for producing said fourth control signal and said fifth control signal in synchronism with said external clock signal. A dynamic random access memory device as set forth in claim 2, in which said controlling means further has a programming circuit (34a) responsive to an external command signal i) for enabling the timing generating stages (G1/G3/G5) to produce said internal row address strobe signal, said internal column address strobe signal and said first control signal, ii) for enabling the timing generating stages (G1/G3/G5 to G7; G1/G3/G5/G16/G7) to produce said internal row address strobe signal, said internal column address strobe signal and said first to third control signals or iii) for enabling the timing generating stages (G1 to G7; G1/G2/G3/G4/G5/G7/G17) to produce said internal row address strobe signal, said internal column address strobe signal and said first to fifth control signals. A dynamic random access memory device as set forth in any of claims 1 to 3, in which said second temporary data storage (33g) is coupled between a write-in data buffer circuit (33f) and a write-in amplifier circuit (33h). A dynamic random access memory device as set forth in any of claims 1 to 4, in which said third temporary data storage (33c) is coupled between a read-out amplifier circuit (33b) and an output data buffer circuit (33d). A dynamic random access memory device as set forth in any of claims 1 to 3, in which said second temporary data storage (41g) is coupled between a write-in amplifier circuit (33h) and a common data bus (DB).

Inventors: FUKUZO YUKIO, FUKUZO, YUKIO, Fukuzo, Yukio, c/o NEC Corporation
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1993
Main classification: G11C11
IPC codes: G11C11, H01L27, G11C7