A dielectric removal method

Abstract: A method is disclosed for removing oxide from the surface of a semiconductor body having a thick oxide and an adjoining nitride-covered thin oxide, without subjecting the surface to significant over-etching and thus avoiding degredation of the surface of the semiconductor body. The thick oxide is first etched for a period of time so that a portion of the thick oxide remains, and has a thickness comparable to that of the thin oxide. The nitride covering the thin oxide is next removed without appreciably etching either the remaining portion of the thick oxide or the thin oxide. Finally, the thin oxide and the remaining portion of the thick oxide are removed, without appreciably over-etching the surface of the semiconductor body.

Description: This patent specification is related to our copending, United States Patent Application Serial No. 07/947,313 and corresponding European Patent Application No .............. (our reference HRW/TT0184/BEP) filed today which application is incorporated herein by reference to its entirety. This invention relates to the fabrication of semiconductor devices, and more specifically, to the removal of oxides from the surface of a semiconductor substrate. The importance of high quality oxides in the fabrication of semiconductor devices cannot be overemphasized. Many broad categories of commercial devices, such as Electrically Erasable Programmable Read-Only Memories (EEPROMS), Dynamic Random Access Memories (DRAMs), and more recently, even high-speed basic logic functions, owe their commercialization to the reproducibility of high quality, very thin oxide layers. Figures 1A, 1B, and 1C are cross sections of a portion of a CMOS structure which illustrate several steps in the removal of the N-well oxide grown during the drive-in of an N-well implant. Fig. 1A shows the structure immediately after the N-well oxidation. In this example N-well oxide 14 is nominally 2700Å thick, having been grown to this thickness by a previous high temperature drive-in step for diffusing and activating the N-well implant (not shown) to form N-well 22. This specific thickness of 2700Å also provides a useful layer thickness to devise alignment structures for certain lithographic equipment. Nitride 10 covers the P-well 20 to prevent the implantation of the n-type dopant into the P-well 20, as well as to prevent the growth of any subsequent oxide over the P-well 20 during the formation of oxide layer 14 over the N-well 22. Nitride layer 10 is typically 920Å thick. The nitride layer 10 over the P-well 20 is next removed with a wet phosphoric acid strip. Because of the extremely high selectivity of phosphoric acid between nitride and oxide, very little oxide is removed during this etch step. Barrier oxide 12 covers the P-well 20 and provides an etch-stop barrier during this nitride removal process, as the phosphoric acid used to etch the nitride 10 would also etch the silicon substrate itself in the P-well 20. This barrier oxide 12 is approximately 400Å thick. The structure remaining after nitride 10 removal is shown in Fig. 1B. As very little oxide was removed by the nitride etch step, the nominal thickness of barrier oxide 12 is still 400Å, and the nominal thickness of N-well oxide 14 remains at 2700Å. The next step is a 12 minute 10:1 HF dip etch which is required to remove the 2700Å of N-well oxide 14. The resulting structure following the HF dip etch is shown in Fig. 1C. Next, typically the surface is subject to an RCA clean, and a thin oxide is subsequently grown over the exposed surface of the semiconductor material. This thin oxide may be a tunnel oxide or a gate oxide, for example. We have found that an over-etch of the silicon surface at any process step prior to the growth of a thin oxide severely damages a silicon surface, thereby degrading the integrity of any subsequently grown thin oxide. Therefore, process flows that include an over-etch prior to a thin oxide formation do not achieve yields as high as might otherwise be achieved. The described method advantageously avoids excessively over-etching surface portions of a semiconductor body in the removal by etching of dielectrics of different thicknesses from these surface portions. The avoidance of over-etching facilitates the making of high quality thin oxides for numerous semiconductor fabrication purposes, including the making of tunnel oxides in the fabrication of EEPROM devices. We will describe a method of etching a thick dielectric region to from a dielectric region of thickness comparable to a thin dielectric region. As the converting step involves etching, a protective material is provided over the thin dielectric region. Once the etching step is complete, the protective material is removed, and both the thin dielectric region and etched dielectric region are etched without appreciably over-etching the underlying semiconductor surfaces. In one embodiment, the first etching step involves etching the thick dielectric, which is an oxide formed during a drive-in fabrication step, down to a thickness comparable to the thickness of the thin dielectric, which is a barrier oxide provided between a nitride layer and the silicon substrate. The nitride layer also acts as the protective material. BRIEF DESCRIPTION OF THE DRAWINGS Figs. 1A, 1B, and 1C are cross-sectional views illustrating a prior-art process flow for removing oxides of different thickness in a CMOS process. Fig. 2 is a cross-sectional view illustrating the actual surface resulting from the oxide etch step of the structure shown in Fig. 1B. Figs. 3A, 3B, 3C, and 3D are cross-sectional views illustrating a process flow, in accordance with the present invention, for removing oxides of different thickness in a CMOS process. Fig. 4 is a histogram of Edge QBD measurements for the structures resulting from the process flows of Figs. 1A, 1B and 1C and Figs. 3A, 3B, 3C and 3D. Fig. 5 is a histogram of Surface QBD measurements for the structures resulting from the process flows of Figs. 1A, 1B and 1C and Figs. 3A, 3B, 3C and 3D. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to the oxide removal method illustrated by the cross-sections of Figs. 1A, 1B, and 1C, since the etch rate of silicon dioxide in 10:1 HF is nominally 325Å/minute, the 2700Å thick N-well oxide 14 requires a 12 minute etch (which allows for manufacturing variations in exact thickness and etch rates). Since the barrier oxide 12 is only 400Å thick, the silicon substrate over the P-well 20 unfortunately receives an over-etch of 10.75 minutes, representing an over-etch of 860%. We have found that a prolonged over-etch of the silicon surface at any process step prior to the growth of a thin oxide severely damages a silicon surface, thereby degrading the integrity of any subsequently grown thin oxide. Fig. 2 shows the surfaces 16 (over the P-well 20) and 18 (over the N-well 22) actually resulting from the oxide etch of the structure shown in Fig. 1B. P-well surface 16 shows micro-roughness, due to the tremendous over-etch experienced by this surface 16. In contrast, N-well surface 18 is free from significant over-etch effects, since the etch was timed for complete removal of the N-well oxide 14, with only the customary nominal over-etch (to assure complete removal of the N-well oxide 14). Excess time in an HF etch increases the micro-roughness and allows the P-well surface 16 to attract more particles and heavy metals. In subsequent process steps, thin gate oxides are grown from the P-well surface 16 to form N-channel transistors (not shown) and, for some product types, to form tunneling oxides (not shown) between N-type implanted regions (not shown) and a polysilicon layer (not shown). The presence of contaminant particles and heavy metals can cause defects in these oxide layers, which adversely affect the manufacturing yields. Figures 3A to 3D are cross-sections of a portion of a CMOS structure at various steps in a process which reduces substantially the amount of over-etch of the P-well surface, thereby improving the quality of subsequently grown thin oxides. The practical implication of the process used to form the structures of Figs. 3B to 3D is the improvement of manufacturing yields and product quality. Fig. 3A, which is identical to Fig. 1A, shows in cross-section a portion of a device structure immediately after N-well oxidation. N-well oxide 14 is nominally 2700Å thick, having been grown to this thickness by a previous high temperature drive-in step for diffusing and activating the N-well implant (not shown) to form N-well 22. Nitride 10 covers the P-well 20 to prevent the implantation of the n-type dopant into the P-well 20, as well as to prevent the growth of any subsequent oxide over the P-well 20 during the N-well oxidation. Nitride layer 10 is typically 920Å thick. Rather than next removing the nitride layer 10 as shown in Fig. 1B, only a portion of the N-well oxide 14 is now removed. This is accomplished by a 6 minute 10:1 HF dip etch that removes approximately 2000Å of the N-well oxide 14. The resulting structure is shown in Fig. 3B. The remaining N-well oxide 115 is approximately 700Å thick. Next, the nitride layer 10 over the P-well 20 is removed with a wet phosphoric acid strip. Barrier oxide 12 covers the P-well 20, and remaining N-well oxide 115 covers the N-well 22, as both provide an etch stop during the nitride removal. Because of the extremely high selectivity of phosphoric acid between nitride and oxide, very little oxide is removed during this etch step. The resulting structure remaining after nitride removal is shown in Fig. 3C. The nominal thickness of barrier oxide 12 is still 400Å, and the nominal thickness of remaining N-well oxide 115 is 700Å. Lastly, a 3 minute 10:1 HF dip is performed to remove the barrier oxide 12 and the remaining N-well oxide 115 together. Since the thicknesses of the two oxides are comparable, an etch step sufficient to remove the thicker oxide will not subject the surface beneath the thinner oxide to substantial over-etching. The barrier oxide 12 is subjected to a total etch time of 3 minutes, rather than 12 minutes as in the process of Figs. 1A to 1C, which reduces the over-etch from 860% to only 144%. Naturally, the over-etch time can be further reduced by reducing the thickness of remaining N-well oxide 115 to be closer to, or even less than, the thickness of barrier oxide 12. Fig. 3D shows the resulting structure remaining after the above mentioned oxide etch step. P-well surface 116 shows much less micro-roughness, due to the significantly reduced amount of over-etch experienced by this surface. The structure shown in Fig. 3D typically is subject to an RCA clean prior to subsequent oxide growth. If care is taken, the RCA clean will not appreciably damage the P-well surface 116 and N-well surface 18. Suitable RCA clean techniques are described in "Dependence of Thin Oxide Quality on Surface Micro-Roughness" by T. Ohmi, et. al., IEEE Transactions on Electron Devices, Vol. 39, Number 3, March 1992. Generally, in structures having oxides of different thickness over substrate regions in which gate or tunnel oxides are to be formed, the thicker oxides are converted to oxides having thickness comparable to the thickness of the thin oxide. Preferably, none of these surface regions is subject to greater than about a two minute over-etch time. In the process of Fig. 3, since barrier oxide 12 typically is in the range of 150-500Å thick and N-well oxide 14 typically is as thick as 6000Å, conversion of the oxide 14 to an oxide 115 of, for example, less than about 1000Å allows for a suitably limited over-etch in the subsequent oxide etch step. To evaluate the effects on oxide quality of subsequently grown oxides over the P-well, as well as to determine if other parameters experienced degradation, devices were fabricated utilizing both the process flow of Figs. 1A to 1C and the process flow of Figs. 3A to 3D. Tunnel oxides for, illustratively, an EEPROM technology were grown to provide a sub-100Å oxide for oxide quality measurements. Quality improvements achieved for this type of oxide can be equally applied to a wide variety of semiconductor devices. Silicon-gate transistors were also fabricated in both the N-well and the P-well to ascertain any effects upon device characteristics. To determine the effects of the process flow of Figs. 3A to 3D on the quality of oxides grown from the P-well surface, both edge QBD and surface QBD measurements were made on structures using a tunnel oxide. QBD ("charge-to-breakdown") is a measure of the time-dependent breakdown characteristic of an oxide layer. It is measured by passing a constant current through the oxide under test (which conducts via Fowler-Nordheim tunneling), and noting the time at which the oxide breaks down electrically. Breakdown occurs due to the trapping of charge within the oxide, thereby gradually raising the -electric field across the oxide until the oxide can no longer withstand the induced voltage. Higher quality oxides will trap less charge over time, and will therefore take longer to break down. The mathematical product of the forcing current times the measured time to breakdown gives rise to a charge value corresponding to the total charge passed through the oxide prior to breakdown. Higher QBD values reflect higher quality oxides. Figure 4 shows a histogram of measurements for the Edge QBD structure, for both the process flow of Figs. 1A to 1C and the process flow of Figs. 3A to 3D. Of significance at first glance is that 16% of the wafers from the process flow of Figs. 1A to 1C (bar 200) produced a zero value for this test, indicating an initial electrical short in the oxide layer with minimal applied voltage. The group of wafers from the process flow of Figs. 3A to 3D had no shorted wafers. Furthermore, the mean value of edge QBD improves from 3.15 to 3.73 coul/cm**2, for a 20% improvement. The sigma of the distributions was also enhanced by a factor of 3.5, representing much better uniformity of the grown oxides. Referring to Fig. 5, an analysis of the surface QBD structure revealed a total elimination of all shorted wafer failures (bar 300) when using the process flow of Figs. 3A to 3D. Additionally, a substantial reduction in the surface QBD distribution was observed (Fig. 3 process flow sigma=1.27 coul/cm**2, versus Fig. 1 process flow sigma = 3.08 coul/cm**2). These improvements represent a startling cost reduction in the production of devices using thin oxides. The process flow of Figs. 3A to 3D yields a higher quality oxide, at lower cost, while producing no known unwanted side effects in N-channel and P-channel transistor characteristics. While the above descriptions reference an EEPROM technology fabricated in a single-tub CMOS technology, the teachings of this disclosure can be advantageously applied to other semiconductor process technologies, particularly processes derived from early LOCOS technology which uses nitride layers to selectively mask oxidation. For example, a twin-tub CMOS technology having an oxide removal method for improvement of subsequently grown oxides is described in the previously referenced application of Fulford et al. While the invention has been described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. For example, the invention is not necessarily limited to any particular transistor process technology, or to any particular layer thickness or composition. Moreover, variations in certain of the process steps can be practiced. For example, rather than stopping the etching of the thick N-well oxide 14 to achieve the remaining N-well oxide feature 115, conversion of the thick N-well oxide 14 may be achieved by removing the oxide 14 entirely and growing a new oxide to the thickness of the N-well oxide feature 115.

Claims: A method for removing a dielectric from the surface of a semiconductor body, wherein the dielectric comprises a thick dielectric region (14) and a thin dielectric region (12), comprising the steps of: providing a protective layer (10) covering the thin dielectric region, the protective layer comprising a material not highly reactive to a dielectric etchant; characterised by reducing with use of a dielectric etchant the thickness of the thick dielectric region to a thickness comparable to the thickness of the thin dielectric, wherein the protective layer masks the thin dielectric region from the dielectric etchant; subsequent to the reduction of thickness step, removing the protective layer; and subsequent to the protective layer removal step, etching the reduced thick and thin dielectric regions together down to respective first (18) and second (116) surfaces of the semiconductor body. A method as claimed in claim 1 wherein during the etching of the reduced thick and thin dielectric regions neither the first surface nor the second surface is appreciably over-etched. A method as claimed in claim 1 or 2 wherein the dielectric comprises an oxide. A method as claimed in claim 1, 2 or 3 wherein the protective layer comprises a nitride layer. A method as claimed in any of claims 1 to 4 wherein the step of reducing the thickness of the thick dielectric region comprises etching the thick dielectric region to a thickness comparable to the thickness of the thin dielectric. A method claimed as in any of claims 1 to 4 wherein the step of reducing the thickness of the thick dielectric region comprises removing the thick dielectric region and then regrowing an oxide over the same region to a thickness comparable to the thickness of the thin dielectric. A method as claimed in any of claims 3 and 4-6 when dependent on claim 3 wherein the thick dielectric region covers an N-well region, the N-well region having been formed prior to the formation of the thick dielectric region. A method as claimed in any of claims 3 and 4-7 when dependent on claim 3 wherein the initial thickness of the thick dielectric region is nominally 2700Å. A method as claimed in any of claims 3 and 4-8 when dependent on claim 3 wherein the thickness of the thin dielectric region is nominally 400Å, and wherein the thickness of the thick dielectric region is nominally 700Å. A method as claimed in any of claims 3 and 4-9 when dependent on claim 3 wherein the reduction of thickness step comprises etching the thick dielectric region for 6 minutes using 10:1 HF, and wherein the step of commonly etching the reduced thick and the thin dielectric regions comprises etching for 3 minutes using 10:1 HF.

Inventors: FULFORD HENRY JIM JR, GARDNER MARK I, HALL STEVEN C, FULFORD, HENRY JIM, JR., GARDNER, MARK I., HALL, STEVEN C.
Applicants: ADVANCED MICRO DEVICES INC, ADVANCED MICRO DEVICES, INC.
Application year: 1993
Main classification: H01L21
IPC codes: H01L21