Signal integration circuit

Abstract: The present invention has an object to provide a signal integration circuit for integrating weighted signal by a simple circuit. The signal integration circuit disclosed here comprising the first MOSFET (T₁) including a drain connected to a power source (V cc ) and a gate connected to a plural number of the first capacitances (C₁-C n ) in parallel; and an input means (WS₁-WS n ) connected to each capacitance; in which each input means comprises; the second MOSFET (T₂) whose source is connected to the first capacitance through a resistance (R₁), which receives an input pulse signal (D₁), and whose gate is grounded through the second capacitance (Cg₃), and the third MOSFET (T₃) whose source is connected to a gate of the second MOSFET (T₂), whose drain is connected to a power source (V cc ), and whose gate receives a pulse signal for setting weight (W i ); a gate of the first MOSFET receiving a reference saw-tooth signal (RP), a source of the first MOSFET grounded through the third capacitance (Cg₁), and an output pulse signal being output from this source of said first MOSFET (T₁).

Description: FIELD OF THE INVENTION The present invention relates to a signal integration circuit effective for weighted integration of signals. BACKGROUND OF THE INVENTION Conventionally, it has been necessary a device comprising a plural number of input to integrate signals, and also necessary a device with a plural number of inputs and different type of devices or libraries corresponding to the number of inputs. Generally a multiplication circuit has been necessary for giving weight and integrating each signal. Realizing it, the structure of the circuit has been complex. SUMMARY OF THE INVENTION The present invention solves the above conventional problems and has an object to provide a signal integration circuit for integrating a weighted signal by a simple circuit. A signal integration circuit according to the present invention controls the threshold of MOSFET by voltage integrated by giving an electrical charge to a parallel capacitance, and generates an output pulse signal by eliminating referential saw-tooth signal with the threshold. Each capacitance is charged by connecting the power source comprising the predetermined voltage to the capacitance synchronous to the input pulse signal. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 shows a circuit embodied the signal integration circuit according to the present invention. Figure 2 shows a circuit of an input module of the embodiment in Figure 1. Figure 3 (a) shows a graph of the relationship between input pulse signal and input module output. Figure 3 (b) shows a graph of the relationship between the referential saw-tooth wave form and threshold voltage. Figure 3 (c) shows a graph of the relationship between the referential saw-tooth wave form and output pulse signal. PREFERRED EMBODIMENT OF THE PRESENT INVENTION Hereinafter an embodiment of the signal integration circuit according to the present invention is described with reference to the attached drawings. In Figure 1, the signal integration circuit connects a plural number of input modules WS1, WS2, ..., WSn to MOSFET ("T1", hereinafter) through parallel capacitances C1, C2, ..., Cn. The drain of T1 is connected to input power source Vcc. The source of T1 is grounded through capacitance Cg1. Voltage Do is generated in the source of T1 according to the voltage of the gate. The referential saw-tooth signal "RP" is input to the gate of T1 through capacitance "Cr". The voltage of the gate of T1 is the same as the summation of the electrical charge from C1 to Cn and Cr. Here, the threshold voltage is assumed to be 0V and RP is the saw-tooth wave form in minus with 0V of the maximum value as in Figure 3 (b). When the voltage of the gate is raised by capacitances from C1 to Cn, the effect is generated same as that the threshold for RP becomes lower. It is shown in Figure 3 (b) with broken line Vt. T1 becomes conductive in the part over Vi. The output of T1 is the output pulse signal Do in Figure 3 (c). As shown in Figure 2, in input module WSi, input pulse signal Di is input to the drain of MOSFET ("T2", hereafter), and the source of T2 is an output terminal of capacitance Ci. The source of T2 is grounded through capacitance Cg2 and resistance R2 in parallel. Charging and discharging electricity on the predetermined time, voltage Vi is generated corresponding to Di. Figure 3 (a) shows an example of the relationship between Di and Vi. Capacitance Cg3, is connected to the gate of T2 for settling gate voltage, to which MOSFET ("T3", hereafter) is connected for charging electricity. Weight settling pulse signal Wi is input to the gate of T3. Cg3 is charged by power source Vcc during the pulse is in high level, consequently, the voltage of the gate of T2 is settled. The voltage of the gate is equivalent to the weight. The speed for charging Cg2 becomes higher because the voltage between the source and the drain of T2 rises corresponding to the voltage of the gate, consequently, the maximum value of Vi rises. When the drain voltage of T2 is 0V, electricity is discharged from the course to the drain. When the constant is appropriate, R2 is not necessary. The above description shows that the signal integration circuit changes the voltage of the threshold of T1 according to the duty ratio of the weight input pulse signal Di, and controls the duty ratio of output pulse signal by it. Therefore, it is possible to output the result of weighted pulse input. As mentioned, the signal integration circuit according to the present invention controls the threshold of MOSFET by voltage integrated by giving electrical charge to a parallel capacitance, generates output pulse signal by eliminating referential saw-tooth wave form with the threshold. Each capacitance is charged by connecting the power source comprising the predetermined voltage to the capacitance synchronous to the input pulse signal. Therefore, it is possible to realize the integration of weighted signal by rather simple circuit.

Claims: A signal integration circuit comprising: a first MOSFET (T 1 ) including a drain connected to a power source (V cc ) and a gate connected to a plural number of a first capacitances (C 1 ...C n C r ) in parallel; and an input means (WS 1 ...WS n ) connected to each capacitance; characterized in that each input means comprises; a second MOSFET (T 2 ), the source thereof being connected to said first capacitance through a resistance (R 1 ), the drain thereof receiving a first input pulse signal (D i ), and the gate thereof being grounded through a second capacitance (Cg 3 ), and a third MOSFET (T 3 ), the source thereof being connected to the gate of said second MOSFET, the drain thereof being connected to a power source (V cc ), and the gate thereof receiving a second pulse signal for setting weight; the gate of said first MOSFET (T 1 ) receiving a reference saw-tooth signal, the source of said first MOSFET being grounded through a third capacitance (Cg 1 ), and the output pulse signal (D 0 ) being output from said source of said first MOSFET (T 1 ).

Inventors: SHOU GUOLIANG, TAKATORI SUNAO, YAMAMOTO MAKOTO, SHOU, GUOLIANG, TAKATORI, SUNAO, YAMAMOTO, MAKOTO
Applicants: SHARP KK, YOZAN INC, SHARP KABUSHIKI KAISHA, YOZAN INC.
Application year: 1993
Main classification: H03K7
IPC codes: H03K5, G06G7, H03K7