Image signal reproducing apparatus

Abstract: The present invention provides an image signal reproducing apparatus, in which code errors are concealed by using only pixel data (a7, b1) corresponding to parts of the pixels of respective two or more adjacent blocks (A, B) both of which are adjacent to a subject block (X) to be concealed in the same frame, to conceal the code errors without disturbing the image even if the image is rapidly moving and all of pixels included in the block are not available.

Description: This invention relates to an image signal reproducing apparatus, and particularly to an apparatus which reproduces a signal transmitted through a transmitting path, such as a magnetic or optical recording medium, or an artificial satellite, and conceals a portion of the signal being impossible to reproduce. An apparatus for recording and reproducing a digital image signal on and from a recording medium, eg. a magnetic tape, is well-known. The fundamental constitution of the digital image signal recording and reproducing apparatus is briefly described as follows. The apparatus converts an input analogue image signal to a digital image signal, or inputs a digital image signal. The digital image signal is encoded to compress an amount of data if necessary. The error correction codes are added to the encoded digital codes, and these codes are shuffled and are arranged in an order according to a predetermined recording format. The arranged codes are recorded on a magnetic recording medium. In a reproducing mode, the apparatus reproduces the arranged codes from the medium and re-arranges the codes from the recording order in an original order. Errors which occur while recording or reproducing the codes are corrected by using the error correction codes. Errors which are impossible to correct are concealed by using data of pixels spatially or temporally adjacent to the pixel to be concealed. For example, such error data are replaced by data corresponding to an average value of pixels positioned in lines above and below the pixel to be concealed in the same frame or field, data of a pixel positioned at the same position in a previous frame, or data of an average value of pixels positioned at the same position in previous and subsequent frames. Hereinafter, it is called an intra-frame interpolation to replace the erroneous data by using only reproduced pixel data being in the same frame, and it is called an inter-frame interpolation to replace the erroneous data by using reproduced pixel data being in other frames. Generally, the intra-frame interpolation has a problem in that it degrades the image resolution, and the inter-frame interpolation has a problem in that it disturbs the image when the image is rapidly moving. Coincidentally, a block-coding system is attracting notice as a high efficiency encoding method. The block-coding system groups a predetermined number of pixels to form a block. Orthogonal transformation, eg. DCT (Discrete Cosine Transform), is carried out for each block as a unit, and transformed coefficients are quantized and encoded. Such a block-coding system is known to achieve a high compression rate. However, if an error occurs which is impossible to correct, all of the reproduced pixel data in a whole block are not available and a two-dimensionally continuous area of pixels must be replaced. Accordingly, it is difficult to maintain the resolution of the image when using intra-frame interpolation. US-5150210 describes an apparatus for restoring an image from which a block has been lost by performing an interpolation operation for the pixels of the entire block, based on the pixel data from two adjacent blocks. This method involves a large number of computations and is therefore time consuming. WO.A.87/02210 describes a process for correcting signals by detecting a defective block and calculating replacement information from a preceding signal or from neighbouring blocks in the same signal. EP-A-0471580 describes an error concealment method wherein images are divided into blocks and blocks containing errors are concealed by using a block from a preceding or succeeding image, or by combining such a block with a block adjacent the error-containing block. Further, the block-coding system might use a variable length coding, and the variable length coding causes code errors to spread over a plurality of blocks. In such case, it becomes more difficult to maintain a resolution of the image by using the intra-frame interpolation. Therefore, the inter-frame interpolation is generally used for interpolating the error codes, for example as shown in Figure 1. In Figure 1, when the block X in the frame #n is impossible to reproduce, pixel data of the block X are replaced by reproduced pixel data of the block A located at the same position as the block X in the frame #(n - 1). However, as described above, the inter-frame interpolation is not appropriate for concealing erroneous codes which represent a rapidly moving image. Accordingly, some form of intra-frame interpolation which makes the degradation of the image inconspicuous is desired. Also coincidentally, adaptive interpolation is known which changes adaptively between the intra-frame interpolation and the inter-frame interpolation according to the motion of the image. However, such an adaptive interpolation system requires provision of a motion detecting circuit which has a large amount of circuitry, and therefore the adaptive interpolation system makes the device large and expensive. One general object with which the invention is concerned is to provide an image signal reproducing apparatus which is able to carry out an improved concealment of the erroneous codes. One particular object with which the invention is concerned is to provide an image signal reproducing apparatus which is able to conceal errors without disturbing the image even if the image is rapidly moving and all of pixels included in a block are not available. An alternative object with which the invention is concerned is to provide an image signal reproducing apparatus which is able to carry out an adaptive concealment of errors without greatly increasing the amount of circuitry required. Code errors are concealed, according to one aspect of the invention, by using pixel data corresponding to some of the pixels of one or more blocks which are adjacent to a subject block to be concealed and are in the same frame. Code errors are concealed, according to another aspect of the invention, by replacing pixel data corresponding to at least some pixels of a subject block to be concealed with pixel data of a block which is adjacent to the subject block in the same frame. Code errors are concealed, according to a yet further aspect of the invention, using pixel data from four blocks which are adjacent to a subject block to be concealed in all directions in the same frame. A code error may be concealed, according to another aspect of the invention by selecting one of concealing pixel data produced by a plurality of error concealing means, each of which is able to produce a concealing pixel data to be used for concealing a given pixel, according to values of the concealing pixel data. An apparatus according to the invention is set out in claim 1 and a corresponding method is set out in claim 12. Other objects of the invention and other aspects of the invention will be apparent from the following description and drawings. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 shows a model for describing a conventional method to conceal an error block composed of a plurality of pixels. Figure 2 is a block diagram which shows schematically an encoding and decoding apparatus embodying the present invention. Figure 3 shows a model for describing a method of dividing pixels into blocks. Figure 4 illustrates the idea of a first embodiment of the present invention. Figure 5 is a block diagram of a circuit which puts the idea of the first embodiment into practice. Figure 6 is a timing chart which shows modelled wave-forms of signals in the circuit of Figure 5. Figure 7 is a block diagram of another circuit which puts the idea of the first embodiment into practice. Figure 8 illustrates the idea of a second embodiment of the present invention. Figure 9 is a block diagram of a circuit which puts the idea of the second embodiment into practice. Figure 10 is a timing chart which shows modelled wave-forms of signals in the circuit of Figure 9. Figure 11 is a block diagram of another circuit which puts the idea of the second embodiment into practice. Figure 12 is a timing chart which shows modelled wave-forms of signals in the circuit of Figure 11. Figure 13 is a block diagram of an error concealing circuit concerned with a third embodiment of the present invention. Figure 14 is a block diagram which shows a middle value detection circuit and a majority circuit shown in Figure 13 in detail. DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS Embodiments of the present invention will now be described by way of example only, with reference to the accompanying drawings. Figure 2 is a block diagram which shows schematically an image signal encoding and decoding apparatus concerned with first through fifth embodiments of the present invention. In Figure 2, a digitized image signal is input from an input terminal 1 and is supplied to an (NxN) blocking circuit 2. The blocking circuit 2 divides all image data into blocks each of which is composed of data corresponding to a number (N times N) of pixels as shown in Figure 3, N being an integer which is 2 or more, and rearranges the image data such that data forming the same block are output from the blocking circuit 2 as a unit. In Figure 3, each of A, B, C, D, ..... J shows a block. The image signal divided into blocks are supplied to a DCT (Discrete Cosine Transform) circuit 3, and are orthogonally transformed to change the data from the spatial domain into data in the spatial frequency domain. The data in the frequency area are quantized in a quantizing circuit 4, and the quantized data are encoded in a variable length encoding circuit 5 to derive a desired transmitting rate for the data. The encoded data are supplied to an error correction code (ECC) encoding circuit 6 for adding parity codes to be used for error correcting. The encoding data and the parity codes are output from an output terminal 7 to a transmitting path 10. The transmitting path 10 may consist of a magnetic recording medium, a path via an artificial satellite, a cable, or the like. In this specification, it is assumed that errors will occur in the transmitting path 10 with a high degree of possibility. The transmitted data are input from a terminal 11 and are supplied to an error correction circuit 12. The error correction circuit 12 corrects errors occurring in the transmitting path 10 by using the parity codes so far as possible. When uncorrectable errors which are impossible to correct in the error correction circuit 12 occur, the error correction circuit 12 outputs an error flag for a block including uncorrectable erroneous data, because, if at least one code in a certain block encoded by a variable length coding is erroneous, all of the decoded data in the block are not reliable. Output data from the error correction circuit are supplied to a variable length decoding circuit 13 and decoded therein. The decoded data are reverse-quantized by the reverse quantizing circuit 14. The reverse-quantized data are supplied to a reverse DCT circuit 15 and are orthogonally transformed to convert the data from the spatial frequency domain back to the spatial domain. An error concealing circuit 18 conceals the unreliable data, that is to say all data composing a block in which an error has occurred, and rearranges the image data such that the order of the image data corresponds to the raster scanning of the monitor by using a frame memory. A detailed circuit of the error concealing circuit 18 will be described later. The output signal of the error concealing circuit is externally output from an output terminal 19 to display the reproduced image by the monitor. The error flag produced by the error correction circuit is supplied to a concealing flag generating circuit 16 which modifies the error flag to produce a concealing flag. The concealing flag corresponds to the order of the image signal output from the error concealing circuit 18. A timing control circuit 17 controls operating timings of the error concealing circuit 18 and the concealing flag generating circuit 16 such that the image signal coincides with the error concealing flag. Figure 4 illustrates an idea for concealing the unreliable block according to a first embodiment of the present invention. In Figure 4, capital letters A, X, B show encoding blocks each of which comprises (8 x 8) pixels, and small letters, a, x, b followed by numbers 1, 2, 3 etc show lines forming the blocks and the image signal. Lines followed by odd numbers are lines in an odd field, and lines followed by even numbers are lines in an even field. Suppose that a block X is impossible to decode and blocks A, B positioned above and below the block X are decodable. According to the idea of this embodiment, data of lines x1 - x4 corresponding to the upper N/2(=4) lines of the block X which is impossible to decode are replaced with data of lines a7, a8 most closely positioned to the uppermost lines x1, x2 of the block X in a common field among lines of the blocks A, B. In short, lines x1, x2, x3, x4 are replaced with lines a7, a8, a7, a8, respectively, as indicated in Figure 4 by x1=a7, x2=a8, x3=a7 and x4=a8. And data of lines x5 - x8 corresponding to lower N/2(=4) lines of the block X are replaced with data of lines b1, b2 most closely positioned to the lowest lines x7, x8 of the block X in a common field. In short, x5=b1, x6=b2, x7=b1 and x8=b2. In this embodiment, it is supposed that the block is composed of (8 x 8) pixels, only data of vertically adjacent three lines in the common field are output as the same data. Figure 5 is a block diagram of the error concealing circuit 18 shown in Figure 2 according to the first embodiment. In Figure 5, the decoded data output from the reverse DCT circuit 15 are input to an input terminal 101, and are written in a frame memory 104. Timing signals generated by the timing control circuit 17 are input to an input terminal 102, and are supplied to an address control circuit 105. The address control circuit 105 outputs a write enable signal and a write address signal which are shown by W in Figure 5 according to the image signal divided into the blocks, and outputs a read enable signal and a read address signal which are shown by R in Figure 5 according to the order corresponding to the raster scanning. Accordingly, the frame memory outputs the rearranged image data. The rearranged image data are directly supplied to a terminal #1 of a switching circuit 112 and are delayed by one horizontal scanning period (one-line period) of the image data by delay circuits 106, 107, 108, 109. The output data of the delay circuits 106, 107, 108, 109 are supplied to respective terminals #2, #3, #4 and #5. The address control circuit 105 further outputs a line phase signal which indicates a phase of each line of the image data output from the frame memory 104. In other words, the line phase signal indicates to which line the image signal relates in the same field. The actual line phase signal is shown in Figure 6 (b). For example, line-phases of the lines x1, x3, x5 and x7 are p1, p2, p3, p4 in the odd field respectively, and line phases of the lines x2, x4, x6 and x8 are p1, p2, p3, p4 in the even field respectively. On the other hand, the error concealing flag produced by the concealing flag generating circuit 16 is input from an input terminal 103, and indicates whether or not data read out from the frame memory 104 is in an unreliable block. The error concealing flag is shown in Figure 6 (a). A selection circuit 110 outputs a line selection signal depending on the error concealing flag and the line phase signal. The line selection signal indicates one of the terminals #1 - #5 to be available for concealing unreliable data as shown in Figure 6 (c). For instance, when dependable data are read out from the frame memory 104, the line selection signal indicates the terminal #3. The line selection signal is delayed by a delay circuit 111 for two horizontal scanning periods. Therefore reliable data are always delayed for two horizontal scanning periods, and are output to an output terminal 113 via the terminal #3. In other words, the line selection signal is delayed according to a path through which reliable data are transmitted. Depending on the above-mentioned constructions, the image data concealed according to the idea illustrated in Figure 4 are output from the output terminal 113. The idea illustrated in Figure 4 is also able to be put into practice by controlling addresses applied to the memory for read-out of data. Figure 7 is a block diagram of a circuit which is able to put the idea of the first embodiment into practice by such way. Input terminals 201, 202 and 203 shown in Figure 7 receive signals the same as signals received at the input terminals 101, 102 and 103 shown in Figure 5. The frame memory 204 consists of a random access memory and is controlled by a write control signal (W) composed of a write enable signal and a write address signal and a read control signal (R) composed of a read enable signal and a read address signal. An address control circuit 205 works similarly to the address control circuit 105 shown in Figure 5 to rearrange the image data. An offsetting circuit 206 operates based on the line phase signal and the concealing flag such that an offsetting signal is produced according to the line phase signal for replacing all lines of the block X with data of lines a7, a8, bl, b2 as shown in Figure 4. The off-setting signal is supplied to an adding circuit 207 and is added to the read address signal produced by the address control circuit 205. The output signal of the adding circuit 207 is input to the frame memory 204 as a signal for controlling the read address thereof. Table 1 shows relations between the line phases x1 - x8 in the block X and the offsetting extents provided by the off-setting signal when the concealment is executed and not. LINE PHASES NOT CONCEAL (NORMAL) CONCEAL x1 0 -(8j+2) x2 0 -(8j+2) x3 0 -(8j+4) x4 0 -(8j+4) x5 0 8k+4 x6 0 8k+4 x7 0 8k+2 x8 0 8k+2 In the Table 1, j and k indicate numbers of blocks between the block to be concealed and reliable blocks to be used for concealing in upper and lower directions. For example, when the blocks A, B to be used for concealing are adjacent to the block X to be concealed as shown in Figure 4, both of j and k are zero. It is described above by using Figure 7 that the actual circuit of the error concealing circuit controls the read address of the frame memory. Needless to say, however, that a circuit controlling the write address is also able to execute the concealment the same as the circuit shown in Figure 7. Needless to say, also, that only odd or even numbers are used for the line phases in the Table 1, and the extents of offsetting become halved when the frame memory 204 is replaced with a field memory. Figure 8 illustrates an idea to conceal an unreliable block according to a second embodiment of the present invention. In Figure 8, the same numbers are attached to elements similar to the elements shown in Figure 4. Suppose again that the block X is impossible to decode, that is, the unreliable block, and the blocks A, B positioned upper and below the block X are decodable. The number G of upper special lines and the number H of lower special lines are specified 2 respectively, and data of the most upper G(=2) special lines x1, x2 and data of the lowest H(=2) special lines x7, x8 are simply replaced with data of lines a7, a8 and b1, b2 respectively which the closest lines to the block X in the blocks A, B. All the rest of the lines in the block X, in short lines x3 -x6, are linearly interpolated by using the data of lines a7, a8, b1, b2. In detail, the lines x1, x2 corresponding to the uppermost G lines among the lines x1 to x8 of the unreliable block X are replaced with the lines a7, a8 which are closest to the lines x1, x2 among the lines of the block A in a common field. In short, formulas x1=a7, and x2=a8 apply. Further, the lines x7, x8 corresponding to the lowest H lines are similarly replaced with the lines b1, b2 which are closest to the lines x7, x8 among the lines of the block B in the common field. In short, formulas x7=b1 and x8=b2 apply. The remaining [N - (G + H)] (=4) lines x3 to x6 are replaced with data which are computed according to a linear interpolating method in respective fields by using the data of the uppermost lines x1, x2 replaced with the data of lines a7, a8 and the data of the lowest lines x7, x8 replaced with the data of lines b1, b2. In short, in odd fields, formulas x3 = [2(a7) + b1]/3 and x5 = [a7 + 2(b1)]/3 apply and, in even fields, formulas x4 = [2(a8) + b2]/3, and x6 = [a8 + 2(b2)]/3 apply. Figure 9 is a block diagram of the error concealing circuit 18 shown in Figure 2 to which the second embodiment is applied. In Figure 9, the same numbers are attached to elements similar to the elements shown in Figure 5. The image data rearranged according to the raster scanning are read out from the frame memory 104 the same as in the circuit shown in Figure 5, and are supplied to an interpolation coefficient multiplying circuit 126 and serially connected delay circuits 120 to 125. The rearranged data are delayed by one-line period by each delay circuit 120 to 125. The output data of the delay circuits 121, 122, 123 are supplied to respective terminals #3, #4, #5 of a switching circuit 134, and the output data of the delay circuits 120, 124, 125 are supplied to interpolation coefficient multiplying circuits 127, 130, 131 respectively. When the reliable data are read out from the frame memory 104, the switching circuit 134 outputs data supplied to the terminal #4 which are delayed for three-lines period. The multiplying circuits 126, 127, 130, 131 multiply by 1 / 3 , 2 / 3 , 2 / 3 , and 1 / 3 , respectively. Output data of the circuit 126 are added to output data of the circuit 130 by an adding circuit 128, and output data of the circuit 127 are added to output data of the circuit 131 by an adding circuit 129. The output data of the adding circuits 128, 129 are supplied to respective terminals #1, #2 of the switching circuit 134. The line phase signal shown in Figure 10(b) is produced by the address control circuit 105 and the error concealing flag shown in Figure 10 (a) is input from the input terminal 103 the same as the circuit shown in Figure 5. A selection circuit 132 outputs a line selection signal indicating one of the terminals #1 - #5 as shown in Figure 10 (c) depending on the error concealing flag and the line phase signal. The line selection signal is delayed by a delaying circuit 133 for three horizontal scanning periods which is as same as the period for delaying the reliable data. Thanks to the above-mentioned construction, the unreliable image data are concealed according to the idea shown in Figure 8. For example, when the unreliable image data in the lines x1, x3, x6, x8 are supplied to the terminal #4, the switching circuit 134 selects respective terminals #5, #1, #2, #3 and the data a7, [2(a7) + b1]/3, [a8 + 2(b2)]/3, b2 are output from the output terminal 113. Figure 11 shows a block diagram of a circuit which is able to put the idea of the second embodiment into practice by controlling the reading address of the frame memory. In Figure 11, the same numbers are attached to elements similar to the elements shown in Figure 7. The rearranged image data read out from the frame memory 204 are supplied to a terminal #1 of a switching circuit 215. When reliable data are read out from the frame memory 204, the switching circuit 215 selects the terminal #1 as follows and outputs the data read out from the memory 204 directly. An offsetting circuit 210 produces an offsetting signal based on the line phase signal and the concealing flag. A Table 2 shows relations between the line phases x1 to x8 in the block X and the offsetting extents, when the concealment is executed and not. LINE PHASES NOT CONCEAL (NORMAL) CONCEAL x1 0 - 2 x2 0 - 2 x3 0 6 x4 0 6 x5 0 4 x6 0 4 x7 0 2 x8 0 2 The adding circuit 207 adds the offsetting signal to the read address signal produced by the address control circuit 205, and supplies an output signal to the frame memory 204 as a read address control signal. According to the Table 2, the frame memory 204 reads the data of lines a7, a8, b1, b2, b1, b2, b1, b2 instead of the data of lines x1 to x8, when the block X is unreliable. On the other hand, a switching control circuit 211 produces a switching control signal for switching between a mode in which reliable data are output without concealing or unreliable data are merely replaced with the reliable data, and a mode in which the unreliable data are replaced with the interpolated data. A timing chart shown in Figure 12 shows relations between the concealing flag (a), the line phase signal (b) and the switching control signal (c). Switching circuits 212, 215 are switched by the switching control signal for switching the above-mentioned two modes. A delay circuit 213 is directly connected to an output terminal of the frame memory 204 via the terminal #1 of the switching circuit 212 unless interpolation is being performed, and delays the signal read out from the memory for one horizontal scanning period. On the other hand, the delay circuit 213 repeatedly outputs the data of the same line which is the last line before starting the interpolation via the terminal #2 of the switching circuit 212. In short, the data of line x1 or line x2, which are already replaced with the data of line a7 or line a8, are repeatedly output from the delay circuit 213 while the interpolation is being executed. And, while the delay circuit 213 is outputting the data of line a7 or a8, the frame memory 204 repeatedly outputs the data of line b1 or b2, which replace the data of line x7 or x8, according to the Table 2. An interpolation circuit 214 is controlled by the line phase signal such that the computing coefficients to be used for linear interpolation are changed according to the line phase. A Table 3 show relations between the line phases and the output value of the interpolation circuit as interpolative data. In the Table 3, x1, x2, x7 and x8 mean the data of the lines x1, x2, x7 and x8 replaced with the data of the lines a7, a8, bl, b2, respectively. LINE PHASES LINEAR INTERPOLATIVE DATA x3 [x1+2(x7)] / 3 x4 [x2+2(x8)] / 3 x5 [2(x1)+x7] / 3 x6 [2(x2)+x8] / 3 When a field memory is used instead of the frame memory 204, needless to say, only odd or even numbers are used for the line phases in the Table 2 and the Table 3 and the extent of offsetting shown in the Table 2 becomes halved. Figure 13 is a block diagram of an error concealing circuit according to a third embodiment of the present invention. Two embodiments have already described for concealing the unreliable block, however it depends on the image, which method is suitable to prevent the degradation of the image. Also, it is possible that the conventional method described by using Figure 1 is most effective for blocks positioned in a still image. Therefore, many adaptive concealments, which adaptively change a concealing circuit or method between some circuits or methods, have already proposed. However, most of them have a large amount of hardware because they have a motion detecting circuit. One aspect of the third embodiment is to accomplish an adaptive error concealing circuit without using a motion detecting circuit. In Figure 13, an input terminal 401 receives the image data output from the reverse DCT circuit 15 shown in Figure 2, an input terminal 402 receives timing signals generated by the timing control circuit 17 shown in Figure 2, and an input terminal 403 receives the error concealing flag produced by the circuit 16 shown in Figure 2. The image data are supplied to three error concealing circuits 18A, 18B, 18C which are different from each other. It is possible that three of the particular concealing circuits described above are used as the circuits 18A, 18B, 18C. It is also possible that an error concealing circuit using conventional inter-frame interpolation is used as one of the circuits 18A, 18B, 18C. In an example, the circuit shown in Figure 5 is used as the circuit 18A, the circuit shown in Figure 16 is used as the circuit 18B, and a circuit including inter-frame interpolation is used as the circuit 18C. Each of the error concealing circuits outputs the image data which are rearranged according to the raster scanning and are composed of the reliable image data and the image data replacing the unreliable image data. The image data output from the circuits 18A, 18B, 18C are supplied to respective delay circuits 404, 405, 406 and a memory 412 in parallel. The memory 412 rearranges the order of the image data again such that each blocks of the image data are consecutively output therefrom. A middle value detecting circuit 408 detects one of the image data having a middle value among the three image data for each pixel. The result of the detection is supplied to a majority circuit 409. The majority circuit 409 makes a decision which indicates which block has the most image data having the middle value, and outputs a deciding signal composed of two bits which indicates one of the error concealing circuits 18A, 18B, 18C for each block of the image data such that the one of the error concealing circuits which outputs the most image data of the middle value is used for each block. The deciding signal is supplied to a memory 413 to be rearranged according to the raster scanning. The rearranged deciding signal output from the memory 413 controls a switching circuit 410. Accordingly, image data output from one of the delay circuits 404, 405, 406 is output from the switching circuit 410 to an output terminal 411 as the most suitable data. When three image data replacing the unreliable data are prepared, the data having a middle value makes an error concealment which is least messy. The delay circuits 404, 405, 406 compensate for delays in the circuits 408, 409 and the memories 412, 413. Figure 14 is a block diagram which shows one example of detailed circuits of the middle value detecting circuit 408 and the majority circuit 409 shown in Figure 19. In Figure 14, three image data relating to the common pixel are simultaneously supplied to terminals 501, 502, 503. Each of subtracting circuits 504, 505, 506 makes a subtraction between two of the three image data received at input terminals 501, 502, 503. The output values of the subtracting circuits 504, 505, 506 are supplied to respective discriminating circuits 507, 508, 509. The discriminating circuits 507, 508 and 509 discriminate that the output values of the subtracting circuits 504, 505 and 506, respectively, are zero, negative, or positive and output discriminating signals, each composed of two bits, which indicate the discrimination result. A decoder 510 receives three discriminating signals composed of six bits and is able to decide which data has a middle value between the three image data received at the input terminals 501, 502, 503. The decoder 510 outputs a selection signal indicating one of the three image data which has the middle value, such that the selection signal is "1 0 0" when the image data input from the terminal 501 has the middle value, the selection signal is "0 1 0" when the image data input from the terminal 502 has the middle value, and the selection signal is "0 0 1" when the image data input from the terminal 503 has the middle value. First, second, and third bits of the selection signal are supplied to respective counters 511, 512, 513 to be counted. These counters are reset by a pulse signal indicating boundaries of the block, and count the image data having a middle value in data sequences received at the respective input terminal 501, 502, 503 every period corresponding to one block. Latch circuits 514, 515, 516 latch counted values of respective counters 511, 512, 513 and maintain the counted values for the period corresponding to one block. Each of three subtracting circuits 518, 519, 520 makes a subtraction between two of three values latched by the latch circuits 514, 515, 516. The output values of the subtracting circuits 518, 519, 520 are supplied to respective discriminating circuits 521, 522, 523. The discriminating circuits 521, 522, 523 discriminate that the output values of the subtracting circuits 518, 519, 520 are zero, negative, or positive respectively, and output discriminating signals of two bits each which indicate the discrimination results. A decoder 524 receives these discriminating signals composed of six bits and outputs a selection signal indicating which has the largest value among the latched values. The selection signal is to be used for selecting the error concealing circuit. In Figure 14, each decoder 510, 524 can be composed of a look-up-table circuit consisting of a read-only-memory (ROM). According to the construction shown in Figure 14, the most suitable circuit for concealing each block is selected from among the three error concealing circuits 18A, 18B, 18C on the basis of output values thereof. Such a construction does not tend to increase an amount of hardware, because the construction does not need the motion detecting circuit. And, the circuit described with reference to Figure 13 and Figure 14 can output sufficiently good data for replacing the unreliable data. Such an idea, that one of the data for concealing the unreliable data is selected depending on values thereof, can be applied to an error concealing system which can replace each unreliable pixel in units of one pixel, as well as an error concealing system replacing each unreliable block in units of one block. As mentioned above, when the idea that interpolative data are selected depending on values of a plurality of interpolative data is adopted, an amount of hardware for the adaptive error concealing circuit is much decreased relative to the circuit using a motion detecting circuit. It is easily understandable that the embodiments described above are efficient to solve the problems described in the summary of the invention. However, the present invention is not limited by the embodiments, and the embodiments are able to be modified within the scope of the appended claims.

Claims: An image signal reproducing apparatus, comprising: (a) reproducing means (12 - 15) for reproducing an image signal transmitted through a transmitting path, the image signal comprising blocks each of which comprises pixel data corresponding to a predetermined number of pixels; and (b) error concealing means (18, 18A) for concealing a subject block including a code error; characterised in that the error concealing means uses only pixel data corresponding to a subset of the pixels of the or each of at least one block adjacent to the subject block in the same frame, and in that said error concealing means comprises means for replacing (104-112, 120-123, 132-134) at least some pixels of the subject block by copying pixel data from the subset of the pixels. An apparatus according to Claim 1, wherein said error concealing means replaces all pixel data of the subject block by copying pixel data from the subset of the pixels. An apparatus according to Claim 1, wherein said error concealing means replaces pixel data corresponding to some pixels of the subject block with respective ones of said pixel data corresponding to said subset of the pixels of at least two adjacent blocks situated on opposite sides of the subject block, and replaces codes corresponding to remaining pixels of the subject block with codes produced by a linear computation using said pixel data corresponding to said subset of the pixels of the adjacent blocks. An apparatus according to Claim 3, wherein the computation is a linear computation using pixel data of at least two pixels positioned on opposite sides of the subject block. An apparatus according to Claim 4, wherein the pixel data produced by the linear computation maintain only one-dimensional linearity with respect to pixel data of surrounding pixels. An apparatus according to Claim 4, wherein the pixel data produced by the linear computation maintain two-dimensional linearity with respect to pixel data of surrounding pixels. An apparatus according to any preceding claim, wherein said subset of the pixels are positioned closer to the subject block than remaining pixels in the adjacent respective blocks. An apparatus according to claim 1, further comprising a second concealing means (18B) for concealing the subject block and selection means (410) for selectively using said error concealing means and said further concealing means. An apparatus according to claim 8, further comprising a third concealing means (18C) which is prepared for concealing the subject block and selection means (410) for selectively using said error concealing means or said second and third concealing means on the basis of pixel data produced by said error concealing means and said second and third concealing means. An apparatus according to Claim 9, wherein said selection means (410) selects one of said error concealing means and said second and third concealing means for each block as a unit. An apparatus according to Claim 9 or 10, wherein said selection means (410) compares pixel data produced by said error concealing means and said second and third concealing means for replacing pixel data of the subject block for each pixel, detects pixel data having a predetermined ranking among the compared data, and decides which concealing means is to be used for the subject block by choosing the one with the pixel data of the predetermined ranking. An image signal reproducing method, wherein an image signal comprising a number of blocks of pixel data each corresponding to a predetermined number of pixels is transmitted through a transmitting path to a reproducing means, and image signal blocks containing code errors are concealed by replacing pixel data in error-containing blocks with substitute data derived from pixel data of blocks adjacent thereto, characterised in that the substitute data for at least some of the pixels of the error-containing block are obtained by copying only pixel data corresponding to a subset of the pixels of the at each of at least one block adjacent to the error-containing block in the same frame. An image signal reproducing method according to claim 12, characterised in that substitute pixel data for pixels adjacent the edge of an error-containing block are copied from pixel data of a pixel of an adjacent block, and substitute pixel data for pixels in a central region of an error-containing block are derived from a linear interpolation between pixel data in adjacent blocks on opposite sides of the error-containing block.

Inventors: FUJII AKIO, ISHII YOSHIKI, SHIMOKORIYAMA MAKOTO, FUJII, AKIO, ISHII, YOSHIKI, SHIMOKORIYAMA, MAKOTO, FUJII, AKIO, C/O CANON KABUSHIKI KAISHA, ISHII, YOSHIKI, C/O CANON KABUSHIKI KAISHA, SHIMOKORIYAMA, MAKOTO, C/O CANON KABUSHIKI KAISHA
Applicants: CANON KK, CANON KABUSHIKI KAISHA
Application year: 1993
Main classification: H04N5
IPC codes: H04N7, H04N5