Video signal memory equipment

Abstract: The invention relates to a video signal memory equipment comprising a FIFO memory for storing video data of video signals, and a control unit for controlling writing and reading in the FIFO memory, wherein the control unit receives a horizontal synchronizing signal of video signal in video data writing action, writes a specified number of video data from the beginning of video data of brightness signals of the horizontal scanning period sequentially into the FIFO memory, and reads out the specified number of video data upon every input of horizontal synchronizing signal, in video data reading action, in the written sequence as video data of that horizontal scanning period, thereby storing and producing the video data of video signals, whereby video data of each horizontal scanning period of video signals are continuously written into the FIFO memory by every specified number of pieces from the beginning, and are read out by every specified number of pieces upon every input of horizontal synchronizing signal, and hence the video data of video signals can be read out by dividing in every horizontal scanning period, and therefore the address generating device for dividing the data in every horizontal scanning period is not needed in this video signal memory equipment.

Description: The present invention relates to a method for storing a video signal using a first in first out (FIFO) memory for storing video data and a control unit for controlling a writing and reading of video data. Recently, various effects are realized on the screen by signal processing of video information. In this case, the means for storing once the video signal in the memory, and then processing the stored video information is widely employed. Signal processing of video information is generally done on the video data sampling the video signal by the clock synchronized with the burst signal clock, that is, the clock locked in burst signal clock. After detecting the starting point of video signals of one field or frame by the input of a vertical synchronizing signal, the starting point of each horizontal line of luminance signals is detected by the successive input of horizontal synchronizing signals, and from that moment the luminance signals are sequentially sampled by the clock locked in burst signal clock to obtain the image data for one field or frame, and the image data are sequentially written into the memory. In this case, there are standard video signals of which relative positions of vertical synchronizing signals and horizontal synchronizing signals and the signal width are standard as defined by a used broadcasting method, and non-standard video signals, such as video signals reproduced from a video tape recorder. The video signals reproduced from a video tape recorder often become non-standard video signals by operation fluctuations of mechanical elements. The number of video data that can be obtained by sampling the video signals by the clock locked in burst signal clock of 4 fsc (fsc: burst signal clock frequency) varies in a range of about 910 ± 30 in the NTSC system, and 1135 ± 30 in the PAL system,in one horizontal scanning period of non-standard video signals. Therefore, for example, when synthesizing a field or frame and a next field or frame, or when synthesizing a field or frame of non-standard video signals on a field or frame of standard video signals, since the number of data in the horizontal scanning period varies between two fields or frames, the video data do not correspond to each other correctly. Fig. 7 is a schematic diagram in which video data of one field or frame of non-standard video signals fluctuating in the interval of horizontal synchronizing signals are sequentially written into a memory, the number of video data in one horizontal scanning period is 910, which are sequentially read out, and caused to correspond to the video data of one field or frame of standard signals of which number of video data in one horizontal scanning period is 910 in all cases. As known from the diagram, when video data are processed between two fields or frames, an effect of horizontal synchronizing signal waveform appears in the image, and a defect is formed on the image. To solve such problem, by using the means for dividing the video data in every horizontal scanning period, writing into the memory and reading out in every horizontal scanning period, as shown in Fig. 7 (b), every video data is reproduced so as to correspond to the original positions sampled in the horizontal scanning period. To realize such video signal memory equipment, the means for dividing the video data in every horizontal synchronizing signal by the address, writing into the memory and reading out is employed. The conventional video signal memory equipment performing in such manner is explained below. Fig. 6 is a block diagram of constitution of a conventional video signal memory equipment using the field memory for input and output of data by address. In the diagram, numeral 6 is an address generating circuit for generating writing or reading address of a field memory 7 on the basis of an input horizontal synchronizing signal, and 7 is a field memory for writing or reading data according to the address. Thus composed video signal memory equipment operates as follows. The address generating circuit 6 generates addresses in the Y-axis direction (Y-addresses) corresponding to the numbers of the horizontal scanning periods, and addresses in the X-axis direction (X-addresses) corresponding to the numbers of video data on the horizontal scanning period, and a set of Y-address and X-address is produced as address q to the field memory 7 by parallel data of plural bits. For example, supposing the Y-addresses in each horizontal scanning period to be Y1, Y2, ..., and the X-addresses of each video data in the horizontal scanning period to be X1, X2, ..., the address generating circuit 6, after detecting the start of video signal of one field or frame by the input of a vertical synchronizing signal, with Y-address being Y1, counts up the X-address from X1 to X2, ... sequentially by every clock from the input moment of the horizontal synchronizing signal, while the field memory 7 sequentially writes the video data of a horizontal scanning period according to the address. The address generating circuit 6 returns the X-address to X1 at the input moment of a next horizontal synchronizing signal, and starts to count up X1, X2, ..., and with the Y-address being Y2, the field memory 7 writes sequentially the video data of the horizontal scanning period according to the address. In this way, the video data for one field or frame are written into the field memory 7. When reading out the video data stored in the field memory 7, the address generating circuit 6 counts up the Y-address from Y1 to Y2, ... on every input of horizontal synchronizing signal, and at every Y-address, moreover, the X-addresses are generated sequentially as X1, X2, ..., and the field memory 7 produces the image data in each horizontal scanning period according to the address. In this way, by writing and reading the video data of each horizontal scanning period by dividing the video data in every horizontal scanning period, as shown in Fig. 7 (b), a displayable video picture is reproduced so that the video data being readout corresponds to the sampling rate of each horizontal scanning period, and corresponds to the video data of standardized video signals. In such conventional constitution, however, the address generating circuit 6 is necessary, and many connection pins are needed in order to transmit the address q, which resulted in a large circuit size. From Patent Abstracts of Japan, Vol. 016, No. 240(E.1211) & JP-A-04 048 884 a storage circuit is known comprising a 1H FIFO memory and a circuit for generating a start signal. The storage circuit is employed for plural kinds of CCDs using only one start signal for starting the storage and reading of data of one line. It is hence a primary object of the invention to solve the problem by presenting a method for storing a video signal in a memory equipment having a small circuit size. The above-mentioned problem is solved by the technical teaching contained in claim 1. The method for storing video signals operates as follows. In the FIFO memory, the video data of luminance signals in each horizontal scanning period of video signals are sequentially written by the specified number of picture elements from the beginning, and a specified number of picture elements is read out from the written sequence of video data in every horizontal synchronizing signal. Therefore, in the video signal memory equipment of the invention, a sufficient quantity of video data can be stored from the beginning of luminance signals of each horizontal scanning period, and the video data can be divided and read out in every horizontal scanning period. At the same time, the circuit size can be reduced because the address generating circuit is not used. Needless to say, it can be applied to the NTSC and PAL television systems only by changing the number of video data to be stored. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram showing a constitution of an embodiment of a video signal memory equipment of the invention. Fig. 2 is a block diagram showing a constitution of a control unit in an embodiment of the invention. Fig. 3 is a timing chart showing a memory action of video signal memory equipment according to an embodiment of the invention. Fig. 4 is a block diagram showing a constitution of an embodiment of a noise reducing circuit using a video signal memory equipment according to the invention. Fig. 5 is a block diagram showing a constitution of an embodiment of a character display processing circuit using a video signal memory equipment according to the invention. Fig. 6 is a block diagram showing a constitution of a conventional video signal memory equipment. Fig. 7 is a schematic diagram showing the corresponding relation of video data of standard video signals and video data of non-standard video signals. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig. 1 is a block diagram showing a constitution of an embodiment of a video signal memory equipment according to the method of the invention. In the diagram, numeral 1 denotes a control unit for controlling the writing and reading actions of FIFO memory 2, and it receives, in data writing action, a horizontal synchronizing signal h, and produces a control signal s to the FIFO memory 2 as write enable pulse in synchronism with the horizontal synchronizing signal h, thereby controlling that the number of data of one horizontal scanning period to be written in the FIFO memory 2 represents a specified number, and receives, in data reading action, a horizontal synchronizing signal h, and produces a control signal s to the FIFO memory 2 as read enable pulse in synchronism with the horizontal synchronizing signal h, thereby ensuring that the number of data to be read out in every horizontal scanning period represents a specified number; and number 2 is the FIFO memory for writing the data sequentially, and producing the data in the written sequence by the control of the control unit 1, and it receives a vertical synchronizing signal v to reset it to be set in the first address of writing or reading, receives a control signal s as write enable pulse and read enable pulse, and writes or reads the data sequentially at every clock CK while the signal s is in active state. In this embodiment, one picture element of video data is supposed to be composed of  bits. Fig. 2 is a block diagram showing a constitution of the control unit 1 in Fig. 1. In the diagram, numeral 3 denotes an adder for adding up the number of bits  per video data upon every output pulse of a D-flip-flop 5, and indicating the final bit of the final video data to be recorded or read out in synchronism with the horizontal synchronizing signal, and 4 is a counter for starting counting up from a specified set value upon every input of horizontal synchronizing signal h, and counting up to the full count, and it stops when counting up to the full count, and is reset by the input of next horizontal synchronizing signal to start counting up again from the set value, and one count thereof corresponds to one picture element of video data. Numeral 5 denotes a D-flip-flop (D-FF) for shaping the waveform of the output of the counter 4 by a clock CK, 6 is an RS-flip-flop (RS-FF) for producing a control signal s, and 7 is a register for storing the set value preliminarily according to the television system. The set value is a numerical value for limiting the number of picture elements of video data in one horizontal scanning period, and in this embodiment it is specified so that the number of counts from the set value to the full count counted by the counter 4, i.e., (the full count number - set value) may be equal to the number of picture elements of video data. Meanwhile, as shown in Fig. 7 (b), since the range of the horizontal direction actually seen on a screen ("active video") is narrower than the horizontal scanning period of video signals, the number of picture elements of video data to be stored is set to be larger than the number of picture elements of video data being in the visible range, and smaller than the number of picture elements of video data of standard video signals. In this constitution, the video signal memory equipment according to the invention operates as follows. First, the memory action is explained. Initially, the counter 4 is in reset state, and the set value is determined as the initial value of the count when reset. By the input of a horizontal synchronizing signal, the RS-FF 6 becomes active, and its output, i.e., the control signal s also becomes active, while the counter 4 starts to count up from the set value. On the other hand, the FIFO memory 2 receiving the control signal s as write enable signal continues to write video data in bit units sequentially in every clock CK from the moment the control signal s becomes active. In this process, the D-FF 5 shapes the waveform of the output Q of the counter 4 by the clock CK, and sends out to the adder 3, and the adder 3 adds up the specified number of bits  per video data in every one count, and when the counter 4 reaches the full count and stops counting, and the added total reaches the numerical value corresponding to the final bit of the final video data, a carry signal is sent to the RS-FF 6, and the control signal s is made negative. At this moment, the FIFO memory 2 is set in disabled state for writing, and writing of video data is stopped. As a result of this operation, the video data of a specified number of pieces from the beginning of the horizontal scanning period are sequentially written into the FIFO memory 2, and the subsequent remaining video data are not written into the FIFO memory 2. Fig. 3 is a timing chart showing this operation. The waveform A shown in Fig. 3 (a) is a waveform of a luminance signal of a non-standard video signal, and, although not shown, the video data by sampling the waveform A by the clock locked in burst signal clock is formed correspondingly to the waveform A. The numeral given to the axis of abscissas of the waveform A represents the number of picture elements of video data in every horizontal scanning period. The waveform B shown in Fig. 3 (b) shows the video signal waveform in a range of the number of picture elements of video data reaching from the beginning of a horizontal scanning period to the specified value. The waveform in Fig. 3 (c) shows a write and read enable pulse by the control signal s, which is giving the FIFO memory 2 the period of writing and reading action of video data. This operation is repeated upon every input of each horizontal scanning period, and the video data for the portion of one field or frame are continuously written into the FIFO memory 2. The output action of the video data is explained. Suppose the video data stored in the FIFO memory 2 is read out in synchronism with the horizontal synchronizing signal of a certain video signal. The FIFO memory 2 receives the vertical synchronizing signal of the video signal, and the FIFO memory 2 is set at the first address. Every time the control unit 1 receives a horizontal synchronizing signal, the counter 4 starts counting up from the set value, and, same as in writing action, the control signal s is delivered as being active from the beginning of a horizontal synchronizing signal until the count value reaches the full count and reaches the final bit of the specified number of picture elements of video data. The FIFO memory 2 receives this control signal s as a read enable pulse, and sends outs video data sequentially in bit units in synchronism with the clock CK, so that a specified number of video data may be delivered in the written sequence at every horizontal synchronizing signal. By repeating this action in every horizontal synchronizing signal, the video data for one field or frame portion is read out as being divided in every horizontal synchronizing signal. Thus, according to the embodiment of the invention, the video data of video signals are divided in every horizontal scanning period and written into the FIFO memory, and read out in the sequence corresponding to the sampling points in each horizontal scanning period, and moreover by the use of the FIFO memory, neither address generating circuit nor multiple address transmission lines should be required. The foregoing description relates to non-standard video signals, but the same holds true, of course,with standard video signals. Application examples using the video signal memory equipment of the invention are briefly described below. Fig. 4 is a block diagram showing a constitution of a noise reducing device using the video signal memory equipment of the invention. In the diagram, numeral 31 shows the video signal memory equipment of the invention, 32 is an adder for subtracting, 33 is a multiplier for multiplying the output of the adder 32 by k times, 34 is an adder for subtracting, 35 is an input terminal of video data of video signals, and 36 is an output terminal of video data of video signals. In the shown constitution, at the action start point, video data is not stored yet in the video signal memory equipment 31, and there is no output. Therefore, at the first step, when the video data of a first screen are sequentially fed into the input terminal 35, the video data are sequentially written into the video signal memory equipment 31 without any addition in the adder 34. At the next step, the video data of a next screen are sequentially fed, while the video data are sequentially read out from the video signal memory equipment 31, so that the video data produced from the video signal memory equipment 31 are subtracted from the input video data in the adder 34. In this case, there is a close correlation in image between the video data entered in the adder 32 and the immediately preceding video data delivered from the video signal memory equipment, while there is no correlation in the noise component, and therefore the adder 32 delivers only the noise component by subtraction processing. This output is multiplied by k times by the multiplier 33, and the noise component is subtracted from the input video data in the adder 34, and delivered from the terminal 36. Incidentally, by adding a process of determining the mean of the video signals of n screens, the electric power of noise can be lowered to 1/n, and the amplitude to 1/n 2 . The value of coefficient k in the multiplier 33 is selected in a range of 0 < k < 1, and in the still picture, the noise can be lowered more when k is selected closer to 1, whereas in the moving picture, blurry image can be reduced more when k is selected closer to 0. In the embodiment, since the video data produced by the video signal memory equipment 31 according to the method of the invention corresponds correctly to the position of a field or frame in every horizontal scanning period, its output always matches in the position of a field or frame with the video data entered from the terminal 35, so that effects of horizontal synchronizing signals will not appear in the result of signal processing between screens. Fig. 5 is a block diagram showing a constitution of a character display processing device using the video signal memory equipment according to the method of the invention. In the diagram, numeral 41 is a character display cut-out device for cutting out the character display from the input video data, 42 is the video signal memory equipment, 43 is an image expanding device for receiving video data and expanding the aspect ratio, 44 is an adder for adding the output of the image expanding device 43 and output of the video signal memory equipment, 45 is an input terminal of video data, and 46 is an output terminal of video data. In the constitution shown in Fig. 5, at the first step, the character display cut-out device 41 cuts out the character display according to the input video data, and the video signal memory equipment 42 stores the video data of the character display. At the next step, the image expanding device 43 changes the aspect ratio, for example, from 4:3 to 16:9 on the basis of other input video data, and sends out to the adder 44, while the video signal memory equipment 42 delivers the video data of the stored character display in the adder 44. The adder 44 adds up these video data, overlays the original character display not expanded on the image expanded in the aspect ratio, and produces into the output terminal 46. In this embodiment, too, since the video data produced by the video signal memory equipment 42 corresponds correctly to the position of a field or frame in every horizontal scanning period, the output produces the character display in the initial character display position in every horizontal scanning period of the image expanding device 43.

Claims: Method for storing a video signal using a FIFO-memory (2) for storing video data and a control unit (1) for controlling writing and reading of video data, said control unit (1) generating an enabling signal (s) enabling said writing and reading of said FIFO-memory (2) in response to a horizontal synchronizing signal (h) wherein each enabling period is started in synchronization with said horizontal synchronizing signal (h) characterized in that said FIFO-memory (2) has a capacity of one field or one frame; said control unit (1) generates said enabling signal (s) further in response to a clock signal wherein each enabling period ends after the control unit (1) counts a specified number of picture elements of said video data which have been processed; and said specified number of picture elements of said video data are smaller than the number of picture elements in one horizontal line of said video data. Method for storing a video signal according to claim 1 characterized in that said FIFO-memory is reset to first writing and reading addresses in response to a vertical synchronizing signal (v). Method for storing a video signal according to claim 1 or 2 characterized in that said video data is obtained by sampling a video signal, standard or non-standard, at times defined by the clock, said clock being locked to a burst signal.

Inventors: FUE KOUICHIRO, IZAWA YOSUKE, OKUMURA NAOJI, FUE, KOUICHIRO, IZAWA, YOSUKE, OKUMURA, NAOJI
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1993
Main classification: H04N5
IPC codes: H04N5