Debondable metallic bonding method

Abstract: One or more metallized wiring or chip terminals (8,9) of an electronic device (10), such as an integrated circuit chip or a laser chip, in one embodiment are temporarily bonded to one or more metallized substrate pads of a wiring substrate (10), as for the purpose of electrically testing the electronic device. The composition of the metallized chip terminals is suitably different from that of the metallized substrate pads. The pads and terminals are aligned and electrically connected together with solder located between them under pressure and a temperature above the melting point of the solder. The solder is cooled, and electrical tests of the electronic device are performed by means of electrical access from testing circuitry to the chip terminals through the substrate pads. Then the solder is heated again above its melting point while being immersed in a liquid flux, whereby the liquid solder wets the metallized chip terminals but not the metallized substrate pads, and the device is gently pulled away by mechanical forces (F) from the wiring substrate and is cooled thereafter. This substrate can thereafter be reused for testing other electronic devices that have similarly suitably metallized terminals. In another embodiment, testing can be performed or not as may be desired; and, as for the purpose of chip operation as an integrated circuit or laser, the chip can be allowed to remain permanently bonded to the substrate in the form of a heat-sinking or heat-spreading submount, or it can be allowed to remain only temporarily bonded to the submount and subsequently pulled away from the submount for the purpose of reuse of the submount for another chip.

Description: Field of the Invention This invention relates to methods of bonding and more particularly to methods of metallic bonding one body to another, either permanently or temporarily as may be desired subsequent to the bonding. Such bonding can be used, for example, for the purpose of nondestructive testing of electronic devices, such as semiconductor integrated circuit devices and laser devices, or for the purpose of temporarily or permanently connecting such devices to a heat-sinking or heat-spreading element ("submount") either for testing such devices with the submount or for operating or storing such devices with the submount, or for both such testing and such operating or storing. Background of the Invention A major surface of an electronic circuit device--such as a silicon integrated-circuit chip or wafer, or a laser chip--typically has a two-dimensional array of solder bumps or "balls". Each of these bumps is situated on and contacts a separate metallic I/O (Input/Output) terminal of the chip ("chip terminal"). Quite often it is desired to electrically access each of these devices for testing them prior to their being assembled with a package, in order to avoid the cost of packaging defective devices. Thus, it is also desirable that the testing procedure itself does not destroy the device, i.e., that the testing should be nondestructive. In one conventional nondestructive testing approach, known as "burn-in testing", the devices are tested under conditions of higher electrical and environmental stress--i.e., higher applied voltages and higher ambient temperatures--than would be encountered during normal subsequent operation in the package. Burn-in testing is carried out typically for a time duration in the range of one to ten hours or more. Also, testing for such time durations of electronic devices prior to assembly into packages is also desirable in some other contexts, i.e., in the absence of temperature or electrical stress (or of both). U.S. Patent No. 5,007,163 describes a method of nondestructive burn-in testing in which semiconductor integrated-circuit chips can be tested, one after the other, by means of temporary direct attachment of the terminals of each chip to metallic I/O pads of a testing substrate ("substrate pads"). Testing voltages (including power and ground) are applied to some of the chip terminals ("chip input terminals") via a set of wiring in the substrate connected to a set of the substrate pads ("substrate output pads") while the chip terminals and the substrate pads are pressed together under low presure and while an electrically conductive liquid eutectic joint is formed at room temperature between each of the chip terminals and each of the respective substrate pads. In response to these applied testing voltages, response voltages are developed at other of the chip pads ("chip output terminals"), and these response voltages are measured via another set of wiring in substrate connected to another set of the substrate pads ("substrate input pads"). The eutectic joint remains liquid throughout the electrical testing. Preferably the eutectic is gallium/indium. After the testing has been completed, the chip pads and the substrate pads are pulled apart, and eutectic material residue remaining on the chip terminals and/or the testing substrate pads is removed, for such residue would interfere with proper (multiple) contacts of the terminals of the next chip to be tested with the thus residue-coated substrate pads. A disadvantage of the testing method described in the aforementioned patent is the need for removing any remaining eutectic residue, as well as the undesirably high electrical resistance of the liquid joint during testing. In addition, with or without burn-in or other testing, it is desirable to have a method of bonding a semiconductor integrated circuit device or alternatively a laser device to a heat-sinking or heat-spreading element (submount) and, if desired, subsequently being able to remove the device from the submount, as for the purpose of reusing the submount for supporting another device, or in the alternative, if desired, to allow the device to remain bonded to the submount, as for the purpose of operating the device with the submount but without the need for further processing of the bonding. That is to say, it is desirable to have a method of bonding that can be subsequently temporary or permanent, as is subsequently desired. WO 91/20095 discloses a method in accordance with the preamble of claim 1 and a barrier layer, the prime purpose of which is to prevent the migration intermediate melting point solder towards low melting point solder. This ensures reworkability, i.e. the electronic components can later be separated as the lower melting solder mass would melt prior to the intermediate melting point solder mass. The invention is defined by the method of claim 1. FIG. 1 is an elevational side-view, partly in cross section, of an electronic device to be tested in accordance with a specific embodiment of the invention; FIG. 2 is an elevational side-view, partly in cross section, of a testing device useful for testing electronic devices in accordance with a specific embodiment of the invention; FIGS. 3-6 are elevational side views of various successive stages of testing the device shown in FIG. 1 in accordance with the specific embodiment of the invention. Only for the sake of clarity none of the drawings is to any scale. Detailed Description An electronic circuit device 100 (FIG. 1) is to be tested with the aid of a testing device (or testing substrate) 200 (FIG. 2). The electronic device 100 is formed by a silicon integrated-circuit chip 10 that has a pair of localized input and output chip wiring terminals 8 and 9, respectively, both preferably of aluminum. Each of these wiring terminals 8 and 9 is metallized with similar, if not identical, chip terminal metallizations 16 and 17 (FIG. 3), respectively, formed by successive metallization layers, terminated by lead-tin solder layer 15, as known in the art. For example, localized adhesive layers 11, preferably of titanium or chromium, intervene between each of the wiring terminals 8 and 9 and each of codeposited localized chromium-copper layers 12, the chromium component being non-wettable. Localized wettable layers 13, preferably of copper, intervene between each of the codeposited layers 12 and each of the localized capping layers 14, preferably of gold or tin (since tin forms a sufficiently good protective capping metal for copper, at least in conjunction with a lead-tin solder). Finally, evaporated localized lead-tin solder layers 15 are located on each of the capping layers 14. Typically the lead-tin solder has a composition of approximately 95 percent Pb - 5 percent Sn by weight. The metallization layers 11, 12, 13, and 14 form input and output chip terminal metallized regions 16 and 17 (FIG. 3), respectively, and these layers can be formed by means of successive standard sputtering to thicknesses that are known in the art. The testing device 200 (FIG. 2) has a pair of localized metallized output and input substrate wiring pads 21 and 22, respectively, located on a top surface of a ceramic substrate 20. Each of the wiring pads 21 and 22 is preferably made of aluminum or copper (if copper, then an adhesive layer, such as sputter-deposited titanium or chromium, intervenes between the substrate 20 and each of the wiring pads 21 and 22). Moreover, each of the wiring pads 21 and 22 is connected through wiring layers (not shown) located on the substrate 20 that extend, respectively, to metallic contacts for enabling attachment of external circuitry thereto (not shown), and thus for enabling electrical access from the external circuitry to the wiring pads 21 and 22. Each of the substrate wiring pads 21 and 22 is metallized by a separate metallic barrier layer 23--such as sputter-deposited tungsten, tantalum, molybdenum, or titanium. And (if titanium is not used for the barrier layers 23), on each of the barrier layers 23 there is located a separate metallic adhesive layer 24, such as sputtered titanium. Finally, capping layers 25, typically gold or tin, protect the metallizations of the wiring pads 21 and 22. The barrier layers 23, the adhesive layers 24, and the capping layer 25 form output and input substrate wiring pad metallized regions 31 and 32 (FIG. 4) for the output and input wiring pads 22 and 23, respectively. In order to perform a desired burn-in testing of the electronic circuit device 100 (or in order to electrically access the device 100 for any other desired purpose), this device 100 is placed in a chamber (not shown) and is advantageously kept clean by means of a reducing gas ambient under a pressure of approximately 15 Pascal. This ambient can be, for example, formic acid vapor, carbon monoxide, or forming gas (in decreasing order of preference). The chamber is heated to a temperature T=T 1 that is sufficient to melt the lead-tin solder layers 15, whereby they form solder balls 18 and 19 (FIG. 3). Typically, this temperature T 1 is equal to approximately 342°C, the melting point of the Pb-Sn solder being approximately 318°C. The testing substrate 200 is also placed in the chamber. The temperature of the chamber is then reduced to T=T 2 , where T 2 is typically equal to approximately 250°C, still with the reducing gas ambient under pressure, in order to solidify the solder balls 18 and 19, and at the same time to keep them softened. In the chamber, the circuit device 100 is upside-down (FIG. 3)-- i.e., is "flipped"--and its solder balls 18 and 19 are aligned and brought into direct physical contact with the substrate pad metallized regions 31 and 32, respectively (FIG. 4). The temperature T is then raised to a value higher than the melting temperature of the solder balls, typically to approximately 340°C or more, whereby the solder balls 18 and 19 (FIG. 4) become melted and thus become compressed, typically merely by the weight of the electronic device 10, into flattened solder balls 51 and 52, respectively (FIG. 5). Thus the (vertical) thickness of the solder is reduced from H to h, while the flattened solder balls 51 and 52 wet the surface of the substrate pad metallized regions 31 and 32. In this way, relatively large-area electrical contacts are obtained not only between each of the flattened solder balls 51 and 52, respectively, and each of the chip terminal metallized regions 16 and 17 but also between each of the flattened solder balls 51 and 52, respectively, and each of the substrate pad metallized regions 31 and 32. Thus, desirably relatively low electrical resistance is obtained from each of the chip terminals 8 and 9, respectively, to each of the substrate wiring pads 21 and 22. The temperature in the chamber is then reduced, typically to room temperature. The desired electrical access to the chip 10 for testing (or other purpose) is achieved by external electrical testing (or other) circuitry (not shown) electrically connected (to and) through the output and input wiring pads 21 and 22, through the substrate pad metallized regions 31 and 32, respectively, and thus through the flattened solder balls 51 and 52, respectively, through the chip terminal metallized regions 16 and 17, respectively, through the chip input and output wiring terminals 8 and 9, respectively, and hence to the circuitry (not shown) of the integrated circuit chip 10. After the desired electrical testing has been completed, the reducing gas ambient is removed from the chamber and the flattened solder balls 51 and 52 are immersed in a liquid flux such as a mixture of polyethylene glycol and rosin. The polyethylene glycol preferably has a molecular weight of 400 or 600. Tensile forces F (FIG. 6) are applied to the chip 10 and to the substrate 20 sufficiently to gently pull them apart while the flattened solder balls 51 and 52 are heated to a temperature that is higher than the melting temperature of the solder, that is, to a temperature of typically approximately 340°C. As a consequence, melted solder balls 61 and 62 form in a less flattened shape, as indicated in FIG. 6, because the melted solder does not wet--i.e., dewets--the surfaces of the substrate pad metallized regions 31 and 32, while the melted solder does wet the surfaces of the chip terminal metallized regions 16 and 17. Thus, as shown in FIG. 6, while the flattened solder balls 51 and 52 are contiguous with substantially the entire bottom surfaces of the chip terminal metallized regions 31 and 32, respectively, and with substantially the entire bottom surfaces of the substrate pad metallized regions 16 and 17, respectively; and while the melted solder balls 61 and 62 are contiguous with substantially the entire bottom surfaces of the chip terminal metallized regions 16 and 17, respectively--the melted solder balls 61 and 62 are not contiguous with the entire top surfaces of the substrate pad metallized regions 31 and 32. In this way, after the electronic device 100 has been completely pulled away (not shown) from the testing device 200, there will be no undesirable amount of residue of the solder that remains on any of the substrate wiring pad metallized regions 31 and 32. Thereafter, testing of other chips (not shown), one after the other, can be performed, using the same steps as above and the same testing device 200. Although the invention has been described in detail in terms of a specific embodiment, various modifications can be made without departing from the scope of the invention. For example, other metallizations of the substrate wiring pads 21 and 22, as well as of the chips wiring terminals 8 and 9, can be used in combination with other high-boiling-point (above approximately 220°C) liquid fluxes, such as a "Fluoroinert" mixed with rosin. Moreover, the device 100 can be a laser device to be tested; that is to say, the chip 10 can be a laser chip to be tested while it is mounted on a diamond or other submount in accordance with the above-described metallizations. Each such laser device which fails the test is then removed from the submount by the above-described nondestructive mechanical pulling in the presence of the heated liquid flux and is discarded, whereas the submount is thus recovered and can be reused for supporting another laser device. Alternatively, the device is never removed from the submount but is allowed to remain bonded to it and operated with it intact. As a further alternative, subsequent to the bonding the laser device is stored or operated with the submount and at any desired time thereafter the device, whether or not operative, is removed from the submount (while immersed in the heated liquid flux), and the submount is thus recovered for use as a submount for another device--for example, in case the design of the device becomes outmoded or the device becomes surplus. Also, testing need not be performed with any particular mounted device: the testing can be performed with a sampling of one or more of a group of devices, or with none of them, or with all of them, as desired. In the case of the laser device, there can be as few as a single output substrate pad 21 and no substrate input pad at all, and at the same time as few as but a single input chip wiring terminal 8 and no output chip wiring terminal at all. The metallization of the substrate pad can be the same as described above in detail for testing the silicon integrated circuit chip 10. The laser device is typically a gallium arsenide or indium phosphide based device, and the laser chip's wiring terminal is typically a germanium ohmic contact that is metallized, for example, by the following successive metallic layers: a chromium or titanium adhesive layer, a tungsten barrier layer, a codeposited layer of tungsten with nickel tin, a nickel tin wetting layer, a composite gold-tin layer formed by alternating layers of gold and tin--advantageously at least three gold and two tin layers. This composite gold-tin layer, together with the gold capping layer 25 located on the substrate wiring pad metallization, advantageously has an overall eutectic composition. Instead of the foregoing metallization, the laser chip wiring terminal can be metallized by successive layers of the following: titanium, platinum, gold, and gold-tin solder, or of the following: titanium, nickel, and multiple alternating layers of gold and tin as described above; and at the same time the barrier layer of substrate pad metallization can be either tungsten, molybdenum, or tantalum. It should also be understood that other metallizations can be used for metallizing either the silicon integrated circuit chip terminals or the laser chip terminal(s), as well as the substrate pads, so long as the above-described required wetting-dewetting asymmetry between the respective metallizations results when they are melted in the liquid flux and the tensile forces F are applied. Also, instead of lead-tin solder, other solders can be used such as gold-tin, gold-germanium, or gold-silicon. It should be further understood that the temporary bonding of this invention can be used for purposes other than electrical testing, such as bonding, followed by debonding if desired, of battery contacts.

Claims: A method of temporarily bonding a first set of one or more localized metallized regions (16 and 17, respectively) on a set of wiring terminals (8 and 9, respectively) of a first device (100), each of the localized regions having a first device metallization (12,13,14,15), to a separate one of a second set of one or more metallized regions (31 and 32, respectively) located on a set of pads (21 and 22, respectively) of a second device (200), each of the localized regions of the second set having a second metallization (23,24,25) that is different from the first metallization, the steps of said method comprising (a) forming a separate solder ball (18,19) on at least one of the metallized regions of the first set; (b) bringing each such solder ball into contiguity with an exposed surface of a separate one of the metallized regions of the second set; (c) heating each such solder ball to a first temperature that is higher than its melting point, whereby each solder ball becomes melted and thus becomes compressed into a flattened solder ball; (d) cooling each flattened solder ball to a temperature that is below the melting temperature of the solder, characterised by the steps of (e) immersing each flattened solder ball in a liquid flux that facilitates wetting the first but not the second device metallization by the solder; (f) heating each solder ball to a second temperature that is higher than the melting point of the solder, whereby the solder becomes melted solder, the first and second metallizations having different first and second compositions, respectively, such that solder in the presence of the liquid flux at the second temperature wets each of the metallized regions of the first set but does not wet the metallized regions of the second set; and (g) mechanically pulling apart the first device from the second device while the solder balls are thus melted and thus immersed in the liquid flux. The method of claim 1, further CHARACTERIZED IN THAT the first set of metallized regions are localized metallized regions (16,17) on a set of wiring terminals (8,9) of a first device (100) and the second set of metallized regions are localized metallized regions (31,32) on a set of pads (21,22) of a second device (200). The method of claim 2, further CHARACTERIZED IN THAT the first set of metallized regions are formed by a method comprising the steps of co-depositing a chromium-copper layer (12) overlying the wiring terminals (8,9), depositing thereon a copper layer (13), and depositing thereon a gold or a tin layer (14), and the second set of metallized regions are formed by a method comprising the step of: depositing a tungsten layer, a tantalum layer, a molybdenum layer, or a titanium layer (23) overlying the pads (21,22). The method of claim 3, further CHARACTERIZED BY, between steps (a) and (b), the step of heating the solder ball or balls to a temperature sufficient to soften, but not melt, the solder ball or balls.

Inventors: KATZ AVISHAY, LEE CHIEN-HSUN, TAI KING LIEN, KATZ, AVISHAY, LEE, CHIEN-HSUN, TAI, KING LIEN
Applicants: AT & T CORP, AT&T CORP.
Application year: 1993
Main classification: B23K1
IPC codes: H05K3, G01R1, H01L21