Field effect transistor

Abstract: A polycrystalline silicon film (65) which is to be a channel is in trench (53) provided in a main surface (52) of a silicon substrate (51). A gate insulating film (63) is on the periphery of a polycrystalline silicon film (65). A gate electrode (61) is on the periphery of gate insulating film (63). A silicon oxide film (59) is on the periphery of gate electrode (61). A source/drain film (57) is on the periphery of silicon oxide film (59). A silicon oxide film (53) is on the periphery of source/drain film (57). A source/drain film (67) is electrically connected to polycrystalline silicon film (65). Source/drain film (57) is electrically connected to polycrystalline silicon film (65). Since polycrystalline silicon film (65) extends along the depth direction of trench (53), a channel length can be sufficient to prevent a short channel effect. Also, compared to the case in which an epitaxial layer is used as a channel, since polycrystalline silicon film (65) is used as a channel, a time required for manufacturing the device can be shortened.

Description: Field Effect Transistor The present invention relates to a field effect transistor according to the preamble of claim 1 and, more particularly, to a field effect transistor used in a Static Random Access Memory (hereinafter referred to as "SRAM"). A SRAM is a RAM in which information is stored as long as voltage is supplied. Compared to a DRAM (Dynamic Random Access Memory), the SRAM does not need a refresh circuit and is excellent at a high speed operation. Fig. 36 is a schematic diagram of an equivalent circuit of the SRAM. An inverter 1 and an inverter 3 constitute a flipflop circuit. An access transistor 5 has one of source and drain connected to the flipflop circuit at a connection portion B, and the other of source and drain connected to a BL. An access transistor 7 has one of source and drain connected to the flipflop circuit at a connection portion A, and the other of source and drain connected to a /BL. A memory cell is formed of inverters 1, 3 and access transistors 5, 7. A WL is connected to the gates of access transistors 5, 7. Writing operation for storing a state of "H" will be described. First, BL is set in an "H" state, and /BL is set in an "L" state. A voltage is applied to WL, so that access transistors 5, 7 are turned on. Since BL is in an "H" state, connection portion B is also in an H" state. Also, since /BL is in an "L" state, connection portion A is in an "L" state. The voltage applied to WL is then removed so that access transistors 5, 7 are turned off. Connection portion B is in an "H" state and therefore connection portion A is brought into an "L" state through inverter 3. Also, connection portion A is in an "L" state and therefore connection portion B is brought into an "H" state through inverter 1. Thus, connection portion B is held in an "H" state, and connection portion A is held in an "L" state. Next, reading operation will be described. A voltage is applied to WL so that access transistors 5, 7 are turned on. Since connection portion B is in an "H" state, BL is brought into an "H" state. Since connection portion A is in an "L" state, /BL is brought into an "L" state. However, the difference between the voltage of an "H" state and the voltage of an "L" state is not so large. A sense amplifier compares the voltage of BL and the voltage of /BL in order that determination is made without fail that BL is in an "H" state. As a result, determination is made that the voltage of BL is larger than the voltage of /BL. Since the voltage of BL is larger than the voltage of /BL, BL should be in an "H" state. Therefore, it can be seen that "H" is stored in this memory circuit. The inverters will be described. Fig. 37 is a schematic diagram of an equivalent circuit of inverter 1. 9 denotes a PMOS transistor and 11 an NMOS transistor. When V in is in an "H" state, PMOS transistor 9 is held off, NMOS transistor 11 is held on, and V out is in an "L" state. Conversely, when V in is in an "L" state, PMOS transistor 9 is held on, NMOS transistor 11 is held off, and V out is in an "H" state. Fig. 38 is a schematic diagram of an equivalent circuit when an output of inverter 1 is connected to an input of inverter 3 and an input of inverter 1 is connected to an output of inverter 3. The circuit forms a flipflop circuit. Inverter 3 includes a PMOS transistor 13 and an NMOS transistor 15. 25 denotes a gate electrode of PMOS transistor 13. 21 denotes a gate electrode of access transistor 7. 17 denotes a gate electrode of NMOS transistor 11. As can be seen from Fig. 38, a memory cell of the SRAM comprises two PMOS transistors and four NMOS transistors. If all these transistors are formed on the same plane, that is, the main surface of a silicon substrate, an integration density decreases. Therefore, the PMOS transistors are located above the NMOS transistors. Fig. 39 is a sectional view of a memory cell of the SRAM. The same reference characters as those in Fig. 38 denote the same portions. Access transistor 7 and NMOS transistor 11 are formed on a main surface 24 of a silicon substrate 22. Access transistor 7 includes a gate electrode 21 and source/drain regions 19, 23 in silicon substrate 22 with a space therebetween. 17 denotes a gate electrode of NMOS transistor 11. A source/drain of NMOS transistor 11 is not shown in this figure. 35 denotes a field oxide film. An interlayer insulating film 33 is formed on gate electrode 17. A gate electrode 25 is formed on interlayer insulating film 33. A polycrystalline silicon film 31 is formed to cover gate electrode 25. A portion of polycrystalline silicon film 31 facing gate electrode 25 is a channel region 28. A channel region 28 is interposed between source/drain regions 27, 29 in polycrystalline silicon film 31. Polycrystalline silicon film 31 and gate electrode 17 are electrically connected to a source/drain region 19. Fig. 40 is a plan view of PMOS transistor 13 shown in Fig. 39. 25 denotes the gate electrode, and 27, 29 denote source/drain regions. A method of manufacturing PMOS transistor 13 shown in Fig. 39 will be described. The same reference characters as those in Fig. 38 denote the same portions. As shown in Fig. 41, a polycrystalline silicon film is formed on interlayer insulating film 33 using a low pressure CVD (Chemical Vapor Deposition) method. The polycrystalline silicon film is patterned to form gate electrode 25 using photolithography and etching. As shown in Fig. 43, a gate insulating film 37 is formed on gate electrode 25 using the low pressure CVD method. A polycrystalline silicon film 31 is formed on gate insulating film 37 using the low pressure CVD method. As shown in Fig. 43, a resist 39 is formed on polycrystalline silicon film 31. Resist 39 is subjected to predetermined patterning. BF 2 is implanted into polycrystalline silicon film 31 using resist 39 as a mask. As shown in Fig. 44, resist 39 is removed. Boron of BF 2 is properly diffused in polycrystalline silicon film 31 through heat treatment, so that source/drain regions 27, 29 are formed. 28 denotes the channel region. L 1 +L 2 +L 3 is a channel length. Channel lengths tend to become shorter as integration density of an SRAM increases. If a channel length is short, a short channel effect which causes deterioration of characteristics of a field effect transistor is produced. A field effect transistor shown in Fig. 45 was devised in order to solve the problem. The field effect transistor is disclosed in "A 0.5µm BiCMOS Technology for Logic and 4M bit-class SRAM's", pp. 425-428, IDEM 89. A gate electrode 47 of a transistor 44 is embedded in trench 41 formed in a semiconductor substrate 40 and an epitaxial layer 42. A source/drain region 43 is formed in epitaxial layer 42. Source/drain region 45 which is an N + embedded layer is formed in silicon substrate 40. Field effect transistor 44 has a channel region formed in the depth direction of trench 41. L indicates a channel length. Gate length L can be sufficient to prevent a short channel effect in field effect transistor 44 if the thickness of epitaxial layer 42 is increased. Transistor 44 shown in Fig. 45 is manufactured by forming source/drain region 45 in semiconductor substrate 40, subsequently forming epitaxial layer 42 on semiconductor substrate 40, and forming trench 41 in epitaxial layer 42. Forming an epitaxial layer takes time, and time required for manufacturing transistor 44 increases. From US-A-4 686 552 a field effect transistor according to the preamble of claim 1 is known. This field effect transistor is used as an access transistor for a memory cell. It is an object of the invention to solve the problems of the conventional transistors, in particular to provide a field effect transistor which can be manufactured in a shorter period of time and has a structure in which a short channel effect can be prevented, and particular the prevention of the short channel effect can be further enhanced. This object is solved by a field effect transistor having the features of claim 1. Preferred developments are given in the subclaims. The first polycrystalline silicon film which is to be a channel is formed in the hole portion provided in the main surface of the semiconductor substrate. Since the first polycrystalline silicon film extends along the depth direction of the hole portion, the channel length can be sufficient to prevent a short channel effect. Since the first polycrystalline silicon film serves as a channel, the channel can be formed using the CVD method and the like. Therefore, compared to the case in which an epitaxial layer is used for a channel, the device can be manufactured in a shorter period of time. The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a sectional view of a field effect transistor. Figs. 2 through 15 are sectional views of a silicon substrate showing respective steps of a method of manufacturing the field effect transistor of Fig. 1. Fig. 16 is a sectional view of a field effect transistor. Figs. 17 through 20 are sectional views of a silicon substrate showing respective steps of a method of manufacturing the field effect transistor of Fig. 16. Fig. 21 is a sectional view of an embodiment of a field effect transistor according to the invention. Fig. 22 is a schematic diagram of an equivalent circuit of a memory cell of an SRAM using the field effect transistor of the embodiment according to the invention. Fig. 23 is a schematic plan view of the memory cell of the SRAM shown in Fig. 22. Fig. 24 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining a corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 25. Fig. 25 is a schematic plan view of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 24. Fig. 26 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 27. Fig. 27 is a schematic plan view of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 26. Fig. 28 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 29. Fig. 29 is a schematic plan view of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 28. Fig. 30 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 31. Fig. 31 is a schematic plan view of the memory cell of the SRAM in use for explaining the relationship between Figs. 22 and 23, and corresponds to Fig. 30. Fig. 32 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 33. Fig. 33 is a schematic plan view of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 32. Fig. 34 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM for use in explaining the relationship between Figs. 22 and 23, and corresponds to Fig. 35. Fig. 35 is a schematic plan view of the memory cell of the SRAM for use in explaining the corresponding relationship between Figs. 22 and 23, and corresponds to Fig. 34. Fig. 36 is a schematic diagram of an equivalent circuit of the memory cell of the SRAM. Fig. 37 is a schematic diagram of an equivalent circuit of a CMOS inverter. Fig. 38 is a schematic diagram of an equivalent circuit showing details of a flipflop portion of the memory cell of the SRAM shown in Fig. 36. Fig. 39 is a sectional view of one example of a conventional memory cell of an SRAM. Fig. 40 is a plan view of a PMOS transistor 13 shown in Fig. 39. Figs. 41 through 44 are sectional views showing respective steps of a method of manufacturing PMOS transistor 13 shown in Fig. 39. Fig. 45 is a sectional view of another example of a conventional SRAM. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig. 1 is a sectional view of a field effect transistor, used for explaining the invention. Trench 53 is formed in a main surface 52 of a silicon substrate 51. A polycrystalline silicon film 65 which is to be a channel is formed in trench 53. Polycrystalline silicon film 65 which is to be a channel is located in trench 53 and extends along the depth direction of trench 53. A gate insulating film 63 is formed on the periphery of polycrystalline silicon film 65 in trench 53. A gate electrode 61 is formed on the periphery of gate insulating film 63 in trench 53. A silicon oxide film 59 is formed on the periphery of gate electrode 61 in trench 53. Source/drain film 57 is formed on the periphery of silicon oxide film 59 in trench 53. Source/drain film 57 is electrically connected to polycrystalline silicon film 65. Source/drain film 57 is to be a source/drain. A silicon oxide film 55 is formed on the periphery of source/drain film 57 in trench 53. Source/drain film 67 is above main surface 52 and electrically connected to polycrystalline silicon film 65. In this embodiment, channel is surrounded by the gate electrode; however, a gate electrode may be surrounded by a channel. A method of manufacturing the field effect transistor shown in Fig. 1 will be described hereinbelow. As shown in Fig. 2, trench 53 is formed in silicon substrate 51 using photolithography and etching. Trench 53 has a depth L 1 of 1.5µm, a width L 2 of 1.35µm and a length of 0.6µm. A silicon oxide film 55 is formed on main surface 52 of silicon substrate 51, a side surface 58 of trench 53 and a bottom surface 60 of trench 53 using a thermal oxidation method. The thickness of silicon oxide film 55 is 100nm. Polycrystalline silicon film 56 is formed on silicon oxide film 55 using a low pressure CVD method. The thickness of polycrystalline silicon film 56 is 200nm. As shown in Fig. 4, BF 2 is ion-implanted into polycrystalline silicon film 56, and activated in heat treatment, so that source/drain film 57 is formed as shown in Fig. 5. Source/drain film 57 is patterned to a desired shape using photolithography and etching. Referring to Fig. 6, silicon oxide film 59 is formed on source/drain film 57 using the low pressure CVD method. The thickness of silicon oxide film 59 is 100nm. Polycrystalline silicon film 61 having a thickness of 100µm is formed on silicon oxide film 59 using the low pressure CVD method. Polycrystalline silicon film 61 is to be a gate electrode. Silicon oxide film 69 having a thickness of 100nm is formed on polycrystalline silicon film 61 using the low pressure CVD method. Resist 71 is formed on silicon oxide film 69 and subjected to a predetermined patterning. Referring to Fig. 7, silicon oxide film 69 is etched using hydrogen fluoride with resist 71 being a mask. Referring to Fig. 8, polycrystalline silicon film 61 and silicon oxide film 59 are anisotropically etched using resist 71 as a mask to have source/drain film 57 exposed. Referring to Fig. 9, gate insulating film 63 is formed in a thickness of 25nm on gate electrode 61 using the low pressure CVD method. Referring to Fig. 10, resist 73 is formed on the entirety of main surface 52 and subjected to a predetermined patterning. Gate insulating film 63 is etched using resist 73 as a mask, so that source/drain film 57 on the side of bottom surface 60 of trench 53 is exposed. Referring to Fig. 11, a polycrystalline silicon film 65 is formed in a thickness of 150nm on the entirety of main surface 52 using the low pressure CVD method, so that trench 53 is completely filled. Referring to Fig. 12, polycrystalline silicon film 65 is isotropically etched and only polycrystalline silicon film 65 in trench 53 remains. Referring to Fig. 13, polycrystalline silicon film 75 is formed in a thickness of 200nm on the entirety of main surface 52 using the low pressure CVD method. BF 2 is ion-implanted into polycrystalline silicon film 75 and activated in heat treatment, so that source/drain film 67 is formed, as shown in Fig. 14. Referring to Fig. 15, source/drain film 67 is patterned to a desired shape using photolithography and etching. Fig. 16 is a sectional view of a field effect transistor used for explaining an LDD structure. The same reference characters as those in Fig. 1 denote the same portions. The drain film 67 has an LDD (Lightly Doped Drain) structure. That is, source/drain film 67 is formed of a high concentration source/drain region film 77 and a low concentration source/drain film 79. The field effect transistor of the second embodiment according to the invention has the LDD structure, so that a short channel effect can be further suppressed. A method of manufacturing the field effect transistor will be described. Steps are the same as far as the step shown in Fig. 11. The whole surface of polycrystalline silicon film 65 is etched isotropically as shown in Fig. 17. An etching time is controlled so that the depth of groove l 1 is 0.6µm. Referring to Fig. 18, a polycrystalline silicon film 81 is deposited in a thickness of 150nm using the low pressure CVD method. BF 2 is ion-implanted into polycrystalline silicon film 81 and activated in heat treatment, so that low concentration source/drain film 79 is formed. As shown in Fig. 19, the whole surface of low concentration source/drain film 79 is patterned to a predetermined shape by etching. Referring to Fig. 20, a polycrystalline silicon film 83 of a thickness of 200nm is formed on the whole main surface 52 using the low pressure CVD method. BF 2 is ion-implanted into polycrystalline silicon film 83 and activated in heat treatment, so that high concentration source/drain film 77 is formed. High concentration source/drain film 77 is patterned to a shape as shown in fig. 16 using photolithography and etching. Fig. 21 is a sectional view of a field effect transistor of an embodiment according to the invention. A p type field effect transistor 9 and an n type field effect transistor 11 constitute a CMOS (complementary MOS) inverter. The reference character same as those in Fig. 1 denote the same portions. A detailed description of p type field effect transistor 9 is not repeated. n type field effect transistor 11 includes drain region 85 and source region 87 spaced apart from each other in silicon substrate 51. A gate electrode 61 of p type field effect transistor 9 also serves as a gate electrode of n type field effect transistor 11. A silicide film 89 is provided in a junction portion of drain film 57 and drain region 85. Drain film 57 is of p type. Drain region 85 is of n type. Therefore, if drain film 57 and drain region 85 are directly joined, a pn junction is caused and this portion becomes a diode. In order to prevent this, silicide film 89 is provided. Fig. 37 is a schematic diagram of an equivalent circuit of the CMOS inverter. Referring to Figs. 21 and 37, source film 67 is used as a power supply line (Vcc) and a source of p type field effect transistor 9. Polycrystalline silicon film 61 is used as a gate electrode of p type field effect transistor 9 and a gate electrode of n type field effect transistor 11. Drain film 57 is used as a drain of p type field effect transistor 9. Drain region 85 is used as a drain of n type field effect transistor 11. Source region 87 is used as a source of n type field effect transistor 11. Source region 87 is connected to ground. Fig. 22 is a schematic diagram of an equivalent circuit of a memory cell of an SRAM. The memory cell includes access transistors 5, 7 which are n type transistors, a PMOS transistors 9, 13, and NMOS transistors 11, 15. Fig. 23 is a schematic plan view of the memory cell of the SRAM shown in Fig. 22. Fig. 21 is a cross section taken along a line A-A. A corresponding relationship between the schematic diagram of the equivalent circuit shown in Fig. 22 and the schematic plan view shown in Fig. 23 will be described hereinbelow. The portion marked with //// in Fig. 24 corresponds to the hatched portion in Fig. 25. The portion marked with //// in Fig. 26 corresponds to the hatched portion in Fig. 27. The portion marked with //// in Fig. 28 corresponds to the hatched portion in Fig. 29. The portion marked with //// in Fig. 30 corresponds to the hatched portion in Fig. 31. The portion marked with //// in Fig. 32 corresponds to the hatched portion in Fig. 33. The portion marked with //// in Fig. 34 corresponds to the hatched portion in Fig. 35. By using the structure of the field effect transistor according to the invention, it is possible to make a channel length sufficient to prevent a short channel effect and to decrease a time period needed for manufacturing the device. Such a field effect transistor can be manufactured by following the method of manufacturing the field effect transistor according to the invention.

Claims: A field effect transistor formed in a hole portion (53) provided in a main surface (52) of a semiconductor substrate (51), comprising: a first polycrystalline silicon film (65), which is to be a channel, located in said hole portion (53), extending along the depth direction in said hole portion (53), and including a first end portion on the side of said main surface (52) and a second end portion on the side of a bottom of said hole portion (53); a gate electrode (61) located in said hole portion (53), extending along the depth direction of said hole portion (53), facing said first polycrystalline silicon film (65) with a gate insulating film (63) interposed therebetween; and extending above said main surface (52); a first source/drain film (57) located on the periphery of said first polycrystalline silicon film (65) and said gate electrode (61) in said hole portion (53), extending along the depth direction of said hole portion (53), and above said main surface (52) below said gate electrode (61); and electrically connected to said second end portion; a first insulating film (59) located in said hole portion (53) and electrically insulating said first source/drain film (57) from said gate electrode (61); a second insulating film (55) located in said hole portion (53) and electrically insulating said first source/drain film (57) from said semiconductor substrate (51); and a second source/drain film (67) located above said main surface (52) and electrically connected to said first end portion, characterized in that said first source characterized in that drain film (57) is electrically connected to another source/drain region (85) of another field effect transistor (11) formed in said main surface (52), and said gate electrode (61) is electrically connected to another gate electrode (61) of said another field effect transistor (11). The field effect transistor according to claim 1, wherein said second source/drain film (67) has an LDD structure. The field effect transistor according to claim 1 or 2, wherein said gate insulating film (63) is located on the periphery of said first polycrystalline silicon film (65), and said gate electrode (61) is located on the periphery of said gate insulating film (63). The field effect transistor according to one of claims 1 to 3, wherein said first source/drain film (57) extends to a bottom surface of said hole portion (53) and is electrically connected to said first polycrystalline silicon film (65) therein. The field effect transistor according to one of claims 1 to 4, wherein said first source/drain film (57) has a first type conductivity, and said another source/drain region (85) has a second type conductivity. The field effect transistor according to one of claims 1 to 5, wherein said first source/drain film (57) is electrically connected to said source/drain region (85) with a silicide film (89) interposed therebetween. The field effect transistor according to one of claims 1 to 6, wherein said field effect transistor (9) and said another field effect transistor (11) form an inverter. The field effect transistor according to claim 7, which comprises a further inverter, and wherein said inverter and said further inverter form a flip-flop of an SRAM. The field effect transistor according to one of claims 1 to 8, wherein said gate electrode (61) of said field effect transistor (9) and said gate electrode (61) of said another field effect transistor (11) are formed integrally.

Inventors: TSUTSUMI KAZUHITO, TSUTSUMI, KAZUHITO, Tsutsumi, Kazuhito, c/o Mitsubishi Denki K.K. LSI
Applicants: MITSUBISHI ELECTRIC CORP, MITSUBISHI DENKI KABUSHIKI KAISHA
Application year: 1992
Main classification: H01L29
IPC codes: H01L27, H01L29, H01L21