Semiconductor memory and screening test method thereof

Abstract: A semiconductor memory comprises a dynamic type memory cell array (10) arranged to form a matrix and provided with word lines (WL1 to WLm) commonly connected to memory cells (MC) of respective columns and bit lines (BLl through BLn) commonly connected to memory cells of respective rows, a dummy cell section (11) having a first set of dummy word lines (DWL) connected to respective complimentary bit line pairs (BL, /BL) of said memory cell array by way of respective first capacitances (C) and a second set of dummy word lines (/DWL) connected to respective complementary bit line pairs of said memory cell array by way of respective second capacitances (C), a dummy word line potential control circuit (15) capable of optionally controlling the mode of driving selected dummy word lines when said word lines of said memory cell array are activated and sense amplifiers (SAl to SAn) connected to the respective complementary bit line pairs of said memory cell array for reading data from selected memory cells of the memory cell array onto the related bit line.

Description: This invention relates to a semiconductor memory and a method for conducting a screening test on semiconductor memories. In particular, the present invention relates to means for controlling the operation of reading out data from memory cells as well as to a method for conducting a screening test for detecting defective memory cells of semiconductor memories in the state of wafers. The following documents are mentioned in relation to the present invention. EP-A-0 129 651 discloses a large capacity and high speed semiconductor memory comprising static memory cell rows so as to correspond to dynamic memory cell rows in a dynamic memory cell array. Hereby, information is transferred between the static memory cells in the static memory cell rows and corresponding dynamic memory cells and dummy word lines are selected in correspondence to a word line. Further, the dynamic memory cells of the semiconductor memory is arranged in the row and column directions in a matrix manner, word lines are connected in the row direction to the dynamic memory cells in the dynamic memory cell array, bit lines are connected in the column direction to the dynamic memory cells in the dynamic memory cell array, dummy cell sections having groups of capacitors connected between dummy word lines and the bit lines are provided, as well as a dummy word potential control circuit for controlling the mode of driving of the dummy word lines and a sense amplifier row having sense amplifiers for sense-amplifying a potential difference between pad and bit lines. US-A-4 468 759 discloses a method for testing a dynamic random-access memory employing full capacity dummy cells. During probe testing a potential higher than the reference potential is applied to the dummy cells when reading binary zeroes from the memory, and a potential lower than the reference potential is applied to the dummy cells when reading binary zeroes from the memory. Such a testing procedure is able to detect weak cells within the dynamic random-access memory. From the IBM Technical Disclosure Bulletin, Vol. 28, No. 11, April 1986, New York, USA, pages 4792 - 4793, "Signal Margin Test For 4-D, 4-D With Poly Load or 6-D Random-Access Memories", it is known that memory array margins may be determined during the test phase through the utilization of a capacity voltage divider which is programmed by an external voltage source. Furthermore, from IBM Technical Disclosure Bulletin, Vol. 27, No. 6, November 1984, New York, USA, pages 3469 - 3470, "Substrate Voltage, Bump Test for Dynamic RAM Memory Devices", a method for testing the signal margin under manufacturing conditions without the excessive test time of complex patterns is disclosed. Hereby, the substrate voltage can be used to incouple or outcouple voltage to the storage cell. Writing to and reading from the cell is performed at different substrate voltages. First, the cell is written with a given substrate voltage, then the substrate voltage is changed and the cell is read. A negative substrate voltage jump is outcoupling a voltage such that the high level margin of the signal is diminished. A positive substrate voltage jump is incoupling a voltage such that the low level margin of the signal is diminished. This substrate change also effects the dummy cell voltage. However, after the first read address cycle, the dummy cell is restored to the offset voltage. When addressing subsequent word lines, only the storage cell is effected by the substrate voltage change. Although the process of manufacturing semiconductor memories is normally held under rigorous control, certain variances are inevitably observed in the quality of manufactured memories. Variances, if slight, produced in each manufacturing step are added up until the end of the course of processing wafers and the accumulated variances end up as varied performances of the memory cells contained in the manufactured semiconductor memories. Fig. 1 of the accompanying drawings shows a frequency curve of variances in the performance of the memory cells contained in the samples of semiconductor memories which were tested after the completion of wafer processing steps. As seen from Fig. 1, the samples could be divided into three groups. Group (1) represents sound memory cells while group (2) and group (3) respectively represent totally defective memory cells where no data can be written nor read and those that operate only imperfectly although they afford data reading and writing. Manufacturers of semiconductor memories normally conduct a screening test on wafers to sort out defective ones for the first time in the entire manufacturing process at a test step (so called die sort test step) that comes after the completion of wafer processing steps. In the die sort test step, the tip of the needle of the probe card is brought to contact with the pad of the memory chip formed on each wafer in order to provide the chip with electric power, addresses, input data, control signals and other signals necessary for the chip to operate. Then, the wafer is judged for good or bad by measuring the electric current flowing into the needle and the output data and other data coming from the chip and comparing them with respective reference values. While the die sort test comprises a number of test items, they are generally grouped into two categories of (1) current test and (2) operation test. The current test is a test that is carried out first. In this test, the stand-by supply current, the operating supply current and the input pin leakage current will be tested among others for each wafer. When these currents are found within respective specified allowable limits, the chip will be judged as a good one and forwarded to the next test. If it does not meet any of these requirements, however, it is rejected as a defective chip and no further test will be performed on it. Chips that have passed the current test are then subjected to an operation test. This test is aimed to check if their memory cells afford correct data write-in/read-out operations. The operation test normally comprises a number of test items, including the supply voltage, the voltage and timing of input data, the voltage and timing of address data and the data patterns to be written on the memory cells (the combinations of "0"s and "1"s to be written on the memory cell plane), which are combined in many different ways for data write in/read-out operations to see if the data patterns that have been written in the memory cells can be correctly read out. With a conventional die sort test, memory cells of group (2) can be efficiently removed from the product. On the other hand, however, it is rather difficult to detect and reject memory cells of group (3) because of the small amount of data to be read out of them (including the difference of the potentials of the bit line pair for voltage read out and the difference of the currents of the bit line pair for current read out). A variety of screening tests have been proposed and tried to reject memory cells of group (3) at the die sort test step. They may include, among others, a test of operating memory cells with a supply voltage lower (or higher) than the limit values defined in the product specification, a test of operating cells with timing which is more rigorous than the timing defined in the product specification for control signals, addresses and other data and a test where data are given to the memory cell plane in the form of various data patterns (the combinations of "0"s and "1"s of adjacent memory cells). However, any of the known screen tests is not successful in removing memory cells of group (3). Besides, memory cells of group (3) are instable in performance, meaning that they may some times be identified as defective ones while they may be not in other times if a same test is conducted on them for several times. The memory cells of group (3) that have not been rejected in the die sort test should be detected in the final test that will be conducted after they are packaged. The semiconductor memories that are identified as defective in the final test inevitably entail wastes of packaging materials and the cost of the test which are by no means negligible. The problem of being unable to perfectly reject memory cells of group (3) can become very significant in the case of dynamic random access memories (DRAMs) having a large memory capacity and a three dimensional structure of stuck type cells or trench type cells because it is difficult to secure a sufficient cell capacity for such memories and consequently the ratio of defective memories to the total turnout can rise if the stuck type cells and the trench type cells respectively involve imperfect contact of storage nodes and defective trench holes. Now, the configuration and the operation of a typical conventional DRAM will be described by referring to Figs. 2 through 5 of the accompanying drawings that partly illustrate the DRAM. Fig. 2 is a circuit diagram illustrating the configuration of part of the memory cell array MCA of a conventional DRAM and the connection between the memory cell array and the sense amplifiers SAl through SAn. In the circuit diagram of the memory cell array MCA, MC, MC, ... denote respective DRAM cells arranged to form a matrix and WLl through WLm respectively denote word lines commonly connecting the cells MC, MC, ... of the respective rows of the matrix, while BL1, /BL1 through BLn, /BLn respectively denote bit lines commonly connecting the cells MC, MC, ... of the respective columns. DCA denotes a dummy cell section and the dummy cells of this section are connected to the respective bit lines BLl, /BLl through BLn, /BLn on a one by one basis. In the dummy cell section DCA of the circuit diagram, DWL and /DWL denote dummy word lines, While VPL and VDC respectively denote the dummy cell capacitor plate potential and the dummy cell writing potential. The sense amplifiers SAl through SAn are connected to respective complementary bit line pairs (BLl, /BL1) through (BLn, /BLn) to sense amplify the data read out on the bit lines from memory cell of a selected row. Fig. 3 is a circuit diagram for one of the memory cells of Fig. 2. In Fig. 3, Q denotes a MOS transistor for a transfer gate, of which the drain is connected to bit line BLi or /BLi and the gate is connected to word line WLi. C denotes a capacitance for storing data having one of its terminals connected to che source of the transistor Q and the other terminal connected to the capacitor plate potential VPL. Fig. 4 is a circuit diagram for one of the sense amplifiers SAl through SAn. In Fig. 4, EQ denotes a bit line precharge equalizing circuit and VPR and /EQ respectively denote the bit line precharge voltage and a precharge equalizing signal. SN and SP respectively denote an N-channel sense amplifier for sensing the bit line potential and a P-channel sense amplifier for restoring the bit line potential, while /n and p respectively denote an N-channel sense amplifier activation sigral and a P-channel sense amplifier activation signal. Fig. 5 is a grapn showing voltage waveforms of the DRAM of Fig. 2 typically obtained when it operates to read out data. In Fig. 5, Vcc denotes the supply voltage and Vcc/2 denotes the bit line precharge potential, while WL, DWL and /DWL respectively denote the word line of the selected row, the selected one of the dummy word lines and the other dummy word line that is not selected. BL and /BL respectively denote one of the bit lines connected to the cells of the selected row and the other bit line which is complementary to the former bit line BL (and connected to the dummy cell DC selected by the dummy word line DWL). Vn denotes the potential attributable to the coupling noise generated on the former bit line BL through the capacitance between the gate and drain of the cell MC of the selected row when the potential of the word line WL of the selected row rises and Vd denote the potential at tributable to the coupling noise generated on the other bit line /BL connected to the dummy cell DC which is selected as a result of the potential rise in the dummy word line DWL. V1 denote the differential in the signal potential that appears when the "1" data of the selected cell MC is read out on the bit line BL while VO denotes the variation in the signal potential that appears when the "0" data of the selected cell MC is read out on the bit line BL. As DRAMs are made to have a larger capacity and memory cells are highly miniaturized and integrated to consequently reduce the area that can be spared for cells in each memory device, there arises a remarkable tendency of raised threshold voltage and reduced cell capacitance for "1" data due to the substrate bias effect of the cell transistor, making it difficult to write "1" data in the cell to a sufficient level. Consequently, the variation Δvl in the bit line signal potential at the time of reading out "1" data tends to be smaller than the variation ΔvO in the bit line signal potential at the time of reading out "0" data. In other words, the "1" data read out margin (or the sense margin of the bit line sense amplifier) and the "0" data read-out margin come to unbalanced to push up the margin soft error rate of the device. However, a conventional DRAM cannot arbitrarily change the read-out margins of its memory cells for optimization of the margins. In view of the above described circumstances, it is therefore an object of the present invention to provide a semiconductor memory that can solve the problem of the difficulty with which any unbalanced condition of the "1" data read-out margin and the "0" data read-out margin of a conventional semiconductor memory is corrected and which becomes increasingly conspicuous as memory cells are more and more miniaturized and integrated. It is another object of the present invention to provide a method for conducting a screening test on semiconductor memories which is free from the problem of existing similar screening tests of being not able to detect all the defective wafers of the memory cells that operate only imperfectly. According to the invention, the above first object is achieved by providing a semiconductor memory according to the preamble of claim 1 wherein the dummy word line potential control circuit comprises means for controlling a potential level which the dummy word lines can assume, as a function of a dummy word line level control potential applied to the dummy word line potential control circuit, and means, adapted to receive a potential for selecting a dummy word line drive mode out of a number of prearranged dummy word line modes, for selectively switching the dummy word lines between a reference potential ("ground") and the potential level as a function of the potential for selecting a dummy word line drive mode and as a function of which one of the word lines is selected. With a semiconductor memory having a configuration as described above, any unbalanced condition of the "1" and "0" data read-out margins can be corrected without difficulty by controlling the dummy word line potential control circuit. Therefore, an unbalanced condition of the "1" and "0" data read-out margins of the memory cells of a semiconductor memory according to the invention can be corrected along with that of other memories to which it belongs, whenever required as a result of a soft error test conducted on the semiconductor memory in the course of manufacturing if it is selected as a test specimen from the lot. Additionally, the dummy word line drive mode to be used for correcting such an unbalanced condition of a semiconductor memory selected as a specimen from a lot can be semi-permanently maintained if the pad formed on the memory chip is connected to a given potential node in such a manner that the dummy word line drive mode can be selectively determined by the potential of the pad. It may be apparent that the reliability and hence the yield rate of the lot are improved by such an arrangement. According to the invention, the above second object is achieved by providing a method of conducting a screening test on semiconductor memories wherein a control signal is applied to the controlling means at the time of reading data out of the memory cells. With a method of conducting a screening test on semiconductor memories in the course of processing the wafers of the memories as described above, it is possible to rigorously control the "1" or "0" data read-out margin of the memory cells by applying a voltage to the pad disposed on the memory chip zone of each memories during a screening test. With such an arrangement, it will be apparent that all memory cells having small data write-in/read-out margins (that operate defectively) can be detected and rejected. Thus, with the method of the present invention, screening tests on semiconductor wafers can be carried out with an improved efficiency and, at the same time, the ratio of defective semiconductor memories to the entire population of each lot after packaging can be significantly lowered to reduce the wastes of packaging materials and the cost of performing the final test on them. Additionally, by replacing defective memory cells having small read-out margins identified by a screening test with redundant bits, the overall yield rate of semiconductor memories can be significantly improved. This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which: Fig. 1 is a graph showing a frequency curve of variances in the performance of the memory cells contained in the samples of semiconductor memories tested after the completion of wafer processing steps; Fig. 2 is a circuit diagram of part of a conventional DRAM; Fig. 3 is a circuit diagram for one of the memory cells of Fig. 2; Fig. 4 is a circuit diagram for one of the sense amplifier of Fig. 2; Fig. 5 is a graph showing voltage waveforms of the DRAM of Fig. 2 typically obtained when it operates to read out data; Fig. 6 is a circuit diagram of part of a DRAM; Fig. 7 is a graph showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in a dummy word line drive mode; Fig. 8 is a graph showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in another dummy word line drive mode; Fig. 9 is a graph showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in still another dummy word line drive mode; Fig. 10 is a graph showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in still another dummy word line drive mode; Fig. 11 is a graph showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in still another dummy word line drive mode; Fig. 12 is a circuit diagram of an example of DWL potential control circuit that can be used for the embodiment of Fig. 6; Fig. 13 is a circuit diagram of another example of DWL potential control circuit that can be used for the embodiment of Fig. 6; Fig. 14 is a circuit diagram of still another example of DWL potential control circuit that can be used for the embodiment of Fig. 6; Fig. 15 is a circuit diagram of still another example of DWL potential control circuit that can be used for the embodiment of Fig. 6; Fig. 16 is a flow chart illustrating the steps of manufacturing a DRAM according to the invention; Fig. 17 is a circuit diagram of a DRAM obtained by replacing the capacitances of Fig. 6 with capacitances to be used for a dummy DRAM cell; Fig. 18 is a graph showing voltage waveforms of the DRAM of Fig. 17 typically obtained when it operates to read out data; Fig. 19 is a circuit diagram of part of an embodiment of a DRAM of the present invention; Fig. 20 is a circuit diagram of an example of DWL potential control circuit that can be used for the embodiment of Fig. 19; Fig. 21 is a circuit diagram of another example of DWL potential control circuit that can be used for the embodiment of Fig. 19; Fig. 22 is another circuit diagram of part of a DRAM; Fig. 23 is a graph showing voltage waveforms of the DRAM of Fig. 22 typically obtained when it operates to read out data; Fig. 24 is a further circuit diagram of part of a DRAM; Fig. 25 is a graph showing voltage waveforms of the DRAM of Fig. 24 typically obtained when it operates to read out data; Fig. 26 is a circuit diagram of part of another embodiment of a DRAM; Fig. 27 is a graph showing voltage waveforms of the DRAM of Fig. 26 typically obtained when it operates to read out data; Fig. 28 is a circuit diagram of part of a DRAM to which the method of conducting a screening test on semiconductor memories of the invention is applied; Fig. 29 is a graph showing timing waveforms of the DRAM of Fig. 28 typically obtained when it operates to read out data; Fig. 30 is a circuit diagram of part of another DRAM to which the method of conducting a screening test on semiconductor memories of the invention is applied; Fig. 31 is a graph showing timing waveforms of the DRAM of Fig. 30 typically obtained when it operates to read out data; Fig. 32 is a circuit diagram of part of still another DRAM to which the method of conducting a screening test on semiconductor memories of the invention is applied; and Fig. 33 is a graph showing timing waveforms of the DRAM of Fig. 32 typically obtained when it operates to read out data. The the present invention will be described in greater detail by referring to the accompanying drawings that illustrate preferred embodiments of semiconductor memory and method of conducting a screening test on semiconductor memories of the invention. Note that the components that are commonly used in these embodiments are denoted by same reference symbols and will not be described repeatedly. Fig. 6 is a circuit diagram of part of a DRAM, which is formed on a semiconductor chip (DRAM chip) 1. Reference symbol 10 in Fig. 6 denotes a memory cell array of the DRAM circuit comprising DRAM cells MC, MC, ... arranged to form a matrix, word lines WLl through WLm connected to the cells MC, MC, ... of the respective rows, bit line pairs BLl, /BLl through BLn, /BLn commonly connected to the cells MC, MC, ... of the respective columns. Reference symbol 11 in Fig. 6 denotes a coupling capacitance type dummy cell section comprising a dummy word line DWL connected to the bit lines BLl through BLn by way of respective capacitances C and another dummy word line /DWL connected to the bit lines /BLl through /BLn by way of respective capacitances C. Each of these capacitances can be realized by using a MOS-type capacitance or the interlayer capacitance between a MOS-type capacitance or a plate polysilicon and the material of a gate electrode. Reference symbols 12 and 13 in Fig. 6 respectively denote a dummy word line drive circuit connected to the dummy word lines DWL, /DWL and a dummy word line drive mode determining circuit for determining the mode in which the dummy word lines are driven. Reference numeral 14 denotes a pad formed on the chip in order to apply a voltage to the dummy word line drive mode determining circuit 13 to control the dummy word line drive mode. The dummy word line drive circuit 12, the dummy word line drive mode determining circuit 13 and the pad 14 constitute a dummy word line potential control circuit (DWL potential control circuit) 15. Sense amplifiers SAl through SAn are connected to the respective complementary bit line pairs (BL1, /BL1) through (BLn, /BLn) of the memory cell array 10 and designed to amplify the data read out on the bit lines from the memory cell of the selected row and have a configuration as illustrated in Fig. 4. Note that these sense amplifies may be replaced by a single sense amplifier that can be connected to a bit line pair selected out of a plurality of bit line pairs by switching operation. Figs. 7 through Fig. 11 are graphs showing voltage waveforms of the DRAM of Fig. 6 obtained when it operates to read out data in different dummy word line drive modes. In Figs. 7 through Fig. 11, reference symbols Vcc and Vcc/2 respectively denote the supply voltage and the precharge voltage of the bit lines, while reference symbols WL, DWL and /DWL respectively denote the word line of the selected column, one of the dummy word lines and the other dummy word line. Reference symbols BL and /BL respectively denote one of the bits lines that is connected to the memory cell of the selected row and the other bit line that is complementary to the former bit line (the bit line to which the capacitance C selected by the dummy word line DWL). Reference symbol vn denotes the voltage attributable to the coupling noise that can be generated on said former bit line BL through the capacitance between the gate and drain of the cell MC of the selected row when the potential of the word line WL of the selected row rises and Vd denote the potential at-tributable to the coupling noise generated on the other bit line /BL when the potential of the dummy word line DWL is raised, while reference symbols v1 and v0 respectively denote the variation in the signal potential that appears when the "1" data in the selected cell MC is read out onto the bit line BL and the variation in the signal potential that appears when the "0" data in the selected cell MC is read out onto the bit line BL. The drive mode shown in Fig. 7 is a mode that holds both dummy word lines DWL and /DWL inactive when the selected word line WL is activated. More specifically, after the potentials of the bit line pair (BL, /BL) are released from a precharge equalized condition, the potential of the word line WL of the selected row rises to the step up potential level. As the potential of the word line WL rises, a potential vn attritutable to the coupling noise is generated on the former bit line BL via the capacitance between the gate and the drain of the cell of the selected column. Then, data are read out of the cell of the selected column onto the former bit line BL and, when a difference appears between the bit line pair (BL, /BL), the sense amplifier begins to operate to pull down the potential of the former one of the bit line pair (BL, /BL) and pull up that of the other one of the bit line pair. With the drive mode of Fig. 7, therefore, a relation ship v1>v0 is held true because, while the potential of the former bit line BL rises by potential vn attributable to the coupling noise generated on the word line WL when the potential of the word line WL is raised, no potential vd attributable to the coupling noise from the dummy word line DWL appear on the other bit line /BL. The drive mode illustrated in Fig. 8 is same as that of Fig. 7 except that it holds the potential of the dummy word line /DWL to "H" level as long as the selected word line WL is activated and changes the potential of the dummy word line DWL from "H" to "L". With the drive mode of Fig. 8, therefore, a relationship v1>>v0 is held true because the potential of the former bit line BL rises by potential vn attributable to the coupling noise generated on the word line WL when the potential of the word line WL is raised and, at the same time, the potential of the latter bit line /BL is lowered by potential vd (=-vn) attributable to the coupling noise generated on the dummy word line DWL when the potential of the dummy word line DWL falls. The drive mode illustrated in Fig. 9 is same as that of Fig. 7 except that it holds the potential of the dummy word line DWL to "L" level as long as the selected word line WL is activated and changes the potential of the dummy word line /DWL from "L" to "H". With the drive mode of Fig. 9, therefore, a relation ship v1>>v0 is held true because the potential of the former bit line BL rises by potential vn attributable to the coupling noise generated on the word line WL when the potential of the word line WL is raised and, at the same time, the potential of the former bit line BL is raised by potential vd (=vn) attributable to the coupling noise generated on the dummy word line /DWL when the potential of the dummy word line /DWL rises. The drive mode illustrated in Fig. 10 is same as that of Fig. 7 except that it holds the potential of the dummy word line DWL to "H" level as long as the selected word line WL is activated and changes the potential of the dummy word line /DWL from "H" to "L". With the drive mode of Fig. 10, therefore, a relationship vl=vO is held true because the potential vn attributable to the coupling noise generated on the word line WL when the potential of the word line is raised is offset by the potential vd (=-vn) attributable to the coupling noise generated on the dummy wcrd line /DWL when the potential of the dummy word line /DWL falls. The drive mode illustrated in Fig. 11 is same as that of Fig. 7 except that it changes the potential of the dummy word line DWL from "H" to "L" when the selected word line WL is activated and also changes the potential of the dummy word line /DWL from "L" to "H". with the drive mode of Fig. 11, therefore, a relationship v1>>v0 is held true because the potential of the former bit line 3L rises by potential vn attributable to the coupling noise generated on the word line WL when the potential of the word line WL is raised and the potential of the former bit line BL is also raised by potential vd (=vn) attributable to the coupling noise generated on the dummy word line /DWL when the potential of the dummy word line /DWL rises, while, at the same time, the potential of the other bit line /BL falls by potential vd (=vn) attributable to the coupling noise generated on the dummy word line DWL when the potential of the dummy word line DWL falls. Figs. 12 through 15 show circuit diagrams of different DWL potential control circuit obtained by modifying the DWL potential control circuit 15 of Fig. 6 such that they are adapted to the respective drive modes of Figs. 7 through 11. In Fig. 12 illustrating a modified DWL potential control circuit, 14 denotes a pad, 20 a high resistance connected between the pad 14 and a ground potential (Vss) node, 21 an inverter to which the input node of the pad 14 is connected, 22 a double input AND-gate for receiving the output of the inverter 21 and a word line drive timing signal WL, 23 a double input NAND gate for receiving a row address signal AOR for selecting one of the bit lines BLl through BLn and the output of the AND-gate 22, 24 an inverter for inverting the output of the NAND gate 23 and supplying it to the dummy word line DWL, 25 a double input NAND-gate for receiving a row address signal /AOR for selecting one of the bit lines /BLl through /BLn and the output of the AND-gate 22 and 26 an inverter for inverting the output of the NAND-gate 25 and supplying it to the dummy word line /DWL. With a circuit as illustrated in Fig. 12, if the pad 14 is at Vss potential level, the output of the inverter 21 is at "H" level and the dummy word line DWL or /DWL is activated in response to an address signal AOR or /AOR when the applied word line drive timing signal WL is activated (or set to "H" level in this example). This operation of the circuit is identical with that of a conventional circuit as illustrated in Fig. 5. On the other hand, when the output of the inverter 21 is set to "L" level by externally applying a "H" level signal to the pad 14, both dummy word lines DWL, /DWL are kept inactive (or set to "L" level in this example) if the word line drive timing signal WL is activated so that the circuit operates in a manner as illustrated in Fig. 7. In Fig. 13 illustrating another modified DWL potential control circuit, 14 denotes a pad, 30 a high resistance, 31 an inverter, 32 a triple input NAND-gate for receiving the output of the inverter 31, a word line drive timing signal WL and a row address signal AOR for selecting one of the bit lines BL through BLn and supplying its output to the dummy word line DWL and 33 a triple input NAND gate for receiving the output of the inverter 31, a word line drive timing signal WL and a row address signal /AOR for selecting one of the bit lines /BLl through /BLn and supplying its output to the dummy word line /DWL. With a circuit as illustrated in Fig. 13, if the pad 14 is at Vss potential level, the output of the inverter 31 is at "H" level and the dummy word line DWL or /DWL is activated in response to an address signal AOR or /AOR when the applied word line drive timing signal WL is activated so that the circuit operates in a manner as illustrated in Fig. 8. On the other hand, when the output of the inverter 31 is set to "L" level by externally applying a "H" level signal to the pad 14, both dummy word lines DWL, /DWL are kept inactive if the word line drive timing signal WL is activated so that the circuit operates in a manner as illustrated in Fig. 7. In Fig. 14 illustrating a still another modified DWL potential control circuit, 14 denotes a pad, 40 a high resistance, 41a an inverter and 41b another inverter for inverting the output of the inverter (control signal A) to generate an inverted control signal B. 42 denotes a double input NAND-gate for receiving a row address signal AOR for selecting one of the bit lines BLl through BLn and a word line drive timing signal WL, 43 a clocked inverter that receives the output of the NAND-gate 42 and whose action is controlled by the complementary controls signals A and B and 44 an inverter for receiving the output of the NAND gate 42. 45 denotes a clocked inverter that receives the output of the inverter 44 and whose action is controlled by the complementary control signals A and B, the clocked inverters 45 and 43 being wired OR to the dummy word line DWL so that their outputs are supplied to the line. 46 denotes a double input NAND-gate for receiving a row address signal /AOR for selecting one of the bit lines /BLl through /BLn and a word line drive timing signal WL, 47 a clocked inverter that receives the output of the NAND-gate 46 and whose action is controlled by the complementary control signals A and B and 48 an inverter for receiving the output of the NAND gate 46. 49 denotes a clocked inverter that receives the output of the inverter 48 and whose action is controlled by the complementary control signals A and B, the clocked inverters 47 and 49 being wired-OR to the dummy word line /DWL so that their outputs are supplied to the line. With a circuit as illustrated in Fig. 14, if the pad 14 is at Vss potential level, the control signals A and B are respectively set to "H"/"L" levels in response to that. Thus, the dummy word line DWL or /DWL is activated in response to an address signal AOR or /AOR when the applied word line drive timing signal WL is activated. This operation of the circuit is identical with that of a conventional circuit as illustrated in Fig. 5. On the other hand, if the control signals A and B are respectively set to "L"/"H" by externally applying an "H" level signal to the pad 14, the circuit operates in a manner as illustrated in Fig. 8 when the word line drive timing signal WL is activated. In Fig. 15 illustrating a still another modified DWL potential control circuit, 14 denotes a pad, 50 a high resistance and 51a and 51b inverters. 52 denotes a CMOS transfer gate that receives a row address signal AOR for selecting one of the bit lines BLl through BLn through one of its terminals and whose action is controlled by the complementary control signals A and B. 53 denotes another CMOS transfer gate that receives a row address signal /AOR for selecting one of the bit lines /BLl through /BLn through one of its terminals and whose action is controlled by the complementary control signals A and B. The output terminals of the CMOS transfer gates 52 and 53 are wired OR. 54 denotes a double input AND-gate for receiving the output of the wired OR CMOS transfer gates 52 and 53 and the word line drive timing signal WL and supplying its output to the dummy word line DWL. 55 denotes a CMOS transfer gate that receives an address signal AOR through one of its terminals and whose action is controlled by the complementary control signals A and B, 56 another CMOS transfer gate that receives an address signal /AOR through one of its terminals and whose action is controlled by the complementary control signals A and B. The outputs terminals of the CMOS transfer gates 55 and 56 are wired-OR. 57 denotes a double input AND-gate for receiving the output of the wired-OR CMOS transfer gates 55 and 56 and the word line drive timing signal WL and supplying its output to the dummy word line /DWL. With a circuit as illustrated in Fig. 15, if the pad 14 is at Vss potential level, the control signals A and B are respectively set to "H"/"L" levels in response to that. Thus, the dummy word line DWL or /DWL is activated in response to an address signal AOR or /AOR when the applied word line drive timing signal WL is activated. This operation of the circuit is identical with that of a conventional circuit as illustrated in Fig. 5. On the other hand, if the control signals A and B are respectively set to "L"/"H" by externally applying an "H" level signal to the pad 14, the circuit operates in a manner as illustrated in Fig. 9 when the word line drive timing signal WL is activated. With the DRAM of Fig. 6, when the DWL potential control circuit 15 is so configured that it can selectively use one (e.g, the circuit configuration of Fig. 12) of the dummy word line drive modes of Figs. 7 through Fig. 9 and Fig. 11 (e.g., the dummy word line drive mode of Fig. 7), any unbalanced condition that may exist between the "1" and "0" data read-out margins can be corrected even if the "1" data read-out margin of the memory cell and therefore the "1" data read-out signal vl are small by selecting a drive mode that can enlarge the "1" data read-out margin. Thus, in the course of manufacturing DRAMs, any unbalanced condition is detected between the "0" and "1" data readout margins of a specimen selected from a lot as a result of a soft error test, the unbalanced condition of the specimen along with that of the other DRAMs of the lot can be corrected whenever necessary. Additionally, the potential of the pad 14 can be secured to "H" level (for instance by wire-bonding to the supply pad so that the dummy word line drive mode to be used for correcting such an unbalanced condition of the DRAM of the lot by the DWL potential control circuit 15 can be semi-permanently maintained for use. A dummy word line drive mode can be semipermanently maintained for use alternatively by using a fuse circuit of a non volatile program circuit or, still alternatively by changing the connection of the wired layers that are being processed. The method of conducting a screening test of the invention can be used for DRAMs of Fig. 6. When conducting a screening test on DRAMs in the state of wafers after the completion of wafer processing operation, the "1" data read-out margin or "0" data read-out margin of each of the memory cells can be controlled more rigorously than the "0" data read-out margin or "1" data read-out margin by applying a control signal onto the pad formed on the chip zone where the DRAM circuit is also formed. If the DWL potential control circuit 15 is so configured that, for instance, the dummy word line drive mode of Fig. 11 can be selectively used, the "0" data read-out margin can be rigorously controlled when a screening test is conducted on the DRAMs of a lot after the completion of wafer processing operation. Conversely, the "1" data read out margin can be rigorously controlled by selecting a configuration for the DWL potential control circuit 15 that allows rigorous control of the "1" detected read-out margin. It will be apparent that, with such an arrangement, any memory cell will be detected as defective if it is found to have narrow "1" and/or "0" data read-out margins. Thus, with the method of conducting a screening test according to the invention, each and every memory cell having narrow write-in and/or read-out margins (or memory cell that operates only defectively) can be detected and rejected out of a lot of memory cells under test. Therefore, the present invention provides a very effective and efficient method of conducting a screening test that can remarkably increase the yield rate of semiconductor memories after packaging and reduce the cost of packaging materials and the test. The overall yield rate can be further improved by replacing detected defective memory cells having a narrow read-out margin as a result of the test with redundant bits. Fig. 16 is a flow chart illustrating the steps of manufacturing a DRAM according to the invention. Refer ring to Fig. 16, firstly in the wafer processing step, a DRAM circuit having a redundant circuit component is formed on each of a plurality of chip zones of a semiconductor wafer along with a pad to which dummy word line potential control signals are applied. In the next step of chip selection test, a die sort test is conducted on the DRAM circuits to sort out those having acceptable electric characteristics. In the step of screening test, the read out margins of the memory cells of each DRAM circuit are set to rigorous values to detect any memory cells having narrow data read out margins by applying a dummy word line potential control signal to the pad of the chip zone of the circuit. In the following redundancy step, the memory cells that are detected as defective ones in the die sort test and the screening test are replaced with redundant circuits to relieve the chip carrying those defective memory cells. In the wafer dicing step, each chip zone is individually separated from the wafer to produce a DRAM chip. In the succeeding chip assembly step, the DRAM chips produced in the preceding step are assembled to IC devices. In the final test step, the manufactured IC devices are subjected to a final test on a lot basis to determine if each lot is good for shipment or not. Fig. 17 is a circuit diagram of a DRAM obtained by replacing the capacitances of Fig. 6 with capacitances to be used for a dummy DRAM. One of the terminals of each capacitance C of Fig. 17 is connected to a bit line by way of a MOS transistor Q to be used for a transfer gate and the gate of the MOS transistor Q is connected to the related dummy word lines DWL, or /DWL, while the other terminal (capacitor plate electrode) of the capacitance C is connected to the related dummy cell capacitor plate lines DWL', or /DWL'. Fig. 18 is a graph showing voltage waveforms of the DRAM of Fig. 17 obtained when it operates to read out data when the word lines and dummy word lines are driven in a selected drive mode. The drive mode of Fig. 18 is same as that of Fig. 7 except that the DWL drive circuit 12 is so configured that, while the selected word line WL is being activated, the potential of the dummy word line /DWL is held to "L" level, the potential of the dummy word line DWL is changed from "L" to "H" and the potentials of the capacitor plate lines DWL', /DWL' are changed from "H" to "L". With the above described dummy word line drive mode for the DRAM, the read-out margins of the cell MC can be optionally modified by controlling the potentials of the capacitor plate lines DWL', /DLW'. Since the coupling noise vn when the potential of the word line rises offset by the coupling noise attributable to the capacitance at the time of the selection of a dummy cell DC, the levels of the bit lines can be defined only by the coupling noise attributable to the capacitance of the selected cell MC. Therefore, it is possible to clear any unbalanced condition between the capacitances of the bit lines of a bit line pair. A same signal may be supplied to the capacitor plate lines DWL', /DWL'. Fig. 19 is a circuit diagram of part of an embodiment of the DRAM of the present invention. The DRAM of Fig. 19 differs from that of Fig. 6 in that it is capable of selectively use three or more than three dummy word line drive modes by using a plurality of pads (two pads 141 and 142 in this example) and it additionally comprises a dummy word line level determining circuit 16 so that the dummy word lines DWL, /DWL can be driven at a selected level. In the DRAM of Fig. 19, the DWL potential control circuit 17 is constituted by the dummy word line drive circuit 12, the dummy word line drive mode determining circuit 13, the pads 141 and 142 and the dummy word line level determining circuit 16. Fig. 20 is a circuit diagram of an example of DWL potential control circuit that can be used for the embodiment of Fig. 19. In Fig. 20, 141 denotes a first pad, 601 a high resistance connected between the pad 141 and the Vss potential node, 61a an inverter having its input node connected to the pad 141 and 61b an inverter for generating an inverted control signal B by inverting the output (control signal A) of the inverter 61a. 142 denotes a second pad, 602 a high resistance connected between the pad 142 and the Vss potential node and 61c a inverter having its input node connected to the pad 142. 62 denotes a triple input NAND-gate for receiving the output of the inverter 61c, a word line drive timing signal WL and a row address signal AOR for selecting one of the bit lines BLl through BLn. 63 denotes a clocked inverter that receives the output of the NAND-gate 62 and whose action is controlled by the complementary control signals B and A and 64 an inverter for receiving the output of the NAND-gate 62. 65 denotes a clocked inverter that receives the output of the inverter 64 and whose action is controlled by the complementary control signals B and A. The output terminal of the clocked inverter 69 and that of the clocked inverter 63 are wired-OR so that their out puts are supplied to the dummy word line DWL. 66 denotes a triple input NAND gate for receiving the output of the inverter 61c, a word line drive timing signal WL and a row address signal /AOR for selecting one of the bit lines /BLl through /BLn. 67 denotes a clocked inverter that receives the output of the NAND-gate 66 and whose action is controlled by the complementary control signals B and A and 68 an inverter for receiving the output of the NAND-gate 66. 69 denotes a clocked inverter that receives the output of the inverter 68 and whose action is controlled by the complementary control signals B and A. The output terminal of the clocked inverter 69 and that of the clocked inverter 67 are wired-OR so that their out puts are supplied to the dummy word line /DWL. In this example, voltage Vcc is applied to the dummy word line drive circuit 12 as supply voltage for its operation from a dummy word line level determining circuit (not shown). In the circuit of Fig. 20, the control signals A and B are respectively at "H" and "L" levels if the potential of the first pad 141 is at the level of Vss. The output of the inverter 61c is at "H" level if the potential of the second pad 142 is at the level of Vss. Therefore, once the word line drive timing signal WL is activated, the dummy word line DWL or /DWL is activated in response to the address signal AOR or /AOR. This operation of the circuit is similar to that of the conventional circuit of Fig. 5. On the other hand, the circuit shows voltage waveforms similar to those of Fig. 7 if the potential of the first pad 141 is held to Vss and the output of the inverter 61c is turned to "L" level by externally applying a "H" level signal to the second pad 142. Conversely, the circuit exhibits voltage waveforms similar to those of Fig. 8 if the potential of the second pad 142 is held to Vss and the control signals A and B are respectively turned to "L"/"H" levels by externally applying a "H" level signal to the first pad 141. Fig. 21 is a circuit diagram of another example of DWL potential control circuit that can be used for the embodiment of Fig. 19. In Fig. 21, 143 denotes a third pad, 701 a high resistance connected between the pad 143 and the Vcc potential node and 71 a Current Miller load type CMOS differential amplifier circuit having one of its input nodes connected to the pad 143. 72 denotes a P-channel MOS transistor having its source/drain connected between the Vcc potential node and the other input node of the differential amplifier circuit 71 and its gate connected one of the output nodes of the differential amplifier circuit 71 and 73 a resistance connected between the other input node of the differential amplifier circuit 71 and the Vss potential node. With such an arrangement, a voltage Vout obtained by lowering the potential Vcc is applied to the other input node of the differential amplifier circuit 71. 144 denotes a fourth pad, 702 a high resistance connected between the pad 144 and the Vss potential node. 74 an inverter having its input node connected to the pad 144 and 75 a double input AND-gate for receiving the output of the inverter 74 and a word line drive timing signal WL. 76 denotes a double input NAND gate for receiving the output of the AND-gate 75 and a row address signal AOR for selecting one of the bit lines BLl through BLn and 77 a CMOS Inverter that receives the output of the NAND-gate 76 and to which the lowered voltage Vout is applied as high potential side supply voltage, the output of the inverter 77 being supplied to the dummy word line DWL. 78 denotes a double input NAND-gate for receiving the output of the AND-gate 75 and a row address signal /AOR for selecting one of the bit lines /BLl through /BLn and 79 a CMOS inverter that receives the output of the NAND-gate 76 and to which the lowered voltage Vout is applied as high potential side supply voltage, the output of the inverter 79 being supplied to the dummy word line /DWL. In this example, a single pad 144 is used as pad for selecting a dummy word line drive mode to be used. In the circuit of Fig. 21, a potential Vcc appears on the other input node of the differential amplifier circuit 71 if the potential of the third pad 143 is at the level of Vss. The output of the inverter 74 is at "H" level if the potential of the fourth pad 144 is at the level of Vss. Therefore, once the word line drive timing signal WL is activated, the dummy word line DWL or /DWL is activated in response to the address signal AOR or /AOR. This operation of the circuit is similar to that of the conventional circuit of Fig. 5. The circuit shows voltage waveforms similar to those of Fig. 7 if the output of the inverter 74 is turned to "L" level by externally applying a "H" level signal to the fourth pad 144. If, on the other hand, a potential lower than the voltage Vcc is externally applied to the third pad 143, a reduced potential Vout corresponding to the applied potential appears on the other input node of the differential amplifier circuit 71. With such an arrangement, it is now possible to optimize the read-out margins of each cell and rigorously control the read-out margins of cells at a screening test. Fig. 22 is a circuit diagram of part of an alternative arrangement of a DRAM (showing a column of a cell array and a dummy word line drive system). In Fig. 22, (BL, /BL) denotes a complementary bit line pair, SA a bit line sense amplifier, MC a plurality of memory cells (only one of the cells is shown) connected to the bit line pair (BL, /BL), WL a word line, VPL the memory cell capacitor plate potential, VBL the bit line precharge potential, 80 a bit line precharge equalizing circuit and /EQL an equalizing signal. It is assumed here that the memory cell has a capacitance of CS and each of the bit line pair (BL, /BL) has a capacitance of CBL. Cl denotes a coupling capacitance (dummy cell) connected to the bit line BL, CO a coupling capacitance (dummy cell) connected to be bit line /BL, DWLl a dummy word line connected to the BL side capacitance Cl, DWLO a dummy word line connected to the /BL side capacitance CO, 81 a DWL drive circuit, 82 a DWL switch pad, 83 a data input pad and 84 a DWL potential control circuit which comprises a pair of NAND-gate 85, 86, three CMOS inverters 87 through 89 and a high resistance 90. The DWL potential control circuit 84 is provided with a first selection feature of capable of either activating one of the dummy word lines DWLl, DWLO or deactivating both of them when the word line WL is activated and a second selection feature of capable of selecting the one to be activated when either one of the dummy word lines DWLl, DWLO is activated by the first selection feature. The DWL switch pad 82 is designed to send a switch signal for selecting either the operation of supplying the output of the DWL drive circuit 81 to the dummy word line DWL1 or that of supplying the output to the dummy word line DWLO via the DWL potential control circuit 84 and connected to the Vss potential via the high resistance 90. The data input pad 83 is designed to supply data for selecting either the dummy word line DWLl or the dummy word line DWLO as the destination for sending the output of the DWL drive circuit 81. If a DRAM having a circuit as illustrated in Fig. 22 is packaged without bonding the DWL switch pad 82 and the data input pad 83, the potential of the DWL switch pad 82 is at the level of Vss under the packaged condition and the potentials of the dummy word lines DWL1 and DWLO are turned to "L" level by the output voltage of the DWL potential control circuit 84 whereas the two capacitances C1 and CO show a same coupling capacitance relative to the bit line pair (BL, /BL). If, on the other hand, the DWL switch pad 82 is turned to level "H" at the time of the DRAM screening test, the two capacitances C1 and CO show different coupling capacitances relative to the bit line pair (BL, /BL) according to the input level of the data input pad 83. If, in this case, the DWL switch pad 82 and the data input pad 83 are turned respectively to "H" and "L" levels, only the potential of the dummy word line DWL0 is raised by the output voltage of the DWL potential control circuit 84. Conversely, if both the DWL switch pad 82 and the data input pad 83 are turned to "H" level, only the potential of the other dummy word line DWLl is raised by the output voltage of the DWL potential control circuit 84. Fig. 23 is a graph showing waveforms of some components of the DRAM of Fig. 22 obtained when it operates to read out data. Since equalizing signal /EQ is at "H" level in a stand by state, the bit line pair (BL, /BL) are connected to the bit line precharge potential VBL. It is assumed here that either data "0" or "1" is written in the memory cell MC in the preceding operation cycle. When the /RAS (row address strobe) signal is turned to "L" level (activation level) to start a read-out operation, the word line WL is turned to "H" level to read data written in the memory cell MC onto the bit line BL. If data "0" has been written in the memory cell MC in the preceding operation cycle, the DWL switch pad 82 is turned to "H" level and the data input pad 83 is turned to "L" level when the data is read out. Consequently, only the potential of the dummy word line DWLO rises and the potential of the bit line /BL is slightly raised by the coupling capacitance of the capacitance CO connected to the dummy word line DWLO so that the difference of the potentials of the bit line pair (BL, /BL) and the sense margin are narrowed. If, conversely, data "1" has been written in the memory cell MC in the preceding operation cycle, the DWL switch pad 82 is turned to "H" level and the data input pad 83 is also turned to "H" level when the data is read out. Then, only the potential of the other dummy word line DWL1 rises and consequently the potential of the bit line BL is slightly raised by the coupling capacitance of the capacitance Cl connected to the dummy word line DWLl so that the difference of the potentials of the bit line pair (BL, /BL) and the sense margin are narrowed. As described above, the DWL potential control circuit 84 of the DRAM illustrated in Fig. 22 is provided with a first selection feature of capable of either activating one of the dummy word lines DWLl, DWLO or deactivating both of them when the word line WL is activated and a second selection feature of capable of selecting the one to be activated when either one of the dummy word lines DWLl, DWLO is activated by the first selection feature. Thus, when DRAMs are subjected to a screening test according to the invention after the completion of a wafer processing operation, the potential or current difference between the bit line pair for the memory cell storing the data to be read out can be forcibly reduced to narrow the data read-out margins of the memory cell by simply activating either the first or the second dummy word line so that the stored data may be read out with difficulty. Consequently, memory cells inherently having narrow write-in/read-out margins can be easily identified as defective memory cells. The operation of varying the read-out margin can be carried out within a minimum cycle as in the case of ordinary data reading/writing operation. Fig. 24 shows a circuit diagram of part of a DRAM. The DRAM of Fig. 24 is same as that of Fig. 22 except that its DWL potential control circuit 91 has a configuration different from that of its counterpart and its DWL switch pad 82 and data input pad 83 operate differently from their counterparts of the DRAM of Fig. 22. The DWL potential control circuit 91 comprises an exclusive-OR circuit 92, two CMOS transfer gates 93, 94, two COMS inverters 95, 96, two N channel transistors 97, 98 and a high resistance 90. The DWL potential control circuit 91 is provided with a first selection feature of capable of either activating the two dummy word lines DWLl, DWLO in opposite phases or keeping both of them inactive and a second selection feature of capable of inverting the phases of the two dummy word lines DWL1, DWLO when the two dummy word lines DWLl, DWLO are activated in opposite phase by means of the first section feature. The DWL switch pad 82 is designed to either transmit the output of the DWL drive circuit 81 and that of the data input pad 83 to both of the dummy word lines DWLl, DWLO or reduce the potential of the dummy word line DWLl and that of the dummy word line DWLO to the level of Vss and connected to the Vss potential via the high resistance 90. The data input pad 83 is designed to send data to the two dummy word lines DWLl, DWLO that inverts the phases of the lines. If a DRAM having a circuit as illustrated in Fig. 24 is packaged without bonding the DWL switch pad 82 and the data input pad 83, the potential of the DWL switch pad 82 is at the level of Vss under the packaged condition and both of the two transistors 97, 98 are turned on while the potentials of the dummy word lines DWLl and DWLO are not raised. If, on the other nand, the DWL switch pad 82 is turned to level "H" at the time of the DRAM screening test, both of the two CMOS transfer gates 93, 94 are turned on so that the output of the DWL drive circuit 81 is transmitted to the dummy word lines DWL1, DWLO in opposite phase after passing through the exclusive OR circuit 92 as a function cf the input level of the data input pad 83. Fig. 25 is a graph showing waveforms of some components of the DRAM of Fig. 24 obtained when it operates to read out data. Since equalizing signal /EQ is at "H" level in a stand-by state, the bit line pair (BL, /BL) are connected to the bit line precharge potential VBL. It is assumed here that, for example, data "0" is written in the memory cell MC in the preceding operation cycle and the DWL switch pad 82 is set to "H" level whereas the data input pad 83 is set to "L" level. Under this condition, the dummy word line DWL0 is at "H" level and the dummy word line DWLl is at "L" level. When a read out operation is started, the word line WL is turned to "H" level to read out data "0" that has been written in the memory cell MC onto the bit line BL and the potential of one bit line BL falls. At this time, the dummy word line DWL1 turns from "L" level to "H" level and the dummy word line DWLO turns from "H" level to "L" level. Then, the potential of the BL line is slightly raised by the coupling capacitance of the capacitances Cl, C0 so that the difference of the potentials of the bit line pair (BL, /BL) and the sense margin are narrowed. If, conversely, data "1" has been written in the memory cell MC in the preceding operation cycle, the DWL switch pad 82 is turned to "H" level and the data input pad 83 is also turned to "H" level when the data is read out. Then, the relashinship between the potential of the dummy word line DWL1 and that of the dummy word line DWLO is reversed so that, again, the difference of the potentials of the bit line pair (BL, /BL) and the sense margin are narrowed. As described above, the DWL potential control circuit 91 of the DRAM illustrated in Fig. 24 is provided with a first selection feature of capable of either activating the two dummy word lines DWL1, DWLO in opposite phases or keeping both of them inactive and a second selection feature of capable of inverting the phases of the two dummy word lines DWL1, DWLO when the two dummy word lines DWLl, DWLO are activated in opposite phase by means of the first section feature. Thus, when DRAMs are subjected to a screening test according to the invention after the completion of a wafer processing operation, the potential or current difference between the bit line pair for the memory cell storing the data to be read out can be forcibly reduced to narrow the data read out margins of the memory cell by simply reversing the phase relationship between the first dummy word line and the second dummy word line. Consequently, memory cells inherently having narrow write in/read-out margins can be easily identified as defective memory cells. Fig. 26 is a circuit diagram of part of another embodiment of DRAM of the present invention. The DRAM of Fig. 26 is same as that of Fig. 22 except that it does not have dummy cells and employs a sense system where the potential for reading out data from a memory cell is compared with the bit line precharge potential. In the circuit diagram of Fig. 26, 100 denotes a bit line precharge circuit, /BPC a bit line precharge signal, 101 a bit line precharge potential line on the bit line BL side, 102 a bit line precharge potential line on the bit line /BL side, 103 an internal VBL generating circuit, 104 a VBL switch pad, 105 an external VBL input pad, 106 an external /VBL input pad and 107 an internal VBL·external VBL switch circuit. The internal VBL·external VBL switch circult 107 comprises four N-channel transistors 108 through 111, a CMOS inverter 112 and a high resistance 90. The internal VBL·external VBL switch circuit 107 is designed to selectively receive the output (internal VBL) of the internal VBL generating circuit 103 or the input of the external VBL input pad 105 and that of the external /VBL input pad 106 and supply it to the bit line precharge potential lines 101, 102. The VBL switch pad 104 is connected to the Vss potential via the high resistance 90. When the VBL switch pad 104 is at "L" level, the N-channel transistors 108, 109 are turned on and the N channel transistors 110, 111 are turned off so that the output of the internal VBL generating circuit 103 is transmitted to the bit line precharge lines 101, 102 by way of the N-channel transistors 108, 109. When, on the other hand, the VBL switch pad 104 is set to "H" level, the N-channel transistors 108, 109 are turned off and the N channel transistors 110, 111 are turned on so that the input of the external VBL input pad 105 and that of the external /VBL input pad 106 are transmitted to the bit line precharge potential lines 101, 102 by way of the N-channel transistors 110, 111. If a DRAM having a circuit as illustrated in Fig. 26 is packaged without bonding the VBL switch pad 104, the external VBL input pad 105 and the external /VBL input pad 106, the potential of the VBL switch pad 104 is at the level of Vss under the packaged condition and the output of the internal VBL generating circuit 103 is transmitted to the bit line precharge potential lines 101, 102. If, on the other hand, the VBL switch pad 104 is set to "H" level at the time of the DRAM screening test, the input of the external VBL input pad 105 and that of the external /VBL input pad 106 are transmitted to the bit line precharge potential lines 101, 102. Fig. 27 is a graph showing waveforms of some components of the DRAM of Fig. 26 obtained when it operates to read out data. Since bit line precharge signal /BPC is at "H" level in a stand by state, the bit line precharge circuit 100 is turned on. If it is assumed here that, for example, the VBL switch pad 104 is set to "H" level, the bit line BL is connected to the external VBL input pad 105 and the bit line /BL is connected to the external /VBL input pad 106. If data "0" has been written in the memory cell MC, the relationship [input potential VBL of the external VBL input pad 105 > input potential /VBL of the external /VBL input pad 106] will be maintained. When a read-out operation is started, the word line WL is turned to "H" level to read out data "0" that has been written in the memory cell MC onto the bit line BL and the potential of the bit line BL falls. Since, however, there is still a difference between the externally applied voltages (VBL, /VBL) and, therefore, the difference of the potentials of the bit line pair (BL, /BL) /BL) under this condition as compared with the difference of the potentials under the condition where both bit lines (BL, /BL) are precharged to an equal potential and consequently the sense margin are narrowed. If, conversely, data "1" has been written in the memory cell MC, again, the difference of the potentials of the bit line pair (BL, /BL) can be made narrower than the difference of the corresponding potentials under the condition where both bit lines (BL, /BL) are precharged to an equal potential and consequently the sense margin are narrowed and consequently the sense margin are narrowed by maintaining the relationship [input potential VBL of the external VBL input pad 105 < input potential /VBL of the external /VBL input pad 106]. While precharge voltages (VBL. /VBL) are applied to the bit line pair (BL, /BL) respectively via the external VBL input pad 105 and the external /VBL input pad 106 in order to bring the line pair to respective potentials that are different from each other in the above description, such precharge voltages (VBL, /VBL) may alternatively be generated within the memory chip without causing any problem. The embodiment of the DRAM as described above by referring to Fig. 26 is provided with a precharge circuit 100 for precharging the bit line pair (BL, /BL) with respective voltages that are different from each other. Thus, when DRAMs are subjected to a screening test according to the invention after the completion of a wafer processing operation, the potential or current difference between the bit line pair for the memory cell storing the data to be read out can be forcibly reduced to narrow the data read out margins of the memory cell by simply precharging the bit line pair (BL, /BL) with respective voltages that are different from each other. Consequently, memory cells inherently having narrow write-in/readout margins can be easily identified as defective memory cells. Each of Figs. 28, 30 and 32 is a circuit diagram of part of a DRAM to which the method of conducting a screening test on semiconductor memories of the invention is applied. The DRAM of Fig. 28 is same as that of Fig. 22 except that it employs a technique of sensing the potential of reading out data from the memory cell by comparing them with the dummy cell data read-out potential and controlling the dummy cell data write in potential. In Fig. 28, DC denotes dummy cells connected to each bit lines (BL, /BL) on a one by one basis, DWL a dummy word line. 120 a dummy write-in circuit, 121 a dummy write-in potential line, VDC a dummy write-in potential, 113 an internal VDC generating circuit, 114 a VDC switch pad, 115 an external VDC input pad and 116 an internal VDC·external VDC switch circuit. The switch circuit 116 comprises two CMOS switch 117, 118 and a CMOS inverter 119. It is assumed here that the capacitance of the memory cell MC and that of the dummy cell DC are equal to CS and the capacitance of each of the bit line pair (BL, /BL) is equal to CBL. The VDC switch pad 114 and internal VDC·external VDC switch circuit 116 are designed to selectively supply the output (internal VDC) of the internal VDC generating circuit 113 or the input (external VDC) of the external VDC input pad 115 to the dummy cell write in potential line 121. When the VDC switch pad 114 is set to "L" level (Vss potential), the output of the internal VDC generating circuit 113 is transmitted to the dummy cell write-in potential line 121 by way of the CMOS switch 117. When, on the other hand, the VDC switch pad 114 is set to "H" level, the input from the external VDC input pad 115 is transmitted to the dummy cell write-in potential line 121 by way of the CMOS switch 118. The VDC switch pad 114 is connected to the Vss potential by way of a high resistance R and if a DRAM having a circuit as described above is sealed in a normal package without bonding the VDC switch pad 114 and the external VDC input pad 115, the output of the internal VDC generating circuit 113 is transmitted to the dummy cell write-in potential line 121 under the packaged condition. If, on the other hand, the VDC switch pad 114 is set to "H" level at the time of the screening test, the input of the external VDC input pad 115 is transmitted to the dummy cell write-in potential line 121. Fig. 29 is a graph showing waveforms of the circuit of Fig. 28 obtained when it operates to read out data. Since equalize signal /EQL is at "H" level in a stand-by state, the bit line pair (BL, /BL) are connected to the bit line precharge potential VBL and the dummy cell DC is connected to the dummy cell write in potential VDC. Either data "0" data or "1" data is written in the memory cell MC in the preceding cycle of operation. When the /RAS (row address Strobe) signal is turned to "L" level (activation level) to start a read-out operation, the word line WL and the dummy word line DWL are turned to "H" level to read data respectively written in the memory cell MC and the dummy cell DC onto the respective bit lines BL and /BL. Since the electric charge is preserved under the stand-by state and during the read-out operation, if the potential of the hit line /BL is assumed to be V/BL' after the data read-out operation, the following formula holds true. (VDC - VPL)CS + VBL·CBL = (V/BL' - VPL)CS + V/HL'·CBL Thus, the potential V/BL' of the bit line /BL after the data read-out operation will be expressed by the equation below. V/BL' = (VBL·CBL + CS·VDC) / (CBL + CS) If, on the other hand, the potential of the memory cell connected to the bit line BL under a stand-by state is assumed to be VCELL, the value of VCELL will be equal to Vcc when data "1" is read-out and 0V when data "0" is read-out. If the potential of the bit line BL after the data read out operation is assumed to be VBL' and considering that the electric charge is preserved, the following equation will be obtained. (VCELL - VPL)CS + VBL·CBL = (VBL' - VPL)CS + VBL'·CBL Thus, the potential VBL' of the bit line BL after the data read-out operation will be expressed by the equation below. VBL' = (VBL·CBL + CS·VCELL) / (CBL + CS) Since the sense margin is defined as the difference of the potentials of the bit line pair (BL, /BL), the following equation can be obtained. V/BL' - VBL' = {CS(VDC - VCELL)} / (CBL + CS) From the equation (1) above, it will be seen that the sense margin is not related to the bit line precharge voltage VBL nor the capacitor plate voltage VPL and depends solely on the dummy cell write-in voltage VDC. In other words, the sense margin can be narrowed by bringing the external VDC input close to the supply volt age Vcc when data "1" is read out whereas it can be narrowed by bringing the external VDC input close to 0V when data "0" is read out so that memory cells inherently having narrow write-in/read-out margins can be identified as defective memory cells. The DRAM of Fig. 30 is same as that of Fig. 26 except that it employs a technique of applying the potential of the bit line precharge potential VBL to the bit line pair (BL, /BL). In Fig. 30, 80 denotes a bit line precharge equalizing circuit, 131 a bit line precharge potential line, 134 a VBL switch pad, 135 an external VBL input pad and 116 an internal VBL·external VBL switch circuit. It is assumed here that the capacitance of the memory cell MC is equal to CS and the capacitance of each of the bit line pair (BL, /BL) is equal to CBL. The VBL switch pad 134 and internal VBL·external VBL switch circuit 116 are designed to selectively supply the output (internal VBL) of the internal VBL generating circuit 103 or the input (external VBL) of the external VBL input pad 135 to the bit line precharge potential line 131. When the VBL switch pad 134 is set to "L" level, the output of the internal VBL generating circuit 103 is transmitted to the bit line precharge potential line 131 by way of the CMOS switch 117. When, on the other hand, the VBL switch pad 134 is set to "H" level, the input from the external VBL input pad 135 is transmitted to the bit line precharge potential line 131 by way of the CMOS switch 118. The VBL switch pad 134 is connected to the Vss potential by way of a high resistance R and if a DRAM having a circuit as described above is sealed in a normal package without bonding the VBL switch pad 134 and the external VBL input pad 135, the output of the internal VBL generating circuit 103 is transmitted to the bit line precharge potential line 131 under the packaged condition. If, on the other hand, the VBL switch pad 134 is set to "H" level at the time of the screening test, the input of the external VBL input pad 135 is transmitted to the bit line precharge potential line 131. Fig. 31 is a graph showing waveforms of the circuit of Fig. 30 obtained when it operates to read out data. Since equalize signal /EQL is at "H" level in a stand by state, the bit line pair (BL, /BL) are connected to the bit line precharge potential VBL. Either data "0" data or "1" data is written in the memory cell MC in the preceding cycle of operation. When data read-out operation is started, the word line WL is turned to "H" level and the data written in the memory cell MC is read out onto the bit line BL. Since the other bit line /BL of the bit line pair is not connected to the dummy cell, its potential is not changed after the data read out operation. Thus, the potential V/BL' of the bit line /BL will be expressed by the formula below after the data read-out operation. V/BL' = VBL If, on the other hand, the potential of the memory cell connected to the bit line BL under a stand-by state is assumed to be VCELL, the value of VCELL will be equal to Vcc when data "1" is read-out and 0V when data "0" is read-out. Then, the potential VBL' of the bit line BL after the data read-out operation will be expressed by the equation below because of the law of preservation of electric charge. (VCELL - VPL)CS + VBL·CBL = (VBL' - VPL)CS + VBL'·CBL Thus, the potential VBL' of the bit line BL after the data read-out operation will be expressed by the equation below. VBL' = (VBL·CBL + CS·VCELL) / (CBL + CS) Since the sense margin is defined as the difference of the potentials of the bit line pair (BL, /BL), the following equation can be obtained. V/BL' - VBL' = (CS(VBL - VCELL)) / (CBL + CS) From the equation (2) above, it will be seen that the sense margin depends on the bit line precharge voltage VBL. In other words, the sense margin can be narrowed by bringing the external VBL input close to the supply voltage Vcc when data "1" is read out whereas it can be narrowed by bringing the external VBL input close to 0V when data "0" is read out so that memory cells inherently having narrow margins can be identified as defective memory cells. The DRAM of Fig. 32 is same as that of Fig. 30 except that it employs a technique of controlling the memory cell capacitor plate potential VPL. In Fig. 32, 151 denotes a capacitor plate potential line 151, 153 an internal VPL generating circuit, 154 a VPL switch pad, 155 an external VPL input pad and 156 an internal VPL·external VPL switch circuit. It is assumed here that the capacitance of the memory cell MC is equal to CS and the capacitance of each of the bit line pair (BL, /BL) is equal to CBL. The VPL switch pad 154 and internal VPL·external VPL switch circuit 156 are designed to selectively supply the output (internal VPL) of the internal VPL generating circuit 153 or the input (external VPL) of the external VPL input pad 155 to the capacitor plate potential line 151. When the VPL switch pad 154 is set to "L" level, the output of the internal VPL generating circuit 153 is transmitted to the capacitor plate potential line 151 by way of the CMOS switch 117. When, on the other hand, the VPL switch pad 154 is set to "H" level, the input from the external VPL input pad 155 is transmitted to the capacitor plate potential line 151 by way of the CMOS switch 118. The VPL switch pad 154 is connected to the Vss potential by way of a high resistance R and if a DRAM having a circuit as described above is sealed in a normal package without bonding the VPL switch pad 154 and the external VPL input pad 155, the output of the internal VPL generating circuit 153 is transmitted to the capacitor plate potential line 151 under the packaged condition. If, on the other hand, the VPL switch pad 154 is set to "H" level at the time of the screening test, the input of the external VPL input pad 155 is transmitted to the capacitor plate potential line 151. Fig. 33 is a graph showing waveforms of the circuit of Fig. 32 obtained when it operates to read out data. Since equalize signal /EQL is at "H" level in a stand-by state, the bit line pair (BL, /BL) are connected to the bit line precharge potential VBL. Either data "0" data or "1" data is written in the memory cell MC in the preceding cycle of operation. When data read-out operation is started, the word line WL is turned to "H" level and the data written in the memory cell MC is read out onto the bit line BL. Since the other bit line /BL of the bit line pair is not connected to the dummy cell, its potential is not changed after the data read out operation. Thus, the potential V/BL' of the bit line /BL will be expressed by the formula below after the data read-out operation. V/BL' = VBL On the other hand, it is assumed here that the capacitor plate potential VPL varies between the time of data write-in and that of data read-out, the capacitor plate potential at the time of data write-in being equal to VPLW, the capacitor plate potential at the time of data read-out being equal to VPLR. If the potential of the memory cell connected to the bit line BL under a stand by state is assumed to be VCELL, the value of VCELL will be equal to Vcc when data "1" is read-out and OV when data "0" is read out. Then, the potential VBL' of the bit line BL after the data read-out operation will be expressed by the equation below because of the law of preservation of electric charge. (VCELL - VPLW)CS + VBL·CBL = (VBL' - VPLR)CS + VBL'·CBL Thus, the potential VBL' of the bit line BL after the data read out operation will be expressed by the equation below. VBL' = {VBL·CBL + CS(VCELL - VPLW + VPLR)} / (CBL + CS) Since the sense margin is defined as the difference of the potentials of the bit line pair (BL, /BL), the following equation can be obtained. V/BL' - VBL' = CS(VBL - VCELL + VPLW - VPLR) / (CBL + CS) From the equation (3) above, it will be seen that the sense margin depends on the difference between the capacitor plate potential VPLW at the time of data write-in and the capacitor plate potential VPLR at the time of data read-out. In other words, the sense margin can be narrowed by making the capacitor plate potential VPLW low at the time of writing in "1" data and the capacitor plate potential VPLR high at the time of reading out "1" data or making the capacitor plate potential VPLW high at the time of writing in "0" data and the capacitor plate potential VPLR low at the time of reading out "0" data so that memory cells inherently having narrow margins can be identified as defective memory cells. The present invention is not limited to the embodiment described above with reference to the accompanying drawings. It can be modified within the scope of the present invention.

Claims: A semiconductor memory comprising: a dynamic type memory cell array (10) having a plurality of memory cells (MC) arranged in rows and columns, a plurality of word lines (WL1-WLm) each connecting the memory cells of the same row, and a plurality of bit lines (BL1, BL , - Bln, BLn ) forming pairs of complementary bit lines, each of said bit lines connecting the memory cells of the same column; a dummy cell section (11) comprising a first group of capacitances (C), a second group of capacitances (C), a first dummy word line (DWL) connected to one of the complementary bit lines of each pair by a capacitance of the first group, and a second dummy word line ( DWL ) connected to the other of the complementary bit lines of each pair by a capacitance of the second group; a dummy word line potential control circuit (17) for activating said dummy word lines when a selected one of the word lines of said memory cell array is activated, sense amplifiers (SA1-SAn) connected to respective complementary bit line pairs of said memory cell array for reading data from selected memory cells of the memory cell array onto the related bit line, characterized in that said dummy word line potential control circuit (17) comprises means (71-73, 143, 701) for controlling a potential level which said dummy word lines can assume, as a function of a dummy word line level control potential ("143") applied to said dummy word line potential control circuit (17), and means (74-79, 144, 702) adapted to receive a potential ("144") for selecting a dummy word line drive mode out of a number of prearranged dummy word line drive modes, for selectively switching said dummy word lines between a reference potential ("ground") and said potential level as a function of said potential for selecting a dummy word line drive mode and as a function of which one of the word lines is selected (AOR, AOR/). A semiconductor memory according to claim 1, characterized in that said dummy word line potential control circuit (17) comprises means for correcting any unbalanced state existing between the "1" data read-out margin and the "0" data read-out margin of a selected memory cell. A semiconductor memory according to claim 1 or 2, characterized in that said controlling means (143) comprises a pad formed on the memory chip where said dummy word line potential control circuit (17) is formed and connected to a given potential node. A semiconductor memory according to any of the preceding claims, characterized in that said capacitances (C) are dynamic-type memory cell capacitances each having a terminal connected to said related bit line by way of a MOS transistor to be used as a transfer gate. A semiconductor memory according to any of the preceding claims, characterized by further comprising: a precharge circuit (100) for precharging the lines of a selected bit line pair of said memory cell array with electric charges to different potentials in a precharge period. A method of conducting a screening test on a semiconductor memory according to any of the preceding claims, characterized by applying a control signal to said controlling means (43) at the time of reading data out of the memory cells. A method according to claim 6, characterized in that said control signal is externally applied. A method according to claim 6 or 7, characterized by being performed while said semiconductor memory is still in the state of a wafer. A method of manufacturing a semiconductor memory as a DRAM according to any of the claims 1 to 5, comprising the steps of: forming a DRAM circuit having a redundant circuit component on each of a plurality of chip zones of a semiconductor wafer along with a pad to which dummy word line potential control signals are applied; conducting a chip selection test to sort out chips having acceptable electric characteristics by performing a die sort test on said DRAM circuit; performing a method according to any of the claims 6 to 8; replacing defective memory cells detected in the preceding step with redundant circuits to relieve the chips carrying those defective memory cells; separating each chip zone individually from the supporting wafer; and assembling DRAM chips produced in the preceding step to IC devices.

Inventors: FURUYAMA TOHRU, KUSHIYAMA NATSUKI, NUMATA KENJI, FURUYAMA, TOHRU, KUSHIYAMA, NATSUKI, NUMATA, KENJI, FURUYAMA, TOHRU, C/O INTELLECTUAL PROPERTY DIV., Kushiyama, Natsuki, c/o Intellectual Property Div., Numata, Kenji, c/o Intellectual Property Div.
Applicants: TOSHIBA KK, KABUSHIKI KAISHA TOSHIBA
Application year: 1992
Main classification: G11C29
IPC codes: G11C29