RESISTIVE MEMORY ELEMENT

Abstract: The resistance of a resistive memory element, e.g. a synaptic element is programmed, e.g. adjusted to a target value, by pulses of a constant height and variable width. One polarity gives an increase in resistance; the other polarity gives a decrease. A short pulse applied after a longer pulse appears to have no effect. After each polarity change short pulses can again be used to make small adjustments. In a preferred embodiment longer and longer pulses are used until the resistance overshoots the target value. After overshooting the polarity is reversed and a second series of pulses is used to obtain a closer approach to the target. The resistive element comprises a resistive layer located between two electrodes, e.g. a matrix of amorphous silicon doped with boron containing V. One electrode is Cr and the other is V.

Description: RESISTIVE MEMORY ELEMENT This invention relates to resistive memory elements suitable for use as synaptic elements in neural networks. Resistive memory elemenrs usually take the form of a resistive layer which is located between two electrodes, e. g. metallic electrodes, which give access to the element. The resistive layer is usually formed of a host material, e. g. amorphous silicon, which contains a dopant to improve its host properties. In addition, the memory element includes an active species which plays a substantial part in the conduction of an electric current and adjusts the resistance of the resistive layer. The active species is usually a metal dispersed in the host as small particles or as atoms. (Synaptic elemenrs are usually configured as arrays in which many elements, e. g. 10 J - 10 s , are supported on a single substrare. The substrate provides mechanical support for all of the elements, bur the substrate has little or no effect upon the performance of the elements. ) Each element may have its own separate electrodes, so that arrays can be connected into networks as desired. It is also possible that any one element may share one or both of its electrodes with other elements. This means that the elements are permanently connected into particular network patterns. Arrays of elements are conveniently manufactured by depositing the various layers on a suitable substrate. The layers may be patterned by using well established techniques such as masking and etching. It has been menr oned above that the resistive layer is usually formed of a host material which includes an active species. The elements V, Co, Ni, Pd, Fe and Mn are particularly suitable as the active species for use with amorphous silicon as the host material. The active species is conveniently introduced into a memory element by making one electrode out of the active species and causing it to migrate into the host. The process of migration is " forming" and it comprises applying a high voltage, e. g. of the order 8 - 35 volts, for a shorr rime, e.g. 200 - 1,000 ns. The forming process reduces the resistance of the element from a very high value (in practice an infinite value) to a value which is suitable for use in a neural network, e. g. to a value within the range 10 3 - 10 s Q. It is emphasised that forming introduces the active species into the host material to give an initial value to the resistance. After forming, the resistance can be adjusted to a target value, and it is possible for the resistance to be adjusted and readjusted many times during the life of an elememt The resistance of the element is used as the memory parameter. Resistive elements are used as the programmable memories in neural networks. The circuitry of a neural network addresses a particular element by applying an address voltage to the element, whereby the resistance of the element produces a particular current. It is important to recognise that each eiemenr has two threshold voltages. The lower threshold voltage represen s the upper limit for the address voltage. In other words the element is addressed by applying a voltage less than the lower threshold voltage to it. The upper threshold voltage constitutes the value at which the forming process may occur. Thus a voltage in excess of the upper threshold voltage is normally applied to each element in order to form it and, thereafter it is undesirable to apply voltages above the upper threshold value. Voltages which lie between the upper and lower threshold values are conveniently called "programming" voltages because voltages in this range are utilised to adjust the resistance of the element. Since the resistance of the element constitutes rhe memory parameter, voltages between the upper and lower threshold values are utilised for a process equivalent to the storage of data. (The data stored in its synaptic elements is an important part of the program of a neural network. ) It has been proposed to adjust the resistance of a synaptic element by applying therero a voltage the value of which is selected so as to produce the desired result. It has been found that this method is difficult to operate because it is difficult to ascertain the value required to achieve the desired result. It is an object of this invenrion to facilitate the adjustment of the resistance of a memory element to a target value. This invention is based on the unexpected discovery that the resistance of an element can be adjusted to a target value by varying the time for which the voltage is applied (instead of varying the magnitude). Thus, the resistance of an element can be adjusted to a target value by selecting a suitable voltage and applying a pulse of an appropriate duration. Preferably, the duration of the pulse is between 10 - 1, 000 ns. The polarity of the pulse is important in that one polarity causes a decrease in the value of the resistance, and the opposite polarity causes an increase in the value of the resistance. The invention is defined in the claims. It is possible to establish correlations between pulse duration and resistance values. Using such a correlation, a target value of resistance can be achieved by applying a pulse of the appropriate duration and polarity. However, the variability of the forming step makes it difficult to establish an accurate correlation which has wide, general applicability. This invention includes a preferred embodiment which allows pulse widths to be used for adjusting the resistance of a memory element, even when no accurate correlation is available. _ - The preferred embodiment of the invention is based upon the discovery that, when several pulses of different duration are applied to a memory element, the result is determined only by the longest pulse. Thus, when shorter pulses are applied after a longer pulse, rhe subsequent, shorter pulses produce no noticeable effect. This observation gives rise to a preferred method. (a) Depending on whether the resistance of the element is too high or too low, the appropriate polarity is selected. (b) A series of pulses is applied. It is convenient to measure the resistance after each pulse. The series includes later pulses which have longer durations than earlier pulses. Preferably the duration of each pulse is greater than the duration of its predecessor. (c) When the resistance of the element approximates or passes the target value, the series is terminated. At the completion of step (c) the resistance may, fortuitously, be close enough to the target value to regard the adjustment as complete. Alternatively, the process will overshoot. The overshoot cannot be corrected by continuing with the same polarity, but the following procedure enables a further adjustment to the value of the resistance to be made. The further procedure comprises repeating the (a), (b) and (c) given above, but selecting the reverse polarity in step (a). In addition smaller increments in pulse duration are preferably used during step (b) whereby a smaller overshoot, if any, results. This procedure can be repeated as often as desired using reverse polarity and smaller increments in pulse duration at each repetition. For example, in a first series of pulses t the pulse duration may be increased by a constant increment of 100ns, e. g. pulses of 100ns, 200ns, 300ns and so on are applied until the series overshoots the target value. In the next series the reverse polarity is used and the pulse durations are increased by increments of 10ns, e. g. pulse durations of 10ns, 20ns, 30ns and so on would be appropriate. It will be appreciated that further sequences may be utilised, each being of opposite polarity to its predecessor and having a shorter pulse increment than its predecessor. It is suggested that, for most cases, increments of 10ns will produce the target value as closely as desired. The invention will now be described by way of example with reference to the accompanying drawing which shows a single synaptic element which is assumed to be comprised in an array of similar elements (now shown in the drawing). The element shown in the Figure is mechanically supported on a substrate 10. Since many, e. g. 10 4 , other similar elements (not shown) are supported on the same substrate 10 it is important that the substrate has a high electrical resistance. A glass sheet is suitable but a sheet of silicon the surface of which has been oxidised to SiO- is preferred. The thickness of the subsrrate 10 is not of major importance provided it is capable of supporting the device. The synaptic elemenr comprises a merallic layer, generally indicated by the numeral 12. Layer 12 is conveniently 50 to 100 nm thick and Cr is a suitable metal. The hosr material 11, e.g. amorphous silicon doped with a small amount of boron, is also supported on the substrate 10 but the host material partially overlaps and is in electrical contact with part of the metallic layer 12. Thus the layer 12 comprises two functional regions; namely a first electrode 13 in contact with host material 11 and first contact 14 to which external electrical leads may be attached. The host material 11 is surrounded by an insulating matrix 15. A second metallic region 16 overlays the insulating matrix 15. Preferably the second metallic region 16 is vanadium and it is 40 - 70 nm thick. As an alternative to the ureferred metal (V) other metals, e. g- Co, Ni, Pd, Fe and Mn also give very- good results. The second metallic region 16 includes a cap electrode 17 and a second contact region 18, which is in mechanical contact with the substrate 10. The cap electrode 17 passes through an aperture in the insulating matrix 15 to make electrical contacr with the host material 11. The size and location of this aperture defines the electrode 17. There is a region 19 of the host material 11 which is located between the cap electrode 17 and the first electrode 13. The region 19 predominates in the passage of an electric current through the synaptic element. Forming and programming probably affect the properties of the region 19. In use, e. g. when the element is connected into a neural network, external connectors are attached to the contacts 14 and 18 whereby the host material, and preferably its region 19, are incorporated into an external circuit. One method of producing an array of synaptic elements, each as shown in the Figure will now be described by way of example. First, a uniform metallic layer was deposited onto the substrate 10 using an evaporative technique. The uniform layer was etched, using conventional mask techniques, into the metallic sheets 12. Host material was deposited, using plasma enhanced chemical vapour deposition at 220 - 300°, to give a complete layer preferably 60 - 150 nm thick. Using conventional masks and etching the complete layer was divided into the individual synaptic elements 11. Next, an insulating layer was applied over the whole substrate, including the host regions 11 and the first electrodes 13. Unwanted insulating material was removed using conventional masking and etching techniques. Thus the insulating material between the elements was removed and the first contacts 14 were exposed. The substrate between the individual elements was also exposed. A significant feature of the etching is that an aperture (in the insulating material) was created on top of each host region 11. This aperture is important because it defined accurately the position and size of the cap electrode 17. The etching of the insulating layer is a convenient way of providing accurate apertures. Finally, an overall second metallic layer was deposited and etched to give the cap electrode 17 and the second contact regions 18. The second metallic layer filled the apertures in the insulating layer so that size and location of the cap electrode 17 was accurately defined by the apertures. Etching the second metallic layer completes this part of the process and gives elements as shown in the Figure. After the depositions and shapings were complete, the preparation of the synaptic element was completed by "forming". Forming comprised: applying a voltage of +16 volts for 300 ns to cap electrode 17. The application of this voltage caused the resistance of the element to drop from a very high, effectively infinite value, to a lower value within the range 1 - 2, 000 kQ. The forming process renders the element usable as a resistive synaptic element, but the resistance thereof needs to be adjusted to a target value, and this can be done by applying programming voltages to control the resistance as necessary. It is interesting to note that the forming pulse had positive polarity, and it caused a reduction in the resistance. After the forming pulse has been applied, a positive voltage will tend to increase the resistance of the element and a negative voltage will tend to cause a decrease. That is, after forming, the effect of polarity is reversed. It should be noted that forming leaves the resistance at an arbitrary value. There are three ways of dealing with this circumstance. (a) Apply a long negative pulse, e. g. -3v for 10 μs, to adjust the resistance to a low value. Thus first programming will always need to increase a low initial value to a higher target value. (b) Apply a long positive pulse, e.g. +3V for 10 μs, to adjust the resistance to a high value. Thus first programming will always need to reduce a high initial value to a lower target value. (c) Take no preliminary action to adjust the initial value of resistance which occurs after forming. This means that the resistance value at first programming is arbitrary and it is necessary to measure the resistance value in order to decide which polarity to use for the first programming. Although it has been experimentally demonstrated that the forming and programming processes create the resistance as appropriate, these processes are not fully understood. It is believed that forming transfers some material from the electrode 17 into the region 19, whereby the transferred material acts as an active species for the conduction of an electric current through the element. According to this hypothesis, the programming voltages affect the distribution and/or the concentration of the active species whereby the resistance of the element is affected. Whatever the explanation, it has been experimentally observed that the application of pulses in accordance with the invention adjusts the resistance of the element to a target value. In this specification voltages are specified as applied to electrode 17 with electrode 13 as the zero reference. The forming was achieved with +16 volts. Tables 1, 2, 3 and 4 below illustrate the effect produced by pulses of varying duration on three synaptic elements made as described above. In all cases procedure (a) was adopted, i. e. after forming the resistance was adjusted to a low value - - whereby programming was required to increase the value of the resistance. TABLE 1 Pulse Height +2.6V TABLE 2 Pulse height +2.4V TABLE 3 Pulse Height +2.13V It will be noted that pulse 4 of Table 1 had a duration of 100 ns and it gave a resistance of 56.2 kQ. Pulse 2 preceded pulse 4, the duration of pulse 2 was 20 ns and it gave a resistance of 10 kQ. If a pulse of 20 ns were applied after pulse 4, the resistance would remain at 56.2 kQ, i. e. the shorter pulse would have no effect. It will also be noted that pulse 7 of Table 1 had a duration of 1, 000 ns and it gave a result of 660 kΩ. If a pulse of 1, 000 ns had been applied immediately after forming, i. e. if pulses 1 - 6 had been omitted, the result would still have been 660 kQ. This emphasises that it is only the duration of the lonσest pulse which is significant. The shorter pulses, whether applied before or after, have little or no effect. It is emphasised that if the figures given in Tables 1, 2 and 3 constituted a reliable correlation, the pulse duration needed to produce any target value could be selected and applied. However, it is very difficult to establish reliable correlations, so an alternative technique, illustrated in 'Figure 4 is preferred. TABLE 4 Target Value 200 kQ Table 4 illustrates a procedure for increasing an initial low resistance to a target value of 200 kQ. Pulses 1 to 4 use the positive polarity to increase the resistance. After pulse 3 the resistance is too low at 185 kQ so pulse 4 is applied which makes the resistance too high at 230 kQ. Therefore the polarity is reversed and shorrer pulses are applied to reduce the resisrance. After pulse 9 the resistance is 198 kΩ and an- error of 2 kQ is regarded as acceptable. If greater accuracy were required the polarity would be reversed (i. e. back to positive) and even shorter increments used.

Claims: CLAIMS 1. A method of adjusting the resistance of a resistive memory element element to a -target value which method comprises: (a) establishing a correlation between the duration of a pulse applied either to similar elements or to the same element and the resistance of the element after a pulse of said duration has been applied, (b) utilising said correlation to determine the duration of pulse appropriate for producing the target value, and (c) applying a pulse of the duration specified by said correlation to produce said target value. 2. A method of adjusting the resistance of a resistive memory element to a target value which method comprises selecting a polarity adapted to cause the resistance to move towards the desired target value and applying a plurality of pulses of said polarity to said element wherein a later pulse has a greater duration than an earlier pulse, whereby the resistance of the element is caused to move towards said target value and wherein the application of said pulses is terminated when the resistance of the element becomes equal to or overshoots the target value. 3. A method according to claim 2, wherein the plurality of pulses constitutes a sequence in which the duration of each pulse is greater the duration of its immediate predecessor. 4. A method according to either claim 2 or claim 3, wherein the pulses have the same polarity and substantially the same voltage but differing durations. 5. A method according to any one of claims 2 - 4, which comprises a first treatment at a first polarity followed by a second treatment at the reverse polarity; said second treatment utilising smaller increments of duration whereby the resistance is moved more slowly in rhe second treatment than in the first treatment so that a better approximation to the target value is achieved in the second treatment than in the first treatment. 6. A method according to any one of the preceding claims in which the resistive memory element comprises a resistive layer located between two metallic eletrodes wherein said resistive layer is formed of a host material which contains an active species which plays a substantial part in the conduction of an electric current and adjusts the resistance of the resistive layer. 7. A method according to Claim 6, wherein the active species is a metal dispersed in the host material either as small particles or atoms. 8. A method according to Claim 7, wherein the active species is formed of the same metal as one electrode. 9. A method according to Claim 8, wherein the host material is amorphous silicon or doped amorphous silicon and one electrode and the active species are selected from V, Co, Ni, Pd, Fe and Mn.

Inventors: HAJTO JANOS, LECOMBER PETER GEORGE DI, OSBORNE IAN STEWART, OWEN ALAN ERNEST, ROSE MERVYN JOHN, SNELL ANTHONY JAMES, HAJTO, JANOS, LECOMBER, PETER, GEORGE +DI, OSBORNE, IAN, STEWART, OWEN, ALAN, ERNEST, ROSE, MERVYN, JOHN, SNELL, ANTHONY, JAMES
Applicants: BRITISH TELECOMM, LECOMBER JOY & HF, BRITISH TELECOMMUNICATIONS PUBLIC LIMITED COMPANY, LECOMBER, JOY +HF
Application year: 1992
Main classification: G11C27
IPC codes: G06G7, G06N3, G11C27