Method of manufacturing inversion type ICs and IC module using same

Abstract: A method of manufacturing inversion type ICs includes connecting a first electrode pad group 22a of a semiconductor chip 21 to an opposite lead group 34b via wires 33; connecting a second electrode pad group 22b to a further lead group 34a via wires; sealing the semiconductor chip, the first and second lead groups and the wires by a resin so that the outer lead portions of the leads are exposed; and bending the outer lead portions of the leads towards the bottom surface of the semiconductor chip. An IC module includes: a mounting substrate 28; a standard type IC 20; an inversion type IC 30 which is mounted on the bottom surface of the mounting substrate so that the leads having the same function as those of the standard type IC come to the same point with the mounting substrate in between, first and second electrode pad groups 22a, 22b formed on the surface of the semiconductor chip being connected via wires to second and first lead groups 34b, 34a, respectively, and the outer lead portions of the leads being bent towards the bottom surface of the semiconductor chip; and a plurality of connecting members, provided on the mounting substrate, for electrically connecting the leads of the standard type IC and the leads of the inversion type IC having the same function as those of the standard type IC.

Description: The present invention relates to a method of manufacturing ICs of two types for high-density mounting and to an IC module in which such ICs are mounted. The construction of a conventional resin seal type IC 8 is shown in Fig. 18. A semiconductor chip 1 is mounted on a die pad 11. An electrode pad 2 formed on a top surface 1a of the semiconductor chip 1 is electrically connected to an inner lead portion of a corresponding lead 4 by a wire 3. The semiconductor chip 1, the wire 3, the inner lead portion of the lead 4 and the die pad 11 are sealed by a main body of a package 5 made of a resin so that an outer lead portion 6 of the lead 4 is exposed. The outer lead portion 6 of each lead 4 is usually bent toward the bottom surface 1b of the semiconductor chip 1 in order to mount the IC. When a plurality of ICs constructed as described above are mounted on a single mounting substrate and, for example, when a large-capacity storage device is formed, leads of the same pin numbers of a plurality of ICs having the same functions must be connected to each other. When, for example, a plurality of ICs are mounted on both sides of a mounting substrate, since the pin arrangement of ICs mounted on the top surface of the mounting substrate does not match the IC pin arrangement mounted on the bottom surface, leads having the same functions do not match each other. Also, when a plurality of ICs are mounted on a single surface of a mounting substrate, leads having the same functions do not meet each other in adjacent ICs. As a consequence, there is a problem in that, since leads having the same functions are connected to each other, wiring on a mounting substrate becomes complex. A method shown in Fig. 19 for solving such a problem is disclosed in Japanese Utility Model Laid-Open No. 62-16865. In this method, ICs, such as ICs 9, are formed, in which the pin connection is inverted by bending the outer lead portion 6 toward the top surface 1a of the semiconductor chip 1, in contrast with standard ICs, such as ICs 8, in which the outer lead portion 6 is bent toward the bottom surface 1b of the semiconductor chip 1. A standard IC 8 is mounted on a top surface 7a of a mounting substrate 7, and an inversion IC 9 is mounted on a bottom surface 7b thereof. With this construction, leads corresponding to each other can be connected easily by merely providing a through hole 10 on the mounting substrate 7 because the leads of the same pin numbers of both ICs 8 and 9 come to the same point with the mounting substrate 7 inbetween. US Patent number 4994896 also illustrates this type of arrangement. However, if an ultra-thin package, such as a TSOP (Thin Small Outline Package) having a thickness of approximately 1 mm, is mounted as shown in Fig. 19, the following problem occurs. Since the thickness is thin, the outer lead portion 6 exposed to the outside from the main body 5 of the package is short. If heat stress, such as heat cycle, is applied thereto, the solder connection portion between the outer lead portion 6 and the mounting substrate 7 is destroyed by a short cycle. For this reason, although it may seem that, to absorb heat stress, for example, a lead guide surface of the IC 8 should be made higher and the length L1 from the lead guide surface to the mounting substrate 7 made longer, in the inversion type ICs 9, on the contrary, the length L2 from the lead guide surface to the mounting substrate 7 becomes short, and the performance deteriorates. In addition, there is another problem in that, productivity is lowered since the shapes of the bent leads are different for ICs 8 and 9 and two types of dies for bending operations are required to manufacture standard and inversion type ICs. The present invention has been achieved to solve the above-mentioned problems of the prior art. An object of the present invention is to provide a method of manufacturing highly reliable ICs of two types which can be mounted in high densities with simple wirings. Another object of the present invention is to provide highly reliable IC modules which use such ICs. The present invention provides a method of manufacturing a first and a second integrated circuit device from first and second semiconductor chips, each of the first and second semiconductor chips having first and second opposing major faces and a plurality of electrode pads arranged on the first major face, the plurality of electrode pads being arranged in a predetermined configuration, said predetermined configuration being the same for the first and second semiconductor chips, whereby said electrode pads comprise first and second groups of electrode pads, the method comprising: (a) arranging a first lead group and a second lead group in a predetermined configuration relative to the first semiconductor chip, (b) arranging a first lead group and a second lead group in a predetermined configuration relative to the second semiconductor chip, (c) connecting the first electrode pad group of the first semiconductor chip via wires to the first lead group of the first semiconductor chip and connecting the second electrode pad group of the first semiconductor chip via wires to the second lead group of the first semiconductor chip, (d) connecting the first electrode pad group of the second semiconductor chip via wires to the second lead group of the second semiconductor chip and connecting the second electrode pad group of the second semiconductor chip via wires to the first lead group of the second semiconductor chip, (e) sealing the semiconductor chips, the leads and the wires by a resin so that outer lead portions of the leads emerge from the periphery of respective first and second resin bodies having first major faces covering the respective first major faces 0of the first and second semiconductor chips and the resin bodies having second major faces covering the respective second major faces of the first and second semiconductor chips; and (f) bending the outer lead portions of both first and second integrated circuit devices towards a plane defined by said second major surface of each device; the first and second integrated circuit devices being suitable for mounting on first and second oposing major faces of a mounting substrate respectively such that corresponding leads of the first and second devices connected to the same respective electrode pads on the first and second semiconductor chips lie at the same point on either side of the mounting substrate. The invention also provides integrated circuit modules as set forth in independent claims 4 and 5. According to the method of the present invention, in making the inversion type IC first and second electrode pad groups formed on the top surface of the semiconductor chip are connected via wires to second and first lead groups, respectively, in a manner opposite to that in the standard type IC, and the outer lead portions of each of the leads are bent toward the bottom surface of the semiconductor chip in the same manner as in the standard type IC. In an IC module according to one aspect of the invention a standard type IC is mounted on a surface of a mounting substrate, whereas an inversion type IC is mounted on the bottom surface of the mounting substrate. The leads of the standard type IC and the inversion type IC, having the same functions, are arranged so that they come to the same point with the mounting substrate inbetween, and are electrically connected to each other by connection members. In an IC module according to another aspect of the present invention, the standard type IC and the inversion type IC are both mounted on the surface of the mounting substrate, and the leads of the standard type IC and the inversion type IC, having the same functions, are arranged adjacent to each other and are electrically connected to each other. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a cross-sectional view illustrating an IC module according to a first embodiment of the present invention; Fig. 2 is a perspective plan view illustrating a standard type IC used in the first embodiment of the present invention; Fig. 3 is a cross-sectional view taken along the line A-A of Fig. 2; Fig. 4 is a perspective plan view illustrating an inversion type IC used in the first embodiment; Fig. 5 is a cross-sectional view taken along the line B-B of Fig. 4; Fig. 6 is a cross-sectional view illustrating an IC module according to a second embodiment of the present invention; Fig. 7 is a perspective plan view illustrating a standard type IC used in the second embodiment of the present invention; Fig. 8 is a cross-sectional view taken along the line C-C of Fig. 7; Fig. 9 is a perspective plan view illustrating an inversion type IC used in the second embodiment; Fig. 10 is a cross-sectional view taken along the line D-D of Fig. 9; Fig. 11 is a perspective plan view illustrating a standard type IC used in the third embodiment of the present invention; Fig. 12 is a cross-sectional view taken along the line E-E of Fig. 11; Fig. 13 is a perspective plan view illustrating an inversion type IC used in the third embodiment of the present invention; Fig. 14 is a cross-sectional view taken along the line F-F of Fig. 13; Fig. 15 is a perspective plan view illustrating an inversion type IC used in a modification of the first embodiment of the present invention; Fig. 16 is a cross-sectional view taken along the line G-G of Fig. 15; Fig. 17 is a cross-sectional view illustrating an IC module according to a fourth embodiment of the present invention; Fig. 18 is a cross-sectional view illustrating a conventional IC; and Fig. 19 is a cross-sectional view illustrating a conventional IC module. DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will be explained below with reference to the accompanying drawings. In Fig. 1, a standard type IC 20 is mounted on the top surface of a mounting substrate 28, and an inversion type IC 30 is mounted on the bottom surface thereof. The standard type IC 20 has a die pad 26, as shown in Figs. 2 and 3. A semiconductor chip 21 is mounted on the die pad 26. First and second electrode pad groups 22a and 22b are formed on a surface 21a of the semiconductor chip 21 along both sides of the length of the semiconductor chip 21. A first lead group 24a formed of leads 1 through 13 and a second lead group 24b formed of leads 14 through 26 are arrayed in the vicinity of the long sides of the semiconductor chip 21. Each of the electrode pads of the first electrode pad group 22a of the semiconductor chip 21 is electrically connected via wires 23 to a corresponding inner lead portion of the leads of the first lead group 24a. Likewise, each of the electrode pads of the second electrode pad group 22b is electrically connected via the wires 23 to a corresponding inner lead portions of the leads of the second lead group 24b. The semiconductor chip 21, the wires 23, the inner lead portion of each of the leads, and the die pad 26 are sealed by a main body of a package 27 made of a resin so that the outer lead portions 25 of the leads of the first and second lead groups 24a and 24b are exposed. The outer lead portion 25 of each of the leads is bent toward the bottom surface 21b of the semiconductor chip 21. On the other hand, the inversion type IC 30 has a die pad 36, as shown in Figs. 4 and 5. The semiconductor chip 21 similar to that used in the standard type IC 20 is mounted on the die pad 36. A first lead group 34a formed of leads 1 through 13 and a second lead group 34b formed of leads 14 through 26 are alternately arrayed above the semiconductor chip 21. Contrary to the standard type IC 20, each of the electrode pads of the first electrode pad group 22a of the semiconductor chip 21 is electrically connected via wires 33 to the corresponding inner lead portion of the leads of the second lead group 34b, while each of the electrode pads of the second electrode pad group 22b of the semiconductor chip 21 is electrically connected via wires 33 to the corresponding inner lead portion of the leads of the first lead group 34a. The semiconductor chip 21, the wires 33, the inner lead portion of each of the leads, and the die pad 36 are sealed by the package's main body 27 made of a resin so that the outer lead portions 35 of the leads of the first and second lead groups 34a and 34b are exposed. The outer lead portions 35 of the leads are bent toward the bottom surface 21b of the semiconductor chip 21 in the same manner as in the standard type IC 20. 4M dynamic RAMs are shown as examples for the ICs 20 and 30. In Figs. 2 and 4, circled numerals near respective leads indicate the lead numbers of the respective leads. Letters written near respective electrode pads of the semiconductor chip 21 indicate the functions of the respective electrode pads. For example, D indicates data input; Q indicates data output; W indicates write control input; A 0 to A 10 indicate address input; V cc indicates a power supply of 5V; and V ss indicates a reference voltage of 0V. As described above, a group of leads to which the first and second electrode pad groups 22a and 22b are connected are inverted for the standard type IC 20 and the inversion type IC 30. That is, in the standard type IC 20, the first and second electrode pad groups 22a and 22b are connected to the first lead group 24a and the second lead group 24b, respectively. In the inversion type IC 30, the first and second electrode pad groups 22a and 22b are connected to the second lead group 34b and the first lead group 34a, respectively. For this reason, for example, the electrode pad for data input is connected to the first lead of the standard type IC 20, and the electrode pad for 0V reference voltage is connected to the twenty-sixth lead. In contrast, the electrode pad for 0V reference voltage is connected to the first lead of the inversion type IC 30, and the electrode pad for data input is connected to the twenty-sixth lead. Therefore, if these ICs 20 and 30 are arranged on both sides of the mounting substrate 28 as shown in Fig. 1, the leads of both ICs 20 and 30, having the same functions, come to the same point with the mounting substrate 28 inbetween. The corresponding outer lead portions 25 and 35 of these leads are electrically connected to each other via through holes 29, serving as connecting members, provided in the mounting substrate 28. The aforesaid inversion type IC 30 can be manufactured as set forth below. First, the semiconductor chip 21 is mounted on the die pad 36. Each of the electrode pads of the first electrode pad group 22a is connected via the wires 33 to the corresponding leads of the second lead group 34b, while each of the electrode pads of the second electrode pad group 22b is connected via the wires 33 to the corresponding leads of the first lead group 34a. Next, the semiconductor chip 21, the wires 33, the inner lead portions of the respective leads, and the die pad 36 are sealed by the main body of the package 27 so that the outer lead portions 35 of the leads are exposed. Thereafter, the outer lead portions 35 of the leads are bent toward the bottom surface 21b of the semiconductor chip 21 in the same manner as in the standard type IC 20. As shown in Fig. 1, since the leads of the ICs 20 and 30 are guided to the outside from a position deviated from the central portion of the package's main body 27 toward a position higher than and facing the surface 21a of the semiconductor chip 21, and bent toward the bottom surface 21b of the semiconductor chip 21, the length of the leads exposed in the outside of the package's main body 27 can be taken long. As a result, reliability against heat stress after mounting is improved. In addition, since the outer leads 35 of the leads of the inversion type IC 30 are bent toward the bottom surface 21b of the semiconductor chip 21 in the same manner as the outer leads 25 of the standard type IC 20, a die for a bending operation can be used which is common to the standard type IC 20 and the inversion type IC 30. Thus, workability and productivity are improved. Fig. 6 shows an IC module according to the second embodiment of the present invention. A standard type IC 40 is mounted on the top surface of the mounting substrate 28, and an inversion type IC 50 is mounted on the bottom surface thereof. The standard type IC 40 is shown in Figs. 7 and 8, and the inversion type IC 50 in Figs. 9 and 10. The ICs 40 and 50 each have a semiconductor chip 41, first and second lead groups 44a and 44b, a die pad 46 and a main body of a package 47. First and second electrode pad groups 42a and 42b are formed alternately in a line traversing the longitudinal center of a surface 41a of the semiconductor chip 41. The inner lead portions of the first and second lead groups 44a and 44b are arrayed on both sides of the pad groups 42a and 42b, respectively. As shown in Fig. 7, in the standard type IC 40, each of the electrode pads of the pad group 42a of the semiconductor chip 41 is electrically connected via corresponding wires 43 to the corresponding inner lead portions of the leads of the first lead group 44a. Each of the electrode pads of the second electrode pad group 42b is electrically connected via corresponding wires 43 to the corresponding inner lead portions of the leads of the second lead group 44b. In contrast, in the inversion type IC 50, as shown in Fig. 9, each of the electrode pads of the first electrode pad group 42a of the semiconductor chip 41 is electrically connected via corresponding wires 53 to the corresponding inner lead portions of the leads of the second lead group 44b. Each of the electrode pads of the second electrode pad group 42b is electrically connected via corresponding wires 53 to the corresponding inner lead portions of the leads of the first lead group 44a. In both the ICs 40 and 50, the outer lead portions 45 of the leads are bent toward a bottom surface 41b of the semiconductor chip 41. As described above, when a semiconductor chip having electrode pads along its center line is used, the inversion type IC 50 can be manufactured easily by merely changing the connection of wires 43 and 53. A standard type IC 60 used in the third embodiment is shown in Figs. 11 and 12. In this IC 60, leads are guided from each of the four sides of a main body of a package 67. A semiconductor chip 61 is mounted on a die pad 66. A first lead group 64a formed of leads 1 to 6, 15 and 16, and a second lead group 64b formed of leads 7 to 14 are arranged above the semiconductor chip 61. A first electrode pad group 62a and a second electrode pad group 62b are arrayed parallel to each other on a surface 61a of the semiconductor chip 61. Each of the pads of the first electrode pad group 62a are electrically connected via corresponding wires 63 to the corresponding inner lead portions of the leads of a first lead group 64a. Each of the pads of the second electrode pad group 62b is electrically connected via corresponding wires 63 to the corresponding inner lead portions of the leads of a second lead group 64b. The outer lead portions 65 of the leads are bent toward the bottom surface 61b of the semiconductor chip 61. In contrast, in an inversion type IC 70, as shown in Figs. 13 and 14, each of the pads of the first electrode pad group 62a of the semiconductor chip 61 is electrically connected via corresponding wires 73 to the corresponding inner lead portions of the leads of a second lead group 74b. Each of the pads of the second electrode pad group 62b is electrically connected via corresponding wires 73 to the corresponding inner lead portions of the leads of the first lead group 74a. The outer lead portions 75 of the leads are bent toward the bottom surface 61b of the semiconductor chip 61 in the same manner as in the standard type IC 60. By combining the standard type IC 60 and the inversion type IC 70, highly reliable IC modules can be manufactured with simple wirings in the same way as in the first and second embodiments. Although in the inversion type IC 30 used in the first embodiment, as shown in Figs. 4 and 5, the first and second lead groups 34a and 34b are arranged above the surface 21a of the semiconductor chip 21, the present invention is not limited to this case. For example, as in an inversion type IC 80 shown in Figs. 15 and 16, first and second lead groups 84a and 84b may be arranged in such a manner as to traverse the bottom surface 21b of the semiconductor chip 21. In this case, since a dedicated die pad for supporting the bottom surface 21b of the semiconductor chip 21 cannot be provided, an insulating film 88 is bonded to the bottom surface 21b, and the semiconductor chip 21 is mounted on the first and second lead groups 84a and 84b with the insulating film 88 placed therebetween. Each of the pads of the first electrode pad group 22a of the semiconductor chip 21 is connected via corresponding wires 83 to each of the leads of the second lead group 84b. Each of the pads of the second electrode pad group 22b is connected via corresponding wires 83 to each of the leads of the first lead group 84a. These elements are sealed using a resin by a main body of a package 87 so that the outer lead portions 85 of the leads are exposed. Although in the first embodiment the standard type IC 20 and the inversion type IC 30 are mounted on the top and bottom surfaces of the mounting substrate 28 respectively, the present invention is not limited to this case. As shown in Fig. 17, the standard type IC 20 and the inversion type IC 30 may be mounted on the top surface of the mounting substrate 38 in such a way that they are adjacent to each other. The leads having the same functions in both ICs 20 and 30, for example, each of the leads of the second lead group 24b of the standard type IC 20 and each of the leads of the first lead group 34b of the inversion type IC 30 are adjacent to each other and electrically connected to each other. In this case, through holes need not be provided on the mounting substrate 38.

Claims: A method of manufacturing a first (20; 40; 60) and a second (30; 50; 70) integrated circuit device from first and second semiconductor chips (21; 41; 61), each of the first and second semiconductor chips having first (21a; 41a; 61a) and second (21b; 41b; 61b) opposing major faces and a plurality of electrode pads (22a, 22b; 42a, 42b; 62a, 62b) arranged on the first major face, the plurality of electrode pads being arranged in a predetermined configuration, said predetermined configuration being the same for the first and second semiconductor chips, whereby said electrode pads comprise first (22a; 42a; 62a) and second (22b; 42b; 62b) groups of electrode pads, the method comprising: (a) arranging a first lead group (24a; 44a; 64a) and a second lead group (24b; 44b; 64b) in a predetermined configuration relative to the first semiconductor chip, (b) arranging a first lead group (34a; 44a; 74a) and a second lead group (34b; 44b; 74b) in a predetermined configuration relative to the second semiconductor chip, (c) connecting the first electrode pad group (22a; 42a; 62a) of the first semiconductor chip via wires to the first lead group (24a; 44a; 64a) of the first semiconductor chip and connecting the second electrode pad group (22b; 42b; 62b) of the first semiconductor chip via wires to the second lead group (24b; 44b; 64b) of the first semiconductor chip, (d) connecting the first electrode pad group (22a; 42a; 62a) of the second semiconductor chip via wires to the second lead group (34b; 44b;74b) of the second semiconductor chip and connecting the second electrode pad group (22b; 42b; 62b) of the second semiconductor chip via wires to the first lead group (34a; 44a; 74a) of the second semiconductor chip, (e) sealing the semiconductor chips (21; 41; 61), the leads and the wires by a resin so that outer lead portions (25, 35; 45; 65, 75) of the leads emerge from the periphery of respective first and second resin bodies (27; 47; 67) having first major faces covering the respective first major faces (21a; 41a; 61a) of the first and second semiconductor chips and the resin bodies having second major faces covering the respective second major faces (21b; 41b; 61b) of the first and second semiconductor chips; and (f) bending the outer lead portions (25,35; 45; 65, 75) of both first and second integrated circuit devices towards a plane defined by said second major surface of each device; the first and second integrated circuit devices being suitable for mounting on first and second oposing major faces of a mounting substrate (28) respectively such that corresponding leads of the first and second devices connected to the same respective electrode pads on the first and second semiconductor chips lie at the same point on either side of the mounting substrate. A method according to claim 1, in which, for the first and second integrated circuit devices (20,30; 40,50; 60,70), the outer lead portions (25,35; 45; 65,75) emerge from the resin body (27; 47; 67) at a position between the plane defined by the first major face (21a; 41a; 61a) of the semiconductor chip (21; 41; 61) and the plane defined by the first major face of the resin body (27; 47; 67). A method according to claim 1 or 2, in which the bending step (f) is carried out using a die which is the same for both the first (20;40;60) and the second (30;50;70) semiconductor devices. An integrated circuit module comprising a first (20; 40; 60) and a second (30; 50; 70) integrated circuit device, the first and second integrated circuit devices comprising first and second semiconductor chips (21; 41; 61) respectively, each of the first and second semiconductor chips having first (21a; 41a; 61a) and second (21b; 41b; 61b) opposing major faces and a plurality of electrode pads (22a, 22b; 42a, 42b; 62a, 62b) arranged on the first major face, the plurality of electrode pads being arranged in a predetermined configuration, said predetermined configuration being the same for the first and second semiconductor chips, whereby said electrode pads comprise first (22a; 42a; 62a) and second (22b; 42b; 62b) groups of electrode pads; the first integrated circuit device (20; 40; 60) comprising a first lead group (24a;44a; 64a) connected via wires to the first group of electrode pads (22a; 42a; 62a) of the first semiconductor chip and a second lead group (24b; 44b; 64b) connected via wires to the second group of electrode pads (22b; 42b; 62b) of the first semiconductor chip; the second integrated circuit device (30; 50; 70) comprising a first lead group (34a; 44a; 74a) connected via wires to the second group of electrode pads (22b; 42b; 62b) of the second semiconductor chip and a second lead group (34b; 44b; 74b) connected via wires to the first group of electrode pads (22a; 42a; 62a) of the second semiconductor chip; the first and second integrated circuit devices comprising semiconductor device bodies (27; 47; 67) having first major faces covering the respective first major faces (21a; 41a; 61a) of the first and second semiconductor chips and having second major faces covering the respective second major faces (21b; 41b; 61b) of the first and second semiconductor chips; the first and second integrated circuit devices comprising outer lead portions (25, 35; 45; 65, 75) of the leads which emerge from the respective semiconductor device bodies, the outer lead portions each being bent towards respective planes defined by the second major faces of the first and second semiconductor devices; the first and second integrated circuit devices being mounted on first and second oposing major faces of a mounting substrate (28) respectively, the mounting substrate being provided with a plurality of connecting means (29) for electrically connecting leads of the first device to corresponding leads of the second device such that the leads of the first and second devices connected to the same respective electrode pads on the first and second semiconductor chips lie at the same point on either side of the mounting substrate. An integrated circuit module comprising a first (20) and a second (30) integrated circuit device, the first and second integrated circuit devices comprising first and second semiconductor chips (21) respectively, each of the first and second semiconductor chips having first (21a) and second (21b) opposing major faces and a plurality of electrode pads (22a, 22b) arranged on the first major face, the plurality of electrode pads being arranged in a predetermined configuration, said predetermined configuration being the same for the first and second semiconductor chips, whereby said electrode pads comprise first (22a) and second (22b) groups of electrode pads; the first integrated circuit device (20) comprising a first lead group (24a) connected via wires to the first group of electrode pads (22a) of the first semiconductor chip and a second lead group (24b) connected via wires to the second group of electrode pads (22b) of the first semiconductor chip; the second integrated circuit device (30) comprising a first lead group (34a) connected via wires to the second group of electrode pads (22b) of the second semiconductor chip and a second lead group (34b) connected via wires to the first group of electrode pads (22a) of the second semiconductor chip; the first and second integrated circuit devices comprising semiconductor device bodies (27) having first major faces covering the respective first major faces (21a) of the first and second semiconductor chips and having second major faces covering the respective second major faces (21b) of the first and second semiconductor chips; the first and second integrated circuit devices comprising outer lead portions (25, 35) of the leads which emerge from the respective semiconductor device bodies (27), the outer lead portions each being bent towards respective planes defined by the second major faces of the first and second semiconductor device bodies; the first and second integrated circuit devices both being mounted adjacent to each other on a major face of a mounting substrate (28), the mounting substrate being provided with a plurality of connecting means for electrically connecting leads of the first lead group of the first device with leads of the second lead group of the second device such that the connected pairs of leads of the first and second devices are connected to the same respective electrode pads on the first and second semiconductor chips. An integrated circuit module according to claim 4, or 5, wherein both the first and second integrated circuit devices have a main body (27;47;67) of a package for sealing the semiconductor chip (21;41;61), the leads, and the wires, and wherein outer lead portions (25,35; 45; 65; 75) of the leads emerge from the main body at a position between the plane defined by the first major face (21a; 41a; 61a) of the semiconductor chip (21; 41; 61) and the plane defined by the first major face of the main body (27;47;67). An integrated circuit module according to claim 6, wherein the main body (27;47) has a substantially rectangular shape, and all of the outer lead portions (25,35; 45) emerge from two oppositely facing sides of the main body (27;47). An integrated circuit module according to claim 6, wherein the main body (67) has a substantially rectangular shape, and all of the outer lead portions (65,75) emerge from the four sides of the main body (67). An integrated circuit module according to claims 4 to 8, wherein the semiconductor chip (21) has a substantially rectangular shape, and the first and second electrode pad groups (22a,22b) are arranged near respective opposite sides of the first major face (21a). An integrated circuit module according to claim 9, wherein the first and second lead groups (84a,84b) of the said second integrated circuit device (80) traverse the second major face (21b) of the semiconductor chip (21). An integrated circuit module according to claims 4 to 8, wherein the semiconductor chip (41) has a substantially rectangular shape, and the first and second electrode pad groups (42a,42b) are arranged alternately along the longitudinal center line of the first major face (41a). An integrated circuit module according to any of claims 4 to 8, wherein the semiconductor chip (60) has a substantially rectangular shape, and the first and second electrode pad groups (62a,62b) are arranged parallel to each other near the longitudinal center line of the first major face (61a).

Inventors: MICHII KAZUNARI, SEKI HIROSHI, MICHII, KAZUNARI, SEKI, HIROSHI, Michii, Kazunari, c/o Mitsubishi Denki K.K., SEKI, HIROSHI, MITSUBISHI DENKI K.K.
Applicants: MITSUBISHI ELECTRIC CORP, MITSUBISHI DENKI KABUSHIKI KAISHA
Application year: 1992
Main classification: H01L23
IPC codes: H01L25, H01L23, H05K1