Differential comparator with differential threshold for local area networks or the like

Abstract: A master-slave differential comparator (1) having a threshold value includes a master section (3) which controls the threshold value of the slave section (2). The slave section is controlled by bias currents which are substantially determined by fixed biases (V C + Δ 2 , V C - Δ 2 ) applied to the master section, the difference in biases being substantially equal to the threshold value of the comparator. The comparator produces an output (OUT+,OUT-) when the input signals (IN+, IN-) differentially exceed the threshold value.

Description: This invention relates to integrated circuit comparators. Many hard-wired digital communication systems use a twisted pair of wires as the communication medium between nodes on the network. To increase the robustness of the wire pair digital receiver, a fully differential receiver should be used. The differential receiver converts the data on the wire pair from differential form to non-differential form, sometimes referred to as single-ended form. The advantage of using a differential receiver is the relative insensitivity of the receiver to common mode signals. Thus, induced noise (crosstalk, for example) which appears mostly as common mode noise is rejected while the desired signal, being differential (longitudinal), is detected. However, not all noise is common mode. Moreover, when a transmitter is silent (no desired data is being sent), the receiver may interpret received noise as "valid" data. To reject noise during periods of "silence", a threshold should be provided in the receiver to accept signals as data when the differential signals exceed the threshold. Thus, it is desirable to have a true differential comparator with a predetermined threshold in digital communication system receivers, such as a receiver for a wire pair based local area network. From document US-A-4 429 234 a differential comparator is known that comprises a differential input stage having a differential threshold voltage. A current source is provided for supplying a bias current to the differential input stage; the said differential threshold voltage may be substantially determined by that bias current. According to this invention there is provided a comparator as claimed in claim 1. A differential comparator with two inputs, embodying the invention, has a master section and a slave section. The master section (having an output and having inputs coupling to fixed biases) establishes a differential threshold value for the comparator. The slave section (responsive to the two comparator inputs and to the output of the master section), compares signals on the two comparator inputs and produces an output when the signals differentially exceed the threshold value. The differential comparator, according to one embodiment of the invention, provides for a true differential comparator with a differential threshold voltage substantially determined by the bias currents therein. In a particular embodiment, the differential threshold value is substantially determined by the bias current in a differential pair of transistors in the slave section responsive to the differential input signals. In another particular embodiment, the differential threshold value is substantially determined by the bias currents in an amplifier stage in the slave section which are responsive to a differential pair of transistors. The differential pair is responsive to the differential input signal but with fixed bias current. The invention will now be described with reference to the accompanying drawings, in which: FIG. 1 is a simplified block diagram of an exemplary local area network receiver utilizing a differential comparator with a threshold for signal detection (squelch) operation; FIG. 2 is a diagram of signals of exemplary operation of the comparator of FIG. 1; FIG. 3 is a simplified schematic of an exemplary differential comparator embodying the invention; FIG. 4 is a simplified schematic diagram of a voltage controlled current source used in the comparator shown in FIG. 3; FIG. 5 is a simplified schematic of another exemplary differential comparator embodying the invention. The invention may be understood generally by referring to FIG. 1. Here, a differential comparator 1, with two inputs (IN+, IN-), comprises a master section 3 and a slave section 2. The master section 3 (having an output TSET and having inputs (not numbered) coupling to fixed biases V C + Δ/2, V C -Δ/2), where Δ is the differential threshold value for the comparator. The slave section (responsive to the two comparator inputs IN+, IN- and to the output TSET of the master section) compares signals on the two comparator inputs and produces an output (OUT+, OUT-) when the signals differentially exceed the differential threshold value. In this embodiment, a signal on OUT+ is asserted when a signal on IN+ exceeds a signal IN- by Δ and a signal on OUT- is asserted when the signal IN- the signal IN+ by Δ. More particularly, the differential comparator 1, according to one embodiment of the invention (FIGs. 3 or 5), provides for a true differential comparator with a differential threshold voltage substantially controlled by the bias currents in a slave section. In one particular embodiment (FIG. 3) of the invention, the differential threshold value is substantially controlled by the bias currents (e.g., I S ) in an amplifier stage 17 L , 17 R in the slave section 2 responsive to a differential pair of transistors 13. The differential pair 13, with fixed bias current, is responsive to the differential input signal IN+, IN-. In another particular embodiment of the invention (FIG. 5), differential threshold value is substantially controlled by the bias current I b in the differential pair of transistors 31 in the slave section 2 responsive to the differential input signals. In both embodiments, the threshold value of the comparator is substantially determined by the fixed bias voltages (V c + Δ/2, V c -Δ/2) applied to a master section 3, the master section 3 controls the bias currents in the slave section 2. Preferably, the master section 3 and slave section 2 are found in a common integrated circuit. Discussing the invention in more detail, in FIG. 1 and in accordance with one embodiment of the invention, an exemplary digital receiver (not numbered) is diagramed. As discussed briefly above, the receiver in FIG. 1 has a differential comparator 1 with a master section 3 and a slave section 2. Slave 2 provides two sets of outputs: D+, D- for data; and OUT+, OUT- for valid signal detection. The inputs IN+, IN- are are shown here as coupled to a communication media, such as a twisted pair of wires 4 used in the Auxiliary Unit Interface (AUI), part of the IEEE 802.3 local area network data communication standard. Master 3 sets the threshold value for differential signals on input IN+, IN- of stage 2 to exceed before the outputs OUT+, OUT- changes. Thus, master 3, in this example, sets the threshold for signal detection (squelch) since the outputs OUT+, OUT- will not change unless a differential signal is received with an amplitude exceeding the threshold Δ. The outputs D+, D- are not subject to the threshold requirements discussed above, as will be discussed in more detail below. As will be discussed in more detail below, NAND gate 5 combines the signals from outputs OUT+, OUT- to provide a single-ended indication that a sufficiently strong differential signal has been received (SIGNAL DETECT). Conventional comparator 6 combines outputs D+, D- into a single-ended data signal for further processing by the user. An illustrative example of the operation of the differential comparator 1 is shown in FIG. 2. As shown, a differential signal is applied to inputs IN+, IN(only the differential value of the signal is shown). When the input signal exceeds the differential amount (Δ), an output (OUT+, OUT-) changes state. NAND gate 5 (FIG. 1) combines these signals to produce a squelch signal (SIGNAL DETECT) which goes "high" when the differential input signal exceeds the threshold Δ. In addition, the outputs D+, D- from slave section 2 (FIG. 1) drive conventional comparator 6 (FIG. 1) to produce the single-ended output DATA as shown. Note that the state of DATA changes depending on the polarity of the input signal; no threshold requirements are imposed. One implementation of the sections 2, 3 of the invention is shown in FIG. 3. Each section 2, 3 has substantially identical differential amplifiers 10, 20, respectively. Similarly, sections 2, 3 each have substantially identical variable bias amplifier stages 11 L , 11 R , and 21 as well as substantially identical gain stages 12 L , 12 R , and 22. It is noted that the gain stage 22 differs from stages 12 L , 12 R by the feedback used; stage 22 has the input connected to output to form a reference while 12 L and 12 R have nonlinear feedback (diode clamps), as will be discussed in more detail below. It is also noted that the stages 20, 21 and 22 in master section 3 may be substantially identically scaled with corresponding stages in slave section 2. The differential amplifier 20 has a pair of differential transistors 23 responsive to a two-tap resistive voltage divider 24. The voltage of one tap of the divider is approximately V C +Δ/2 while the voltage on the other tap is approximately V C -Δ/2. The difference in voltage being Δ, the desired amount of threshold for the differential comparator 1. V C is the desired operating common mode voltage for the comparator 1. For purposes here, V C is approximately V CC /2, where V CC is the voltage supply to the comparator 1, the other supply voltage being substantially zero volts, or ground. Differential output current from the differential amplifier 20 is mirrored by transistor 25 to flow in the drain of transistor 26 of variable bias amplifier 21. Gain stage 22 is a conventional CMOS inverter with the input and output shorted together and resistive current limiting. Stage 22 acts as a reference to provide a reference output voltage to operational amplifier 28. The reference voltage is approximately the threshold voltage of the amplifier stage 22 (and that of stages 12 L , 12 R , approximately V CC /2. Operational amplifier (opamp) 28 serves to keep the voltage on the drain of transistor 26 substantially equal to the reference voltage from amplifier stage 22. This is accomplished by varying the amount of current bias to transistor 26 by a voltage-controlled current source 27. The control voltage from opamp 28 (TSET) is the control signal to slave section 2 to set the threshold voltage of the comparator 1. Referring temporarily to FIG. 4, an exemplary voltage-controlled current source 27 is diagramed. Here, the control voltage from opamp 28 (TSET) varies the amount of current flowing in transistor 37 and, thus, through transistor 38 to the transistor 26. Having the gate of transistor 38 coupled to a fixed voltage increases the output resistance of the voltage controlled current source 27. Returning to FIG. 3, the stages in the slave section 2 are substantially identical to corresponding stages in the master section 3 as discussed above. In addition, the embodiment of the slave section 2 is shown having symmetrical (and substantially identical) left and right stages (subscripts denoting which side the stage appears). Thus, for clarity, the detailed description here will refer to just the lefthand side of the slave section 2. Also discussed above, the differential amplifier 10 in section 2 is substantially identical to the corresponding amplifier 20 in section 3. Thus, stage 10 has a differential pair of transistors 13 substantially identical to the differential pair of transistors 23 in stage 20. In addition, the stages 11 L and 12 L are substantially identical to corresponding stages 21, 22 in the master section 3. In more detail, the differential amplifier 10 has a current-mirroring transistor 15 L substantially identical to corresponding transistor 25 in amplifier 20. Similarly, transistor 16 L and voltage-controlled current source 17 L in variable bias amplifier stage 11 L are substantially identical to corresponding transistor 26 and source 27 in amplifier stage 21. The voltage-controlled current source 17 L is also controlled by a signal from opamp 28, the signal labeled here as TSET (threshold set). The substantially identical nature of the stages 11 L , 21 and the common control signal TSET makes the currents I M , I S from corresponding sources 17 L , 27 substantially equal. The substantially equal current, I M , I S makes the electrical characteristics (e.g. threshold voltage) of the two stages 11 L , 21 substantially equal. Also as stated above, the gain stage 12 L is substantially identical to stage 22 (used as a reference for opamp 28). Instead of a direct connection between input and output of stage 12 L as in stage 22, voltage limiters 18 L are used to provide high gain near the transition region of the gain stage's input-to-output transfer characteristic. (Voltage limiters 18 L are shown here as diode which, as is well known in the art, may be diode-connected enhancement MOSFETs.) The voltage swing of the output OUT+, OUT- is thus limited by the clamping voltage of the voltage limiters 18 L , 18 R , and is sufficient to switch the NAND gate 5 (FIG. 1) after further amplification by inverting amplifiers 19 L 19 R . Since the stages in the master section 3 are substantially identical to the corresponding stages in the slave section 2, and the voltage-controlled current source 17 L is controlled along with corresponding source 27, the master section 3 adjusts the variable bias amplifier stage 11 L to set the threshold voltage of slave section 2. More particularly, the master section 3, as substantially determined by the difference in voltages applied to the inputs thereto (established by resistor string 24), varies the bias in stages 11 L and stage 21. Since the slave section 2 has a differential input and output (section 2 is symmetrical), the slave section 2 will respond to a differential signal on inputs IN+, IN- that exceeds the threshold voltage Δ. Additional outputs D+, D- are coupled to the drain outputs of transistors 13 to provide additional gain to the differential input signals applied to inputs IN+, IN- prior to slicing by conventional comparator 6 (FIG. 1). Another embodiment of the invention is shown in FIG. 5. Here, as with the previous embodiment, a differential comparator 1 has two sections, a master section 3 and a slave section 2. Also in the embodiment of FIG. 5, the master section 3 controls the slave section 2 to set the threshold value for the slave 2. Unlike the the embodiment of FIG. 3, the threshold voltage of the slave 2 is substantially determined by the current I b bowing through differential pair of transistors 31. The master section 3 has a differential pair of transistors 41, substantially identical to the differential pair of transistors 31 in the slave section 2. The outputs of the differential pair 41 couple to a reciprocal current mirror 42 and to two series-coupled amplifiers 43, here conventional CMOS inverters. The output of the amplifiers 43 controls transistor 44 to provide a bias current I a in the transistors 41. The amount of bias current is heavily dependent on the voltages applied to the gates (inputs) of the differential pair 41, here established by a resistor string 45, similar to the resistors 24 in FIG. 3. The difference in voltages applied to the gates of transistors 41 is substantially equal to the desired threshold voltage, Δ, of the differential comparator 1. In addition to the differential pairs 31, 41, the slave section 2 has a reciprocal current mirror 32, amplifiers 33 L , 33 R , and transistor 34 corresponding to, and substantially identical to, mirror 42, amplifiers 43, and transistor 34 in master section 3. By virtue of the matching of transistors 34 and 44, and transistor 34 being controlled by the amplifiers 43, the current I b substantially the same as current I a . Thus, the master section 3 establishes the threshold value for the slave 2.

Claims: A comparator (1), formed in an integrated circuit and having two inputs, comprising a master section (3) having an output, and a differential input stage (20) with the inputs coupling to fixed biases (V C +Δ/2, V C -Δ/2), for establishing a differential threshold value (Δ) for the comparator; and, a slave section (2), having a differential input stage (10) responsive to the two comparator inputs and the output of the master section, for comparing signals on the two comparator inputs and producing an output when the signals differentially exceed the threshold value; wherein output of the master section controls bias currents in the slave section, and the input stages of the master and slave sections are substantially identical. A comparator as claimed in claim 1, wherein the slave section (2) comprises: a differential pair of transistors (13) in the corresponding input stage, having two inputs and two outputs, the inputs coupling to the corresponding inputs of the comparator; and an amplifier stage (11 L) , having a variable bias and an input coupling to an output of the differential pair; wherein the bias in the amplifier stage is substantially controlled by the output of the master section, and the differential threshold value of the comparator is substantially controlled by the amount of bias in the amplifier stage. A comparator as claimed in claim 2, wherein the master section (3) comprises: a differential pair of transistors (23) in the corresponding input stage, having two inputs and two outputs, the inputs coupling to the fixed biases; an amplifier stage (21), having a variable bias and an input coupling to an output of the differential pair; and feedback means (28), responsive to the amplifier stage, for maintaining the output voltage of the amplifier stage substantially equal to a voltage reference (22); wherein the feedback means additionally controls the bias of the amplifier stage in the slave section. A comparator as claimed in claim 3, wherein the slave section comprises a gain stage (12 L ) having an output, a threshold voltage substantially equal to the reference voltage, and responsive to the amplifier stage (11 L) , the output of the gain stage being the output of the comparator.

Inventors: FERNANDEZ FRANCISCO JAVIER, LEONOWICH ROBERT HENRY, FERNANDEZ, FRANCISCO JAVIER, LEONOWICH, ROBERT HENRY
Applicants: AT & T CORP, AT&T CORP.
Application year: 1992
Main classification: H03K5
IPC codes: G06G7, H03F3, H03K5, G01R19