Protection circuit in inverter for refrigerators

Abstract: The present invention is an inverter (12) for a portable refrigerator (8). The inverter includes a square wave generator (30) operable by a DC voltage source (10). A timer (28) is also included which, in conjunction with the square wave generator, provides a multiple phase waveform for operating a compressor motor (14). For conventional three winding compressor motors, the inverter provides a six-step waveform for operation of the portable refrigerator. The inverter can also drive the motor using either a first or second DC voltage level, by minor changes in the inverter and using either a wye (22) or delta (24) winding configuration. The inverter also includes a protection circuit (74) which protects against locked rotor and overload current, as well as a shut-off circuit (50) to guard against operating at low speeds and completely draining the battery.

Description: 1. Field of the Invention The present invention relates to portable refrigerators. More specifically, the field of the invention is that of locked rotor detection and burnout protection circuit in inverters for the motors of portable refrigerators. 2. Prior Art Portable refrigerators are known which operate on battery power to drive the compressor motor. The motors are driven by inverters having a fixed frequency and one or three phases. Problems with the prior art inverters are that they may not perform well during the motor start-up and that they may not run at a high level of efficiency. What is needed is an inverter for a portable refrigerator which performs well during motor start-up. Another need is for an inverter which is more efficient. JP-A 13 15 680 relates to a closed motor-driven compressor. This document contemplates to reduce the number of parts by providing an inverter using a battery as a primary power source and delivering an a.c. current having a constant voltage/frequency ratio as a secondary power source. It is the purpose of such an arrangement to eliminate the necessity of a position detector for the rotor of the electrical motor. The invention provides a refrigerator adapted to be connected to a source of DC voltage, said refrigerator comprising: a housing; a compressor disposed within said housing; a motor operably connected to said compressor; and inverter means for driving said motor; said inverter means being adapted to be coupled to the DC voltage source and including means for generating a multiple phase AC output voltage from the DC voltage source and providing said multiple phase AC output voltage to said motor, said inverter means further including means for providing said multiple phase AC output voltage at a frequency proportional to the voltage level of the DC voltage source, characterized by a charging circuit for eliminating the time delay in starting operation of said inverter when DC voltage is supplied, said charging circuit including a charging transistor coupled with a capacitor. BRIEF DESCRIPTION OF THE DRAWINGS The above mentioned features and objects of this invention, and the manner of attaining them, will become more apparent and the invention itself will be better understood by reference to the following description of embodiments of the invention taken in conjunction with the accompanying drawings, wherein: Figures 1A, 1B, and 1C are circuit diagrams of a first embodiment of the inverter of the present invention. Figure 2 is a circuit diagram of low voltage cutout circuitry. Figure 3 is a schematic diagram of the portable refrigerator of the present invention. Figure 4 is a circuit diagram of the motor windings in a wye configuration. Figure 5 is a circuit diagram of the motor windings in a delta configuration. Figures 6A-6C are graphs of the idealized square waveforms produced by the three phase square waveform generator of the present invention. Figures 7A-7F are graphs of the idealized gate waveforms produced by the six step drive waveform generator of the present invention. Figures 8A, 8B, and 8C are circuit diagrams of a second embodiment of the inverter of the present invention. Corresponding reference characters indicate corresponding parts throughout the several views. The exemplifications set out herein illustrate preferred embodiments of the invention, in various forms, and such exemplifications are not to be construed as limiting the scope of the invention in any manner. DESCRIPTION OF THE PREFERRED EMBODIMENT The present invention relates to portable refrigerator 8 as shown in Figure 3. Portable refrigerator 8 includes battery 10 for supplying direct current to inverter 12 which drives motor-compressor unit 14. Battery 10 may be a 24V, 50 Amp-hr battery or a 12V, 100 Amp-hr battery as described below. Alternatively, another type of power supply could be used, such as a vehicle alternator, or an alternating current source which is rectified and filtered to provide direct current. Motor-compressor unit 14 includes a compressor for compressing refrigerant and a three phase electric motor for driving the compressor. In accordance with the present invention, inverter 12 includes a three phase inverter for supplying current for the electric motor of motor-compressor unit 14, with the circuitry of inverter 12 being described in greater detail below. Battery 10 and inverter 12 are electrically coupled via fuse holder 16 of inverter 12, with clips 18 and 20 located on the electrical lines connected to battery 10. Inverter 12 is drivingly connected to the three phase motor of unit 14 which may have windings 22 in the wye configuration as shown in Figure 4 for operation with a 24V battery, or windings 24 in the delta configuration as shown in Figure 5 for operation with a 12V battery. The first embodiment of inverter 12 is shown in detail in the circuit diagram of Figures 1A, 1B, and 1C. Inverter 12 includes cold control thermostat contacts 26, timer 28, square wave generator 30, decoder circuit 32, and power transistors 34 which are connected at terminals G, H, and I having the arrangement of either windings 22 or 24. Cold control 26 may be a thermostat or other device for turning portable refrigerator 6 on and off, and is connected to battery 10 to start or stop the drive circuits 28, 30, and 32 of inverter 12. Timer 28 provides timing signals to square wave generator 30 so that six square waveform signals are provided to decoder 32 which drives power transistors 34 and thereby producing a six step waveform at the inverter output terminals G, H, and I. Three of the square waveform signals appear on lines labeled e₁, e₂, and e₃; the other three are the complements of those signals, namely e₁ , e₂ , and e₃ . The details of the inverter circuitry is described in greater detail below. To protect inverter 12 from potentially damaging conditions, de-energizing transistors 36 are connected to and are capable of disabling power transistors 34. Thermal overload circuit 38, overload circuit 40, and locked rotor circuit 42 are capable of triggering de-energizing transistors 36 in case of a fault condition (i.e., overheating, insufficient voltage, excess electrical load, etc.) as described in further detail below. In operation, inverter 12 provides a six step waveform which is proportional in magnitude and in frequency to the input voltage from battery 10. This is provided by holding the voltage constant at one input of a comparator of timing chip 44 of timer 28 while a timing capacitor connected to timing chip 44 charges from the variable battery voltage through resistors R3, R5, and R6. Timing chip 44 thereby provides a pulse train, with a frequency proportional to the input battery voltage, to square wave generator 30. Dual flip flops 46 and 48 and two NAND gates of quad NAND gates 50 form square wave generator 30 which provides a three phase square wave output to decoder 32. The three square wave signals (the signals e₁, e₂, and e₃ which are shown in Figures 6A-6C) are provided to NPN transistors Q1-Q9 of decoder 32, which drive gates G1-G3 of power MOSFET transistors Q21-Q23 and the bases of PNP transistors Q10-Q12 of power transistors 34. The collectors of Q10-Q12 drive gates G4-G6 of power MOSFET transistors Q24-Q26. With this arrangement, the waveforms which occur at gates G1-G6 (see Figures 7A-7F) are logical functions of two of the signals e₁, e₂, and e₃, wherein equations (1)-(6) define the relationships, with e G1 being the state of gate G1, etc.: e G1 = e₁ · e₂ e G2 = e₂ · e₃ e G3 = e₃ · e₁ e G4 = e₂ · e₁ e G5 = e₃ · e₂ e G6 = e₁ · e₃ For example, lower power transistor Q22 has its gate G2 coupled via resistor R37 to line B which carries the signal for e₂, and is also coupled to the collector of transistor Q5. The base of Q5 is coupled to line C which carries the signal for e₃, with the emitter of Q5 being coupled to ground. Therefore, if e₃ is high, then the base of Q5 will conduct and draw gate G2 to ground. Thus, G2 is only high when e₂ is high and e₃ is low as defined in equation (2). Lower power transistors Q21 and Q23 have similar arrangements according to equations (1) and (3), respectively. For each upper power transistor, Q24-Q26, an additional driving transistor, Q10-Q12 respectively, is provided. For example, gate G5 is coupled to the collector of PNP transistor Q11 which drives transistor Q25. The base of Q11 is coupled via resistor R34 to the collector of NPN transistor Q4, with Q4 having its emitter coupled to ground. The base of Q4 is coupled via resistor R24 to line C which carries the signal e₃, and to the collector of transistor Q3 which has its base coupled via resistor R23 to line B which carries the signal e₂. Therefore, if e₃ is high, then the base of Q4 will conduct and cause a current flow through Q11 and have a high voltage apparent at G5. However, in this situation if e₂ goes high, then Q3 will conduct and draw the base of Q4 low and prevent current flow through Q11. Thus, G5 is only high when e₂ is low and e₃ is high as defined in equation (5). Upper power transistors Q24 and Q26 have similar arrangements according to equations (4) and (6), respectively. During time period t₁, G6 and G2 are high and close power transistors Q26 and Q22. This closes a circuit between terminal I and terminal H wherein the current flows from I to H (or I →H). The next time period t₂, G6 and G1 are high and close transistors Q26 and Q21. This closes a circuits between terminal I and terminal G (or I →G). Similarly for periods t₃-t₆ a circuit between two of terminals G, H, and I is formed, so that the resulting effect is a six phase current having the pattern described in the following TABLE 1: time period current flow t₁ I →H t₂ I →G t₃ H →G t₄ H →I t₅ G →I t₆ G →H The gate voltage state waveforms shown in Figures 7A-7F could also have been produced by circuitry utilizing logic gates rather than transistors Q1-Q9 of decoder 32 and the associated resistors. An advantage of the disclosed structure over logic gate circuitry is that transistors Q1, Q4, and Q7 can withstand the high voltage required to drive upper power transistors Q10-Q12 and their associated circuitry. In the 24V configuration, the drive voltage may be up to 40V, and in the 12V configuration up to 26V. The windings of motor-compressor unit 14 can be operated by inverter 12 as described above with battery 10 being either a 12V or 24V battery. In the configuration of inverter 12 using a 12V battery, jumpers 52 and 54 are attached to the circuitry of inverter 12 as shown in Figure 1A. Jumper 52 connects the collector and emitter of transistor Q13, thus effectively eliminating Q13 from the active circuitry of cold control 26. Jumper 54 connects the anode of Zener diode D3 with ground. Also, the 12V configuration uses resistor R39 which is a sensor wire comprising an eight inch length of AWG No. 17 copper wire (having a resistance of 3.5 mΩ). The windings are arranged in the delta configuration of windings 24 shown in Figure 5. In the configuration of inverter 12 using a 24V battery, jumpers 52 and 54 are not used in the circuitry of inverter 12. Transistor Q13 thus remains in the active circuitry of cold control 26. Zener diode D3 is not connected to ground and is effectively eliminated from the active circuitry of timer 28. Also, the 24V configuration uses resistor R39 which is a sensor wire comprising an eight inch length of AWG No. 20 copper wire (having a resistance of 7 mΩ). The windings are arranged in the wye configuration of windings 22 shown in Figure 6. In accordance with the present invention, motor-compressor unit 14 can be driven by a 12V or 24V power source conventionally provided by battery 10. With inverter 12 of the present invention, delta configuration windings 24 have almost no circulating current. Circulating current in the delta configuration would tend to cause the performance of motor-compressor unit 14 to be worse than when using wye configuration windings 22. However, motor-compressor unit 14 performs equally well with the 12V or 24V configuration, and therefore inverter 12 of the present invention provides a design which can be used in portable refrigerators having different power supplies with minimal adaption. In addition, the present invention provides low voltage cut-out circuit 56 as shown in Figure 2. Circuit 56 works in conjunction with two NAND gates in Quad NAND gates 50 (the two NAND gates are represented by pins 1, 2, and 3, and 5, 6, and 4 of gates 50) to protect power transistors 34 against operation with an insufficient gate drive, to protect battery 10 against excess deletion, and to prevent operation of motor-compressor unit 14 below the rpm limit for oil pumping within unit 14. Although not necessary for the operation of inverter 12, low voltage cut-out circuit 56 provides the aforementioned protection from problems which may occur with a drained battery 10. Jumper 58 is included with circuit 56 when in the 24V configuration to couple one terminal of resistor R51 to ground. In the 12V configuration, jumper 58 is omitted from circuit 56 effectively removing R51 from the active circuitry. In operation with the 24V configuration having a fully charged battery 10, Zener diode D10 of circuit 56 conducts and turns on transistor Q30, thus turning off transistor Q31. However, when the input voltage from battery 10 drops below the cut-out voltage, for example, 14V in the 24V configuration or 7V in the 12V configuration, Q30 turns off and Q31 turns on which causes the voltages apparent on capacitors C16 and C5 to rise toward the positive signal bus voltage carried on line A. Pin 2 of gates 50 is coupled to circuit 56 by line M, and when the voltage apparent on line M reaches the trip point of pin 2 then output pin 3 drops to low. The low signal on output pin 3 of the first NAND gate of gates 50 causes the second NAND gate output pin 4 to go high. The high signal on output pin 4 turns on de-energizing transistors 36 which deactivate gates G1-G3 of power transistors Q21-Q23 and thus shuts off the output current of inverter 12. After the shut off of output current, capacitors C5 and C16 discharge through resistors R11 and R12 which causes the voltage apparent on pin 2 of gates 50 to drop below its threshold voltage, causing pin 3 to go high. Capacitor C6 is then able to charge through resistor R9. When the threshold at pin 6 is reached, pin 4 drops low thus restarting inverter 12. Unless battery 10 is recharged during the time period that de-energizing transistors 36 are turned on, cut-out circuit 56 will again shut off output current. The length of the shut off time period is determined by the value of capacitors C5, C6, and C16, which in the exemplary embodiment provides a one minute shut off time period. To resume normal operation, battery 10 must be recharged to at least above the cut-out voltage, and preferably to a full charge of 12V or 24V. However, if battery 10 is not recharged, circuit 56 prevents inverter 12 from operating for any significant period of time, and thus little additional drain of battery 10 occurs. The present invention also includes locked rotor circuit 42 which protects motor-compressor unit 14 from damage and battery 10 from excessive drainage caused by a locked rotor condition occurring at startup of unit 14. Rather than the usual practice of limiting the current provided to power transistors 34, circuit 42 limits the time duration and duty cycle of the stalled or locked rotor current, for instance allowing full voltage without any current limitation for a period of one second. The current of power transistors 34 is sensed by a low resistance, namely R39, which activates input pin 3 of voltage comparator 60 during the start cycle of motor-compressor unit 14. When the voltage apparent on input pin 3 rises above the threshold voltage of comparator 60, output pin 7 of comparator 60 drops low and turns on the base of Q19. The collector of PNP transistor Q19 is coupled in parallel to one terminal of resistors R11 and R12, the other terminals of which are coupled to each terminal of capacitor C5. The other terminal of R12 is also coupled to ground, while the other terminal of R11 is also coupled to input pin 2 of gates 50. By this arrangement, capacitor C5 is ramp charged because of the conduction of transistor Q19. If motor-compressor unit 14 starts within the usual start time, for example 0.5 seconds, the voltage at input pin 2 of gates 50 remains below the threshold necessary to trip the NAND gate of pin 2. However, if unit 14 does not start within a multiple of the usual start time then input pin 2 goes above the threshold so that output pin 3 drops low which forces input pin 6 low and output pin 4 high as described above. The high signal on output pin 4 turns on de-energizing transistors 36 which deactivate gates G1-G3 of power transistors Q21-Q23 and thus shuts off the output current of inverter 12. Input pin 6 slowly returns to a high state through resistor R9, after which inverter 12 is re-energized. The present invention also includes overload circuit 40 which provides overload current protection to inverter 12. Overload current is typically caused by two of the terminals of the inverter being shorted together. The overload current is detected by comparator 62 which determines the difference between a predetermined threshold voltage and the voltage apparent at input pin 2 of gates 50 which is coupled to a terminal of R39. When an overload current is detected, output pin 7 of comparator 62 drops low and turns on the base of transistor Q20. The collector of PNP transistor Q20 is coupled to input pin 2 of gates 50 and to a terminal of capacitor C5. Transistor Q20 is a high current capacity signal level transistor. Q20 can thereby charge capacitor C5 quickly, for example 50 microseconds, which effectively protects power transistors 34 against shorting of the output terminals. The present invention further provides inverter 12 with motor temperature protection by thermal overload circuit 38. The temperature of motor-compressor unit 14 is sensed by PTC resistor R14. During operation of unit 14 under typical temperatures, R14 remains at a low value so that the voltage apparent to input pin 5 of gates 50 remains high. However, upon the occurrence of an overheated condition, the resistance of PTC resistor R14 will increase to a greater value. At a predetermined temperature, for example 200° F, the resistance of R14 will cause the voltage apparent on input pin 6 of gates 50 to drop low, so that output pin 4 goes high and activates de-energizing transistors 36 thus shutting off the output current of inverter 12. The remaining description provides additional detail into the structure and operation of the present invention. The circuitry is generally located on a single circuit board, although some of the components may have different physical locations. The terms used in this description, including the words "terminals" and "lines", are used to indicate electrical connections between the circuit components and not required physical structures. Cold control 26 is disposed between battery 10 and timer 28, and activates inverter 12 to drive motor-compressor unit 14 with power supplied by battery 10. Specifically, one terminal of cold control 26 is coupled to the collector of transistor Q13 and the other terminal is coupled via fuse F1 to battery 10. Fuse F1 is preferably configured to burn out if the battery terminals are incorrectly attached. Cold control 26 may comprise a switch, and preferably comprises a thermostat with a switching device. Although battery 10 is directly connected to power transistors 34, inverter 12 cannot supply power to unit 14 until power regulating circuit 64 is enabled. Cold control 26 closes the connection between battery 10 and circuit 64 which then activates signal bus 66 and initiates the production of the square waveforms by timer 28 and generator 30. Within circuit 64 is a voltage regulator formed by transistor Q13, resistor R1, and Zener diode D1. The collector of Q13 is coupled to cold control 26 and a terminal of R1, the base of Q13 is coupled to the other end of R1 and the cathode of Zener D1, and the emitter of Q13 is coupled to signal bus 66. When the voltage from cold control 26 exceeds a predetermined level then Zener D1 breaks down and D1 conducts from its anode to ground. In the 12V configuration, jumper 52 is used and the current regulating circuitry is effectively eliminated from the active circuitry. Timer 28 is coupled to signal bus 66 and includes timing chip 44 having pins 1-8, resistors R2-R6 and R x , capacitors C3 and C x , Zener diode D3, and transistor Q14. In the preferred embodiment, timing chip 44 comprises a standard integrated circuit chip designated NE555. Although a NE555 chip normally would supply a fixed pulse train frequency, the arrangement of timing chip 44 with Zener D3 and resistors R3, R5, and R6 provides the desired variable frequency. R2 has one terminal coupled to signal bus 66 and the other terminal coupled to pins 4 and 8 of chip 44. R3 has one terminal coupled to pins 6 and 2, with the other terminal coupled to pin 7 and a terminal of R5. R4 is coupled between signal bus 66 and the collector of Q14. R5 is a variable resistor coupled between R3 and R6. R5 is a 100KΩ potentiometer used as a variable resistor to set the inverter frequency. The exact setting of R5 is determined by the voltage and frequency requirements of the particular motor provided in motor-compressor unit 14. Typically, only a relatively small adjustment of R5 is required when switching between the 12V and 24V configuration. R6 is coupled between R5 and positive power bus line F. C3 has one terminal coupled to pins 2 and 6, with the other terminal coupled to pin 1 and ground. C x has one terminal coupled to pin 5, with the other terminal coupled to ground. D3 has a cathode coupled to R2 and pins 8 and 4. In the 12V configuration, jumper 54 couples the anode of D3 to ground, but in the 24V configuration the anode of D3 is unattached thus effectively removing D3 from the active circuitry or timer 28. Q14 is an NPN transistor having a base coupled to one terminal of R x which has its other terminal coupled to pin 3; an emitter coupled to ground; and a collector coupled to R4, pins 3 and 11 of dual flip flop 46, and pin 3 of dual flip flop 48. This exemplary arrangement provides a clock signal source to square wave generator 30. Square wave generator 30 is coupled to timer 28 via Q14 and signal bus 66. Generator 30 comprises dual flip flop 46, dual flip flop 48, and quad NAND gates 50. Preferably, dual flip flop 46 and 48 each comprise a standard integrated circuit chip designated CD4013B. Generator 30 requires only three flip flops, so the second flip flop of dual flip flop 48 is unutilized. Each dual flip flop 46 and 48 has pin 14 coupled to signal bus 66 and pins 4, 6, 7, 8, and 10 coupled to ground. In dual flip flop 46, pin 1 provides signal e₂ over line B, pin 2 is coupled to pin 9, pins 3 and 11 are coupled to the collector of Q14, pin 5 is coupled to pin 2 of dual flip flop 48, and pin 13 provides signal e₃ over line C. In dual flip flop 48, pin 1 provides signal e₁ over line D, pin 3 is coupled to the collector of Q14, and pin 5 is coupled to pins 9, 10, and 11 of quad NAND gates 50. Also, quad NAND gates 50 preferably comprises a standard integrated circuit chip designated CD4093B. Quad NAND gates 50 have pins 1 and 14 coupled via line A to signal bus 66 and pin 7 is coupled to ground. Generator 30 requires only two NAND gates, so only pins 8-13 of gates 50 are coupled to dual flip flops 46 and 48. In gates 50, pin 8 is coupled to line C and receives the signal e₃; pins 9, 10, and 11 are coupled to pin 5 of dual flip flop 48; pin 12 is coupled to line D and receives signal e₁; and pin 13 is coupled to line B and receives signal e₂. The other two NAND gates of gates 50 are pins 1-6 and are utilized in conjunction with other circuitry as described above. Decoder circuit 32 and power transistors 34 are coupled to square wave generator 30 via lines B, C, and D which carry signals e₂, e₃, and e₁, respectively. Decoder 32 comprises NPN transistors Q1-Q9 and resistors R21-R29. Power transistors 34 comprise resistors R30-R38 and R54-R59; capacitors C9-C11; diodes D6-D8; PNP transistors Q10-Q12; and N-channel enhancement MOSFET transistors Q21-Q26 having gates G1-G6, respectively. Line D, which carries signal e₁, is coupled to resistors R27-R29 and R36 to effect the state of gates G1, G3, G4, and G6. R36 is also coupled to the collector of Q2 and to G1 of Q21. R29 is also coupled to the base of Q9 which has an emitter coupled to ground and a collector coupled to the base of Q1. R28 is also coupled to the base of Q8 which has an emitter coupled to ground and a collector coupled to R38 and to G3. R27 is also coupled to the collector of Q6 and the base of Q7. The emitter of Q7 is coupled to ground and the collector of Q7 is coupled to one terminal of R35. The other terminal of R35 is coupled to the base of Q12 and to one terminal of R32. The other terminal of R32 is coupled to the collector of Q12, the cathode of D8, and to one terminal of C11. The emitter of Q12 is coupled to one terminal of R56 and of R59. The other terminal of R56 is coupled to G6, and the other terminal of R59 is coupled to node I. The anode of D8 is coupled to line J, and the other terminal of C11 is coupled to node I. MOSFET Q26 has its drain coupled to the positive bus line F and its source coupled to node I. MOSFET Q23 has its drain coupled to node I and its source coupled via R39 to ground. Line B, which carries signal e₂, is coupled to resistors R21-R23 and R37 to effect the state of gates G1, G2, G4, and G5. R37 is also coupled to the collector of Q5 and to G2 of Q22. R23 is also coupled to the base of Q3 which has an emitter coupled to ground and a collector coupled to the base of Q4. R22 is also coupled to the base of Q2 which has an emitter coupled to ground and a collector coupled to R36 and to G1. R21 is also coupled to the collector of Q9 and the base of Q1. The emitter of 17 is coupled to ground and the collector of Q1 is coupled to one terminal of R33. The other terminal of R33 is coupled to the base of Q10 and to one terminal of R30. The other terminal of R30 is coupled to the collector of Q10, the cathode of D6, and to a terminal of C9. The emitter of Q10 is coupled to one terminal of R54 and of R57. The other terminal of R54 is coupled to G4, and the other terminal of R57 is coupled to node G. The anode of D6 is coupled to line J, and the other terminal of C9 is coupled to node G. MOSFET Q24 has its drain coupled to the positive bus line F and its source coupled to node G. MOSFET Q21 has its drain coupled to node G and its source coupled via R39 to ground. Line C, which carries signal e₃, is coupled to resistors R24-R26 and R38 to effect the state of gates G2, G3, G5, and G6. R38 is also coupled to the collector of Q8 and to G3 of Q23. R26 is also coupled to the base of Q6 which has an emitter coupled to ground and a collector coupled to the base of Q7. R25 is also coupled to the base of Q5 which has an emitter coupled to ground and a collector coupled to R37 and to G2. R24 is also coupled to the collector of Q3 and the base of Q4. The emitter of Q4 is coupled to ground and the collector of Q4 is coupled to one terminal of R34. The other terminal of R34 is coupled to the base of Q11 and to one terminal of R31. The other terminal of R31 is coupled to the collector of Q11, the cathode of D7, and to a terminal of C10. The emitter of Q11 is coupled to one terminal of R55 and of R58. The other terminal of R55 is coupled to G5, and the other terminal of R58 is coupled to node H. The anode of D7 is coupled to line J, and the other terminal of C10 is coupled to node H. MOSFET Q25 has its drain coupled to the positive bus line F and its source coupled to node H. MOSFET Q23 has its drain coupled to node H and its source coupled via R39 to ground. Low voltage cut-off circuit 56 is coupled to power regulating circuit 64 at nodes L and A, and to quad NAND gates 50 at pin 2. Circuit 56 comprises resistors R50-R53, capacitor C16, diode D11, Zener diode D10, NPN transistors Q30-Q31, and jumper 58 in the 24V configuration. One terminal of R50 is coupled to node L and the other terminal is coupled to the cathode of Zener D10 and R51. In the 24V configuration, jumper 58 couples R51 to ground, but R51 is unattached in the 12V configuration which effectively eliminates R51 from the active circuitry. The anode of D10 is coupled to the base of Q30 and one terminal of R52. The other terminal of R52 and the emitter of Q30 are coupled to ground, while the collector of Q30 is coupled to one terminal of R53 and the base of Q31. The other terminal of R53 and the collector of Q31 are coupled to node A, while the emitter of Q31 is connected to the anode of D11 and one terminal of C16. The cathode of D11 is coupled to pin 2 of quad NAND gates 50 for de-activating inverter 12. The other terminal of C16 is coupled to ground, with the value of C16 determining the duration of the shut off time period. To eliminate time delays in starting inverter 12 upon the switching of cold control 26, charging circuit 68 is provided for quickly charging capacitor C6 and activating pin 6 of quad NAND gates 50. Charging circuit 68 comprises resistors R8, R10, and R43; capacitor C8; and transistor Q15. Q15 has an emitter coupled via line A to signal bus 66, a base coupled to one terminal of R43 and R8, and a collector coupled to one terminal of R10. The other terminal of R43 is coupled to line A and the other terminal of R8 is coupled via C8 to ground. The other terminal of R10 is coupled to one terminal of R9, one terminal of C6, the anode of D5, and pin 6 of quad NAND gates 50. The other terminal of R9 is coupled to line A while the other terminal of C6 is coupled to ground. The cathode of D5 is coupled to pin 3 of quad NAND gates 50. De-energizing transistors 36 comprise NPN transistors Q16-Q18 and resistors R60-R62. R60-R62 have one terminal coupled to pin 4 of quad NAND gates 50 and the other terminal coupled to the base of Q16-Q18, respectively. Q16-Q18 have emitters coupled to ground and collectors coupled to G1-G4, respectively. The circuitry of a second embodiment of inverter 12 of the present invention is shown in detail in the circuit diagrams of Figures 8A, 8B, and 8C. The second embodiment of the inverter is similar to the first embodiment as described above, and accordingly a description of the similarly referenced elements of Figures 8A-8C is not repeated. However, the differences between the second embodiment circuitry of Figures 8A-8C and the first embodiment circuitry of Figures 1A-1C are discussed below. Protection circuit 74 is depicted in Figure 8B, and replaces overload circuit 40 and locked rotor circuit 42 of the first embodiment. Protection circuit 74 detects when the current supplied by inverter 24 exceeds the normal run current for more than a predetermined amount of time, thus indicating a locked rotor or overload current condition. Transistors Q32, Q33, and Q34 of protection circuit 74 have their emitters connected to node G, node H, and node I, respectively. The base of each of Q32-Q34 is connected to a voltage divider circuit including two resistors coupled in series between one of the gates G4-G6 of a driving transistor and one of the nodes G, H, and I. For example, one terminal of R65 is coupled to G4 and the other terminal of R65 is coupled to the base of Q32 and to one terminal of R68. The other terminal of R68 is coupled to node G and the emitter of Q32. Resistors R66 and R69 are similarly disposed in relation to G5, Q33, and node H, as resistors R67 and R70 are similarly disposed in relation to G6, Q34, and node I. The collectors of Q32-Q34 are all coupled to one terminal of resistor RA which has its other terminal coupled to the remainder of protection circuit 74, particularly transistors Q35 and Q36. Transistors Q35 and Q36 are coupled to inputs of pin 2 of quad NAND gates 50. The collector of Q35 is directly coupled to the cathode of Zener diode D13 and pin 2 of quad NAND gates 50. The collector of Q36 is coupled to pin 2 of quad NAND gates 50 through R11, and the collector of Q36 is also coupled to ground through R12. Q35 and Q36 are coupled to Q32-Q34 through RA, wherein the base of Q36 is coupled to the other terminal of RA and the emitter of Q35 is coupled to the other terminal of RA through the parallel circuit of R71 and C12. Q35 and Q36 are also coupled to positive bus line F, wherein the emitter of Q35 is coupled to line F, the base of Q35 and the emitter of Q36 are coupled through resistor RB to line F, and the base of Q36 is coupled through the parallel circuit of R71 and C12 to line F. Another modification in the second embodiment involves the direct connection of the source of each power transistor Q21-Q23 to ground, wherein the sense resistor R39 of the first embodiment has been eliminated as it is no longer needed. A further modification in the second embodiment involves the emitters of Q1, Q4, and Q7 which are coupled to the anode of diode D12 which has its cathode coupled to pin 4 of quad NAND gates 50. Other modifications include the removal of jumpers 52 and 54, and the addition of jumper 70. Jumper 70 may be connected in two arrangements: a 12 volt arrangement wherein jumper 70 couples pin 8 of timing chip 44 to the cathode of grounded Zener diode D3; and a 24 volt arrangement wherein jumper 70 couples pin 8 directly to signal bus 66 thus physically removing D3 from the circuit and effectively removing R2 from the active circuit. In the 24V arrangement, D1 and Q13 provide the desired voltage regulation on signal bus 66, while in the 12V arrangement D3 provides the regulation. Further, counter 72 may be coupled to one terminal of R64 which has a second terminal coupled to pin 3 of timing chip 44 and to Rx. Counter 72 is optionally included for diagnostic purposes, and is not necessary for the practice of the present invention. Also, charging circuit 68 is modified in the second embodiment by the removal of R10, and R63 is added adjacent to charging circuit 68. One terminal of R63 is coupled to charging circuit 68 and pin 14 of quad NAND gates 50, while the other terminal of R63 is coupled to line J. R63 aids in reducing any ripple voltages on line J. Further changes in the second embodiment involve the arrangement of power transistors 34. Resistors R54-R59 are removed thus directly coupling G4, G5, and G6 to the collectors of Q10-Q12, respectively, and to the first terminals of R65-R67, respectively. Capacitors C9-C11 are replaced by capacitors C13-C15 which are disposed in the same relative location but have different capacitances. The second embodiment operates similarly to the first embodiment for most conditions, but differs in its operation during a locked rotor or overload current condition. When G4 is driven positive relative to node G then transistor Q32 turns on and allows the emitter-base junctions of Q35 and Q36 to be driven by voltage across the drain-source of Q24 which is when Q24 is conductive. The resistance of RA turns on Q36 when a current exceeding run current exists, indicating a locked rotor condition, thereby causing C5 to charge through R11. R11 and C5 are provided with predetermined capabilities to cause pin 2 of quad NAND gates 50 to shut off the inverter after a predetermined time period of about two seconds, which is sufficient to allow a normal compressor startup. During the predetermined time period before shut off, inverter 12 supplies power to motor-compressor 14 at full voltage without current limitation. In the case of the occurrence of overload current, for example when the output terminals are shorted together or shorted to ground, the voltage drop across Q24 becomes high enough to turn on Q35. Q35 has a collector coupled directly to pin 2 of NAND gates 50 so that when Q35 is conductive, C5 is quickly charged and causes the inverter to be turned off before power transistors 32 may be damaged. Transistors Q33 and Q34 are similarly coupled with transistors Q25-Q26 to detect the locked rotor and overload current conditions, protecting against drainage excessive drainage by battery 10 and protecting the output terminals of power transistors 34 from shorting together. When the voltage apparent at pin 2 of quad NAND gates 50 is driven above its threshold, pin 3 drops to low and pin 4 goes high. The emitters of Q1, Q4, and Q7 are coupled to the anode of diode D12, with the cathode of D12 being coupled to pin 4 of quad NAND gates 50. Pin 4 going high causes Q1, Q4, and Q7 to turn off which results in Q10, Q11, and Q12 turning off and thus opening power transistors Q24-Q26. Also, the high voltage apparent at pin 4 causes transistors Q16-Q18 to be activated and turn off power transistors Q21-23. Therefore, all six power transistors Q21-26 are simultaneously deactivated in response to the locked rotor condition or the overload current condition. One advantage of protection circuit 74 involves the circuits of R65 & R68, R66 & R69, and R67 & R70 which perform the dual function of driving Q32, Q33, and Q34, respectively, and of providing a turn-off or leakage path for dissipating charges on gates G4, G5, and G6. A further advantage of protection circuit 74 is that the circuit's sense points may include circuit board runners (not shown), and thus a greater voltage drop for sensing may be obtained without having additional power loss or component cost. The present invention may be practiced by using the following values for the circuit elements described above: It should be understood that the signals generated by the circuitry of the present invention may take many forms, such as voltage levels as disclosed, logic levels, polarity, current levels, etc.

Claims: A refrigerator adapted to be connected to a source of DC voltage (10), said refrigerator comprising: a housing (8); a compressor (14) disposed within said housing; a motor (14) operably connected to said compressor; and inverter means (12) for driving said motor; said inverter means being adapted to be coupled to the DC voltage source and including means (30) for generating a multiple phase AC output voltage from the DC voltage source and providing said multiple phase AC output voltage to said motor, said inverter means further including means (28) for providing said multiple phase AC output voltage at a frequency proportional to the voltage level of the DC voltage source, characterized by a charging circuit (68) for eliminating the time delay in starting operation of said inverter when DC voltage is supplied, said charging circuit (68) including a charging transistor (Q15) coupled with a capacitor (C8). The refrigerator of Claim 1 characterized by the following features: said motor includes three windings adapted to be arranged in one of a wye configuration (22) and a delta configuration (24), said inverter means is adapted to drive said three windings arranged in said wye configuration when the DC voltage source provides a first predetermined voltage level, and said inverter means is adapted to drive said three windings arranged in said delta configuration when the DC voltage source provides a second predetermined voltage level, a power regulating circuit (64) including first voltage control means for controlling the voltage supplied to said windings when arranged in one of said configurations, said first voltage control means including a first clipping diode (D1) for limiting the voltage supplied to said inverter means to a first predetermined voltage level and a resistor (R1); said power regulating circuit including second voltage control means for controlling the voltage supplied to said windings when arranged in the other of said configurations, further including a second clipping diode (D3) for limiting the voltage supplied to said inverter means to a second predetermined voltage level and a jumper (52) for disconnecting said first clipping diode (D1) and said resistor (R1) from said power regulating circuit. The refrigerator of Claim 1 characterized by cut off means (56) for stopping said inverter when said cut off means determines that said DC voltage falls below a predetermined voltage, said cut off means including a Zener diode (D10) having a predetermined voltage threshold, a cut-off transistor (Q30) connected to said Zener diode, and de-energizing transistors (36) for de-energizing said multiple phase AC output providing means, said Zener diode being coupled to said power supply means, said power supply means normally providing a DC voltage which exceeds said predetermined voltage threshold of said Zener diode, said cut-off transistor being triggered by an absence of said predetermined threshold voltage apparent at said Zener diode and activating said de-energizing transistors (36) when said DC voltage falls below said predetermined threshold to thereby turn off said inverter means. The refrigerator of Claim 1 characterized in that said inverter means includes means (42) for detecting current exceeding run current and allowing said inverter means to supply said motor with power at full voltage without current limitation for a predetermined time period, said current detecting means shutting down said inverter means if current exceeding run current is detected for longer than said predetermined time period whereby a locked rotor condition is detected. The refrigerator of Claim 1 characterized in that said inverter means includes means (40) for detecting overload current and de-energizing said inverter means when said overload current is detected. The refrigerator of Claim 1 characterized in that said inverter means includes a protection circuit (74) which de-energizes said inverter means when overload current is detected and which de-energizes said inverter means when current exceeding run current occurs for longer than a predetermined time period. The refrigerator of Claim 6 characterized in that said inverter means includes a plurality of power transistors (34), said protection circuit being coupled to gates (G4, G5, G6) of a portion of said power transistors and said protection circuit provides a turn-off path for the gates of said portion of said power transistors whereby said power transistors are turned off when said protection circuit de-energizes said inverter means. The refrigerator of Claim 7 characterized in that said protection circuit is coupled to said power transistors and provides voltage signals which are proportional to the current in said power transistors. The refrigerator of Claim 8 wherein said inverter means includes a timer (28) and a multiple phase wave generator (30). The refrigerator of Claim 1 wherein said inverter means includes a plurality of power transistors (34) and means for driving said power transistors, said driving means coupled to said generating means, said generating means producing a plurality of signals, and said driving means including means (32) for decoding said signals and selectively actuating said power transistors.

Inventors: FARR JAMES B, FARR, JAMES B.
Applicants: TECUMSEH PRODUCTS CO, TECUMSEH PRODUCTS COMPANY
Application year: 1992
Main classification: F25B49
IPC codes: H02M1, H02M7, H02H7, F25B49