Digital data detector

Abstract: A digital receive signal is sampled by an A/D converter (1), and the position of a point at which the receive signal crosses a reference level is obtained in response to sampling data by an exclusive OR gate (6). A phase interval between the present sampling point and the point at which the receive signal crosses the reference level is obtained by an arithmetic circuit (5), and the phase of the present sampling point is obtained in accordance with the position of the crossing point, the phase interval P between the present sampling point and the crossing point obtained by arithmetic circuit (5), the phase of a preceding sampling point obtained by an I-bit parallel delay circuit (18), and the phase of a sampling point which is two points preceding to the present sampling point and obtained by an I-bit j-stage parallel delay circuit (19). A data detection clock signal and digital data are detected in accordance with the computed phase of each sampling point, an MSB of sampling data, and the phase interval between the present sampling point and the point at which the receive signal crosses the reference level.

Description: BACKGROUND OF THE INVENTION Field of the Invention The present invention relates generally to digital data detectors and, more particularly, to a digital data detector for detecting a data detection clock signal and digital data from a digital receive signal in a digital data transmission system. Description of the Background Art Conventionally, various methods for detecting digital data from a digital receive signal have been proposed. One example will be described in the following. That is, a digital receive signal is sampled at a frequency of m times (m > 1) a channel bit rate. Then, from sampling data S i+1 (hereinafter referred to as present data) of a sampling point R i+1 at which a phase is calculated at present (hereinafter referred to as the present sampling point) and sampling data S i (hereinafter referred to as preceding data) of a preceding sampling point R i of the sampling point R i+1 (hereinafter referred to as the preceding sampling point), an interval P between a point at which the receive signal crosses a zero level (hereinafter referred to as a zero cross point) and the presence sampling point R i+1 is obtained by the following expression (1). P = S i+1 /( S i+1 + S i ) x (N/2) where N is the value of a phase representing a channel bit interval. A predicted value P i+1 ' of the phase of the present sampling point R i+1 (hereinafter referred to as the present phase predicted value) which is obtained from the value P and from a phase P i (hereinafter referred to as the preceding phase) of the preceding sampling point R i and a phase P i-2 of a sampling point R i-2 which is two sampling points before the sampling point R i+1 , is calculated by the following expression (2). P i+1 ' = {(P i - P i-2 ) x L + P i + (N/2)} mod N (L is a constant: 0 < L < 1) By use of this phase predicted value P i+1 ', a phase P i+1 (hereinafter referred to as the present phase) of the present sampling point R i+1 is obtained. When there is a zero cross point between the present sampling point R i+1 and the preceding sampling point R i , the above P i+1 is obtained by the following expression (3). P i+1 = {(P - P i+1 ') x K + P i+1 '} mod N (K is a constant: 0 < K < 1) On the other hand, when there is no zero cross point between the present sampling point R i+1 and the preceding sampling point R i , the above P i+1 is obtained by the following expression (4). P i+1 = P i+1 ' A data detection clock signal and digital data are detected on the basis of the result of comparison between P, P i and P i+1 obtained by the above expressions (1) to (4) and the following clock signal extracting conditions and data determining conditions. This is disclosed in Japanese Patent Laying-Open No. 01-025357. P i > P i+1 , P i ≧ N/2, and P i+1 ≧ N/2: There is a clock signal. P i > P i+1 , P i < N/2, and P i+1 < N/2: There is a clock signal. P i < P i+1 , P i < N/2, and P i+1 ≧ N/2: There is a clock signal. When P > P i+1 - N/2, digital data is opposite to an MSB (Most Significant Bit) of S i ; otherwise, the digital data is the MSB of S i Fig. 3 is a diagram for use in explaining problems which occur when data is transmitted by using a conventional method. Now assume that when data shown in Fig. 3 (a) is transmitted via a certain transmission path, distortion occurs due to characteristics of the transmission path and that a receive signal shown in Fig. 3 (b) is received on a receiver side. (With respect to transmission data in this case, a minimum inversion spacing T min is equal to a detection window width Tw.) Such a case is considered that the result obtained by sampling this receive signal at a double frequency of the channel bit rate is input to a data detector by a conventional method. Here, a channel bit interval is equally divided into 64 portions to represent a phase (i.e., N = 64) and both of the foregoing coefficients K and L are 0.25. First, a phase interval P between the present sampling point R i+1 and the zero cross point is obtained on the basis of the foregoing expression (1). The expression (1) is effective only when a zero cross point exists between the present sampling point R i+1 and the preceding sampling point R i . Referring to fig. 3, sampling points R 1 and R 8 meet this condition, and the phase interval P at this time is as shown in fig. 3 (d) below. Sampling point R 1 : P = S 1 /( S 1 + S 0 ) x (N/2) = 30/(30+23) x 32 = 18 Sampling point R 8 : P = S 8 /( S 8 + S 7 ) x (N/2) = 5/(5 + 47) x 32 = 3 Focusing on the sampling point R 1 , a predicted value P 1 ' of the present phase is as follows in accordance with the foregoing expression (2). P i ' = (P 0 - P -2 ) x L + {(P 0 + N/2) mod N} = (23 -23) x 0.25 + (23 + 32) mod 64) = 55 (X mod Y means a remainder of X/Y.) By use of this result and the foregoing computation result of P, the present phase P 1 is obtained by the expression (3). P i = {(P - P 1 ') x K + P 1 '} mod N = {(18 - 55) x 0.25 + 55} mod 64 = 61 (The value of the phase is 0 to N - 1; and when the phase value exceeds N/2, computation is carried out by using a value obtained by subtracting N from the resultant value.) In the case with a sampling point R 2 , since there is no zero cross point between the present sampling point R 2 and the preceding sampling point R 1 , a predicted value P 2 ' of the present phase is the present phase P 2 . P 2 = P 2 ' = (P 1 - P i-1 ) x L + (P 1 + N/2) = (61 - 55) x 0.25 + (61 + 32) = 30 Similarly, if P, P i+1 ' and P i+1 are obtained with respect to sampling points R 3 - R 9 , results are as shown in Fig. 3 (d) - (f). If these results are compared with the above-described clock signal extracting conditions and data determining conditions (the expressions (5) - (8)), a data detection clock signal and digital data are as shown in Fig. 3 (g) and (h). These results do not match transmission data and are hence erroneous data. As can be seen from Fig. 3 (b), the receive signal has a frequency variation, and the above data error is due to this frequency variation. As described above, in the conventional method, when there is a frequency variation in digital receive data as in a system for recording and reproducing digital data on a magnetic tape, for example, there is the problem that a data error is liable to occur, resulting in a degradation in reliability of the system. This is because particularly when a zero cross point has not been detected over a long period of time upon obtaining a predicted value of a phase, phase information in the past have not been sufficiently reflected on the predicted value of the phase. In Fig. 3 (b), for example, since the phase is corrected with sampling data at the sampling point R 1 , the phase interval between the sampling points R 1 and R 0 is 38, which is broader than the case where there is no frequency variation (N/2 = 32 when there is no frequency variation). However, the phase interval between sampling points R3 and R4 is 32, and hence, the result which is corrected at the sampling point R 1 is not reflected. SUMMARY OF THE INVENTION A principal object of the present invention is therefore to provide a digital data detector in which data errors due to frequency variations such as wow and flutter are reduced as compared to a digital data detector of background art. The present invention is directed to a digital data detector including a sampling data detecting circuit, a phase interval computing circuit, a reference level crossing detecting circuit, a predicted phase interval value computing circuit, a phase computing circuit, a data detection clock signal detecting circuit, and a data detecting circuit. The sampling data detecting circuit samples a digital receive signal at a definite frequency; the phase interval computing circuit computes a phase interval P between a present sampling point R i+1 and a point crossing over a reference level in accordance with detected sampling data; and the reference level crossing detecting circuit detects the position of the point at which the digital receive signal crosses over the reference level. The predicted phase interval value computing circuit computes a predicted value Pd i+1 of a phase interval between the present sampling point R i+1 and its preceding sampling point R i in accordance with a phase P i of the preceding sampling point R i of the present sampling point R i+1 , a phase P i-j (j is a natural number) of a sampling point R i-j which is at least two points preceding to the present sampling point R i+1 , and the position of a point at which the digital receive signal crosses over the reference level. The phase computing circuit computes the present phase P i+1 in accordance with its preceding phase P i , a phase interval P, a predicted value Pd i+1 of a phase interval between the present sampling point R i+1 and its preceding sampling point, and the position of a point at which the digital receive signal crosses over the reference level. The data detection clock signal detecting circuit detects a data detection clock signal which is synchronized with a digital receive signal in accordance with the computed phase of each sampling point. The data detecting circuit detects digital data from a digital receive signal in accordance with the phase interval P between the point at which the digital receive signal crosses over the reference level and the present sampling point R i+1 , the present phase P i+1 , and detected sampling data. Therefore, in accordance with the present invention, even if the frequency of a digital receive signal makes a large variation, the phase of each sampling point is accurately computed in accordance with its frequency variation. This makes it possible to accurately detect a clock signal being in synchronization with the digital receive signal and thereby accurately detect digital data from the digital receive signal. In a more preferred embodiment of the present invention, the digital data detector includes as a phase interval computing circuit a sampling data delay circuit for delaying detected sampling data by a delay amount corresponding to a sampling period, and an arithmetic circuit for receiving sampling data after delay as the present sampling data and sampling data before delay as preceding sampling data to calculate a phase interval P. Further, the predicted phase interval value computing circuit includes a phase delay circuit for sequentially delaying outputs of an addition circuit which outputs the present phase P i+1 , and outputting signals indicating a phase P i of a preceding sampling point R i of the present sampling point R i+1 and a phase P i-j of a sampling point R i-j which is at least tow points preceding to the present sampling point R i+1 , and a circuit responsive to an output of the phase delay circuit and a detection output of the reference level crossing detecting circuit for computing a predicted value of the present phase and applying the computed predicted value to the addition circuit and to the phase computing circuit. Further, the phase computing circuit includes a subtraction circuit for subtracting the present phase predicted value P' i+1 from the phase interval P, a coefficient multiplication circuit for multiplying an output of the subtraction circuit by a predetermined coefficient, and a circuit responsive to the detection output of the reference level crossing detecting circuit for adding a predicted value of the present phase to an output of the coefficient multiplication circuit. Another aspect of the invention is defined by claim 6. The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram showing one embodiment of the present invention. Fig. 2 is a diagram for use in comparing the result obtained by data detection according to one embodiment of the present invention with a background art method. Fig. 3 is a diagram for use in explaining problems arising in the use of the background art method. Fig. 4 is a diagram showing a list of marks used in the background art method and in the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig. 1 is a detailed block diagram of one embodiment of the present invention. In the embodiment shown in Fig. 1, a description will now be made on the case where digital data is detected from a digital receive signal according to an NRZ type modulation system with a minimum inversion space (Tmin) = 0.8T and a maximum inversion space (Tmax) = 3.2T. An A/D converter 1 is supplied with a digital receive signal. This digital receive signal is sampled at a frequency m times a channel bit rate by A/D converter 1, and the sampled signal is then converted into digital data of M bits. This conversion represents the polarity of a reproduced signal by using, for example, two's complement "0" and "1" of MSB (Most Significant Bit). An output of A/D converter 1 is first input to an M-bit parallel delay circuit 2. M-bit parallel delay circuit 2 has a delay amount corresponding to a sampling period, whose output is applied as preceding sampling data S i to an absolute value computing circuit 3. An output of A/D converter 1 is further applied as present sampling data S i+1 to an absolute value computing circuit 4. Respective outputs of absolute value computing circuits 3 and 4 are applied as absolute values |S i | and |S i+1 | of preceding and present sampling data to an arithmetic circuit 5. Arithmetic circuit 5 obtains a phase interval P between a present sampling point R i+1 and a zero cross point in accordance with the aforementioned expression (1) by using the absolute values |S i | and |S i+1 | of the preceding and present sampling data. In order to determine whether there is a zero cross point between the present sampling point R i+1 and the preceding sampling point R i , the MSB of outputs of A/D converter 1 and M-bit parallel delay circuit 2 is input to an exclusive OR gate (hereinafter referred to as the EXOR gate) 6. EXOR gate 6 outputs "1" when respective logics of two inputs are different from each other. Since sampling data represents a polarity by "1" or "0" of the MSB as described above, a zero cross point exists between the present sampling point and the preceding sampling point when an output of EXOR gate 6 is "1". An output of arithmetic circuit 5 is input to a subtraction circuit 7. An output of an addition circuit 19 which is a predicted value P' i+1 of the present phase is input to the other input of substraction circuit 7 as will be described later. Subtraction circuit 7 outputs the result obtained by subtracting the output of addition circuit 19 from the output of arithmetic circuit 5. An output of subtraction circuit 7 is input to a coefficient circuit 8. Coefficient circuit 8 multiplies the output of subtraction circuit 7 by a certain coefficient K (0 < K < 1) and outputs the result of the multiplication. Respective outputs of coefficient circuit 8 and EXOR gate 6 are input to a selecting circuit 9. As has been described previously, since the phase interval P between the present sampling point R i+1 and the zero cross point is effective only when the zero cross point exists between the present sampling point R i+1 and the preceding sampling point R i , selecting circuit 9 selects the output of coefficient circuit 8 when the output of EXOR gate 6 is "1", i.e., the zero cross point exists between the present sampling point R i+1 and the preceding sampling point R i , while it outputs "0" when the output of EXOR gate 6 is "0", i.e., there is no zero cross point between the present sampling point R i+1 and the preceding sampling point R i . The output of selecting circuit 9 is input to an addition circuit 10. The output of addition circuit 19 which is the predicted value P' i+1 of the present phase is input to the other input of addition circuit 10 as will be described later. Addition circuit 10 outputs the sum of these two values, i.e., the present phase P i+1 . The output of addition circuit 10 which represents the present phase P i+1 is input to an I-bit parallel delay circuit 11. The I-bit parallel delay circuit 11 has a delay amount corresponding to a sampling period, whose output is input as a preceding phase P i to an I-bit j-stage parallel delay circuit 12 and a subtraction circuit 13. I-bit j-stage parallel delay circuit 12 has a delay amount of j times (j is a natural number) of a sampling period, whose output is input as a phase P i-j preceding by j+1 into subtraction circuit 13. Subtraction circuit 13 subtracts the output of I-bit j-stage parallel delay circuit 12 from the output of I-bit parallel delay circuit 11, and outputs the result obtained by subtracting a phase interval between ideal sampling points from the result of the subtraction of the output of I-bit j-stage parallel delay circuit 12. The phase interval between ideal sampling points is determined by the number j of stages of I-bit j-stage parallel delay circuit 12. When j is odd, the phase interval is N/2, while when j is even, the phase interval is zero. The output of subtraction circuit 13 is input to a coefficient circuit 14. Coefficient circuit 14 outputs the result obtained by multiplying the output of subtraction circuit 13 by a certain coefficient L (0 < L < 1). The output of coefficient circuit 14 is applied to an addition circuit 15, so that a phase value N/2 representing a sampling period is added to the applied output. An output of addition circuit 15 is input to a selecting circuit 16. Selecting circuit 16 is also provided with respective outputs of a one-bit delay circuit 17 and an I-bit parallel delay circuit 18. One-bit delay circuit 17 is provided with the output of EXOR gate 6. This delay circuit 17 delays the output of EXOR gate 6 by a time corresponding to the sampling period and outputs the same. That is, the output of one-bit delay circuit 17 indicates whether there is a zero cross point between the preceding sampling point R i and a sampling point R i-1 which is two points preceding to the present sampling point. I-bit parallel delay circuit 18 is provided with an output of selecting circuit 16. I-bit parallel delay circuit 18 delays the output of selecting circuit 16 by a time corresponding to the sampling period and outputs the same. Selecting circuit 16 selects an output of addition circuit 15 when the output of one-bit delay circuit 17 is "1", i.e., a zero cross point exists between the preceding sampling point R i and the sampling point R i-1 which is two points preceding to the present sampling point. When the output of one-bit delay circuit 17 is "0", i.e., there is no zero cross point between the preceding sampling point R i and the sampling point R i-1 two points before the present sampling point, selecting circuit 16 selects the output of I-bit parallel delay circuit 18 and outputs the selected output as a predicted value Pd i+1 of the phase interval between the present sampling point R i+1 and the preceding sampling point R i . Accordingly, the output of I-bit parallel delay circuit 18 is a predicted value Pd i of the phase interval between the preceding sampling point R i and the further preceding sampling point R i-1 . The output of selecting circuit 16 is input to addition circuit 19. Addition circuit 19 has the other input provided with an output of I-bit parallel delay circuit 11, i.e., a preceding phase P i . Addition circuit 19 calculates the sum of these two values and outputs the result as a predicted value P' i+1 of the present phase. The foregoing phase calculation is not merely an arithmetic operation but must be carried out in the range of 0 to N - 1 similarly to, for example, a calculation of angles made in the range of 0° to 360°. A data detection clock signal and digital data are detected on the basis of the phase information thus obtained. With reference to Fig. 1, a data detection clock signal detecting circuit 20 is provided with an output of addition circuit 10 which represents the present phase P i+1 and with an output of I-bit parallel delay circuit 11 which represents the preceding phase. Data detection clock signal detecting circuit 20 compares the above-described clock signal extracting conditions and two inputs. Then, if the conditions are satisfied, i.e., digital data at that time is effective, detecting circuit 20 outputs "1". On the other hand, if the conditions are not satisfied, i.e., digital data at that time is ineffective, detecting circuit 20 outputs "0". A subsequent circuit, e.g., a demodulation circuit or the like processes only effective digital data in response to an output of data detection clock signal detecting circuit 20, i.e., a data detection clock signal. Further, a data detecting circuit 21 is provided with an MSB of an output of M-bit parallel delay circuit 2 which represents the polarity of the preceding sampling data, an output of arithmetic circuit 5 which represents the phase interval between the present sampling point R i+1 and the zero cross point, and an output of I-bit parallel delay circuit 11 which represents the preceding phase. Data detecting circuit 21 compares the above-described data determining conditions and those inputs, and detects digital data in accordance with the respective conditions. The present invention can be realized by the foregoing method. The foregoing process will be organized as follows. First, a determination is made as to whether a zero cross point exists immediately before the present sampling point R i+1 , i.e., between the present sampling point R i+1 and the preceding sampling point R i . If there is a zero cross point, a phase interval P between the zero cross point and the present sampling point R i+1 is first obtained by the following expression (9) by employing present sampling data S i+1 and its preceding sampling data s i . P = S i+1 /( S i+1 + S i ) x (N/2) Next, a determination is made as to whether there is any zero cross point immediately before a preceding sampling point R i , i.e., between the preceding sampling point R i and a sampling point R i-1 which is two points before the present sampling point. If the zero cross point exists therebetween, a predicted value Pd i+1 of the phase interval between the present sampling point R i+1 and the preceding sampling point R i is obtained by the following expression (10) by employing a preceding phase P i and a phase P i-j of a sampling point which is two or more points before the present sampling point. Pd i+1 = {( P i - P i-j - (N/2 x j) mod N) x L + N/2} mod N (L is a constant in the range of 0 < L < 1.) If the there is no zero cross point, the predicted value Pd i+1 of the phase interval between the present sampling point R i+1 and the preceding sampling point R i is set to a predicted value Pd i of the phase interval between the preceding sampling point R i and the further preceding sampling point R i-1 as shown in the following expression (11). Pd i+1 = Pd i A predicted value P i+1 ' of the present phase is obtained by the following expression (12) by employing the predicted value Pd i+1 of the phase interval thus obtained and the preceding phase P i . P' i+1 = (P i + Pd i+1 ) mod N By use of the present phase predicted value P' i+1 thus obtained and the phase interval P between the aforementioned zero cross point and the present sampling point R i+1 , the present phase P i+1 is obtained by the following expression (13). P i+1 = { (P - P' i+1 ) x K + P' i+1 } mod N (K is a constant in the range of 0 < K < 1.) If there is no zero cross point immediately before the present sampling point R i+1 , the present phase predicted value P' i+1 is set intactly to the present phase P i+1 . A data detection clock signal and digital data are detected on the basis of the phase interval P between the zero cross point and the present sampling point R i+1 , the present phase P i+1 and the preceding phase P i thus obtained, and the clock extracting conditions and the data determining conditions. The clock signal extracting conditions and the data determining conditions are shown as follows which are the same as in the background art method. P i > P i+1 , Pi ≧ N/2, and P i+1 ≧ N/2: There is a clock signal. P i > P i+1 , P i < N/2, and P i+1 < N/2: There is a clock signal. P i > P i+1 , P i < N/2, and P i+1 ≧ N/2: There is a clock signal. When P > P i+1 - N/2, digital data is opposite to the MSB of S i , or otherwise, the MSB of S i . In the present invention, data errors due to frequency variations of a receive signal, which is the disadvantage of the background art method can be reduced by using the above-described method, and a higher reliability of the system can be retained. Like the case with the background art method, such a case is now considered that the receive signal shown in Fig. 3 (b) is sampled at a double channel bit rate and then input to the data detector of one embodiment of the present invention. First, a phase interval P between a zero cross point and the present sampling point is obtained in accordance with sampling data. Like the foregoing background art method, since this method is effective only with respect to sampling points R 1 and R 8 , the phase interval P in each case is as follows. Sampling point R 1 : P = S 1 /( S 1 + S 0 ) x N/2 = 30/(30 + 23) x 32 = 18 Sampling point R 8 : P = S 8 /( S 8 + S 7 ) x N/2 = 5/(5 + 47) x 32 = 3 Next, a predicted value Pd i+1 of the phase interval between the present sampling point R i+1 and the preceding sampling point R i is obtained. In the case with a sampling point R 1 , since there is no zero cross point between its preceding sampling point R 0 and a sampling point R i-1 which is two points before the sampling point R 1 , a predicted value Pd 1 of the phase interval is a predicted value Pd 0 = 32 of the phase interval between the preceding sampling point R 0 and the further preceding sampling point R i-1 as shown in the above expression (11). If a predicted value P 1 ' of the present phase is obtained by using this predicted value, the result is as follows by the above expression (12). P 1 ' = P o + Pd 1 = 24 + 32 = 56 If the present phase P 1 is obtained from the above result and from the previously obtained P, the result is as follows by the above expression (13). P 1 = { (P - P 1 ') x K + P 1 '} mod N = {(18 - 56) x 0.25 + 56} mod 64 = 62 Next, in the case with a sampling point R 2 , since there is a zero cross point between its preceding sampling point R 1 and a sampling point R 0 which is two points before the sampling point R 2 , a predicted value Pd 2 of the phase interval is as follows by the above expression (10) where j = 2. Pd 2 = {(P 1 - P -1 ) xL + N/2} mod N = {(62 -56) x 0.25 + 32} mod 64 = 33 If a predicted value P 2 ' of the present phase is obtained from the above result, the predicted value is as follows by the expression (12). P 2 ' = (P 1 + Pd 2 ) mod N = (62 + 33) mod 64 = 31 In this case, since there is no zero cross point between the present sampling point R 2 and the preceding sampling point R 1 , the present phase P 2 is the predicted value P 2 ' of the present phase. With respect also to sampling points R 3 - R 9 , if P, Pd i+1 , P' i+1 and P i+1 are obtained, the results are as shown in Fig. 2 (d) - (g). If a data detection clock signal and digital data are generated on the basis of the clock signal extracting conditions and the data determining conditions by use of the results shown in Fig. 2 (d) - (g), results are as shown in Fig. 2 (h) and (i). These results match transmitted data. Thus, the use of the method of the present invention makes it possible to detect accurate digital data from the receive signal having frequency variations and data errors which occur in the background art method. While the foregoing description has been made on the case where an input is one channel, the present invention is also applicable to the case where an input is a multichannel. In the case with Y channels, for example, a receive signal of each channel is sampled at a different timing, and each delay time of M-bit parallel delay circuit 2, I-bit parallel delay circuits 11 and 18, one-bit parallel delay circuit 17 and I-bit j-stage parallel delay circuit 12 is multiplied by Y. While the foregoing embodiment has been directed to the NRZI type modulation system with Tmin = 0.8T and Tmax = 3.2T, the present invention is not limited to this and also applicable to other modulation systems. As has been described heretofore, in accordance with the present invention, it is possible to provide a digital data detector which can handle a digital receive signal having larger frequency variations than that of background art, by obtaining a predicted value of a phase interval between the present sampling point and its preceding sampling point from a phase of the preceding sampling point, a phase of a sampling point which is two or more points preceding to the present sampling point, and the position of a point at which the digital receive signal crosses a reference signal, and then obtaining a phase of the present sampling point from the obtained predicted value. Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being limited only by the terms of the appended claims.

Claims: A digital data detector, comprising: sampling data detecting means (1) for sampling a digital receive signal at a frequency m times of a channel bit rate, m > 1; phase interval computing means (2, 3, 4, 5) responsive to sampling data detected by said sampling data detecting means (1) for computing a phase interval P between a point at which said digital receive signal crosses a reference level and a present sampling point R i+1 ; reference level crossing detecting means (6) for detecting the position of the point at which said digital receive signal crosses the reference level; phase interval predicted value computing means (11,12,13,14,15,16,19) responsive to a phase P i of a sampling point R i preceding to said present sampling point R i+1 , a phase P i-j , where j is a natural number of a sampling point R i-j which is at least two points preceding to said present sampling point R i+1 , and the position of the point at which said digital receive signal crosses said reference level, detected by said reference level crossing detecting means, for computing a predicted value Pd i+1 of a phase interval between said present sampling point R i+1 and said preceding sampling point R i ; phase computing means (7,8,10) for computing a present phase P i+1 in response to said preceding phase P i , said phase interval P between the point at which said digital receive signal crosses said reference level and said present sampling point R i+1 , computed by said phase interval computing means,said predicted value Pd i+1 of the phase interval between said present sampling point R i+1 and said preceding sampling point, computed by said phase interval predicted value computing means, and the position of the point at which said digital receive signal crosses said reference level, detected by said reference level crossing detecting means; data detection clock signal detecting means (20) responsive to the phase of each sampling point computed by said phase computing means for detecting a data detection clock signal being synchronized with said digital receive signal; and data detecting means (21) for detecting digital data from said digital receive signal in response to said phase interval P between the point at which said digital receive signal crosses said reference level and said present sampling point R i+1 , computed by said phase interval computing means, said present phase P i+1 computed by said phase computing means, and sampling data detected by said sampling data detecting means. The digital data detector as recited in claim 1, wherein said phase interval computing means includes sampling data delay means (2) for delaying the sampling data detected by said sampling data detecting means by a delay amount corresponding to a sampling period, and operation means (5) for computing said phase interval P in response to sampling data delayed by said delay means, received as present sampling data and to sampling data before delay, received as preceding sampling data. The digital data detector as recited in claim 2, further comprising: first absolute value computing means (3) for computing an absolute value of the sampling data before delayed by said delay means to apply the computed absolute value to said operation means; and second absolute value computing means (4) for computing an absolute value of the sampling data after delayed by said delay means to apply the computed absolute value to said operation means. The digital data detector as recited in claim 1, wherein said phase interval predicted value computing means includes phase delay means (11, 12) for sequentially delaying said present phase P i+1 computed by said phase interval computing means by a delay amount corresponding to a sampling period, and outputting a signal representing the phase P i of the preceding sampling point R i of said present sampling point R i+1 and the phase P i-j of the sampling point R i-j which is at least two points preceding to said present sampling point R i+1 , and means (13, 14, 15, 16, 19) responsive to an output of said phase delay means and a detection output of said reference level crossing detecting means for computing a predicted value of said present phase to apply the computed predicted value to said addition means and to said phase computing means. The digital data detector as recited in claim 4, wherein said phase computing means includes subtraction means (7) for subtracting a predicted value P' i+1 of said present phase from said phase interval P computed by said phase interval computing means, coefficient multiplication means (8) for multiplying an output of said subtraction means by a predetermined coefficient, and means (10) responsive to the detection of the position of the point at which said digital receive signal crosses said reference level by said reference level crossing detecting means for adding said present phase predicted value to an output of said coefficient multiplication means. A digital data detection method in which a digital receive signal is sampled by an A/D converter (1), the position of a point at which the receive signal crosses a reference level is obtained in response to sampling data by an exclusive OR gate (6), a phase interval between the present sampling point and the point at which the receive signal crosses the reference level is obtained by an arithmetic circuit (5), and the phase of the present sampling point is obtained in accordance with the position of the crossing point, the phase interval P between the present sampling point and the crossing point obtained by the arithmetic circuit (5), the phase of a preceding sampling point obtained by an I-bit parallel delay circuit (18), and the phase of a sampling point which is two points preceding to the present sampling point and obtained by an I-bit j-stage parallel delay circuit (19), a data detection clock signal and digital data being detected in accordance with the computed phase of each sampling point, an MSB of sampling data, and the phase interval between the present sampling point and the point at which the received signal crosses the reference level.

Inventors: TAKEUCHI HITOSHI, YAMAWAKI CHIAKI, TAKEUCHI, HITOSHI, YAMAWAKI, CHIAKI
Applicants: SHARP KK, SHARP KABUSHIKI KAISHA
Application year: 1992
Main classification: H04L7
IPC codes: H04L7, G11B20