Ripple-free phase detector using two sample-and-hold circuits

Abstract: A phase detector comprises a ramp voltage generator for receiving a reference pulse of a constant frequency and an input pulse and producing a ramp voltage proportional to the phase difference between these pulses. A first sample-and-hold circuit samples the ramp voltage in response to a sampling pulse and holds the sampled voltage. To eliminate ripple component, a second sample-and-hold circuit is provided, which is also responsive to the sampling pulse for sampling a voltage from a constant voltage source and holding the sampled voltage. The voltages sampled by the first and second sample-and-hold circuits are input to a subtractor where the voltage difference between the two input voltages is detected. Ripple components generated by the two sample-and-hold circuits are cancelled out by the subtractor.

Description: The present invention relates generally to phase detectors for phase lock loops, and more specifically to a sample-hold phase detector which generates a ramp voltage proportional to a phase difference between two input signals and samples and holds the ramp voltage to produce a phase detector output. According to the prior art sample-hold phase detector, a "ramp" capacitor is charged for an interval corresponding to a phase difference between an input signal and a reference signal to develop a ramp voltage proportional to the phase difference. A sample-and-hold circuit is connected to the ramp capacitor to sample and hold the ramp voltage in response to a sampling pulse. With the recent tendency toward LSI implementation of electronic circuitry, it is desirable to fabricate all components of the sample-and-hold circuit on a single LSI chip. However, the value of the storage capacitor of the sample-and-hold circuit cannot be made sufficiently large to prevent the applied sampling pulse from bypassing the "sample" switch of the sample-and-hold circuit by way of its parasitic capacitance to its "hold" capacitor. Therefore, the phase detector output contains an undesirable ripple voltage which occurs at the same frequency as the reference signal. EP-A-414392 discloses a phase detector with two ramp generators respectively coupled to two sample-and-hold circuits and with a comparator generating an output indicative of the phase difference. It is an object of the present invention to provide a phase detector which enables the implementation of sample-hold phase detectors using LSI technology. This object is solved with the features of the claims. A ramp voltage generator as described receives a reference pulse of a constant frequency and an input pulse from an external source and produces a ramp voltage proportional to the phase difference between these pulses. A first sample-and-hold circuit samples the ramp voltage in response to a sampling pulse and holds the sampled voltage. Further provided is a second sample-and-hold circuit which is also responsive to the sampling pulse for sampling a constant voltage and holding the sampled voltage. The voltages sampled by the first and second sample-and-hold circuits are input to a subtractor where the voltage difference between the input voltages is detected. Undesirable ripple components, which are generated by the two sample-and-hold circuits, are effectively cancelled out by the subtractor. Preferably, a delay circuit is provided to receive the reference pulse as a first reference pulse and delay it to produce a second reference pulse. A second ramp voltage generator produces the constant voltage that is proportional to the interval between the first and second reference pulses. The present invention will be described in further detail with reference to the accompanying drawings, in which: Fig. 1 is a block diagram of a phase detector according to the present invention; Fig. 2 shows details of each of the switches used in Fig. 1; and Fig. 3 is a timing diagram showing waveforms of the various signals generated in Fig. 1. Referring now to Fig. 1, the phase detector of the present invention comprises a first sample-and-hold circuit 30 and a second sample-and-hold circuit 31. First sample-and-hold circuit 30 includes a storage capacitor 5 connected between ground and the input of a buffer amplifier 3, and a sampling switch 9 connected between a first ramp capacitor 7 and the input of amplifier 3. A first charge timing switch 11 is connected to the ramp capacitor 7 for charging it with a current supplied from a p-channel MOS (metal oxide semiconductor) transistor 15 in response to a charge command pulse CP1 from a control circuit 32. A first discharge timing switch 13 is connected to the ramp capacitor 7 for discharging it in response to a discharge command pulse DP. Therefore, a first ramp voltage is developed across the first ramp capacitor 7. The sampling switch 9 is responsive to a sampling pulse SP from the control circuit to sample and transfer the energy stored in the first ramp capacitor 7 into the storage capacitor 5 where the sampled voltage is held until the next sampling instant. Likewise, the second sample-and-hold circuit 31 includes a storage capacitor 6 connected to the input of a buffer amplifier 4, and a sampling switch 10 connected between a second ramp capacitor 8 and the input of amplifier 4. A second charge timing switch 12 is connected to the second ramp capacitor 8 for charging it with a current supplied from a p-channel MOS transistor 16 in response to a pulse CP2 from the control circuit. A second discharge timing switch 14 is connected to the second ramp capacitor 8 for discharging it in response to the discharge command pulse DP. Therefore, a second ramp voltage is developed across the capacitor 8. The sampling switch 10 is responsive to the sampling pulse SP to sample and transfer the energy stored in the second ramp capacitor 8 into the storage capacitor 6 to hold the sampled voltage. Transistors 15 and 16 are of identical structure and their gate electrodes are connected together to the gate electrode of a p-channel MOS transistor 17 which is connected to ground through a resistor 18. Specifically, transistor 17 provides a drain current I a which is given by: I a = (V DD - V GS )/R where V DD is the source voltage and V GS is the gate-source voltage of transistor 17, and R is the value of resistor 18. Transistor 15 forms a current mirror circuit with transistor 17 and the drain current I b of transistor 15 is: I a = (I b )(N 1 ) where N 1 = (W 15 /L 15 )(L 17 /W 17 ), where W 15 and W 17 are channel widths of transistors 15, 17, and L 15 and L 17 are channel lengths of transistors 15, 17. Likewise, transistor 16 forms a current mirror circuit with transistor 17, and therefore, the drain current I c of transistor 16 is given by: I a = (I c )(N 2 ) where N 2 = (W 16 /L 16 )(L 17 /W 17 ), where W 16 and L 16 are the channel width and length of transistor 16, respectively. Since transistors 15 and 16 of identical structure, N 1 = N 2 = N, and hence, currents I b and I c are of the same value and are uniquely determined by resistor 18. Therefore, the voltages developed in the first and second ramp capacitors 7 and 8 are respectively linearly proportional to the duration of the charge command pulses CP1 and CP2. All capacitors of the phase detector are implemented using LSI technology and incorporated into the same LSI chip with other circuit elements of the phase detector. As shown in Fig. 2, all switches of the phase detector are implemented with analog transmission gates that allows a voltage of any amplitude value to be passed from its input to its output in response to a switching pulse applied from the control circuit. Each switch comprises a pair of complementary MOS transistors 37 and 38 with the source and drain electrodes of each transistor being connected to the corresponding electrodes of the other and the gate of transistor 38 being coupled through an inverter 39 to the gate of transistor 37. The outputs of buffer amplifiers 3 and 4 are coupled respectively to inputs of a differential amplifier, or subtractor 2, which is typically implemented with an operational amplifier 20, resistors 20, 21 through which the buffer amplifier outputs are respectively coupled to the inverting and noninverting inputs of the operational amplifier, and a resistor 23 coupling the noninverting input to ground. The output of operational amplifier 20 is connected to the phase detector output terminal 1. Control circuit 32, driven by externally generated clock pulses, receives a reference pulse which occurs at interval T and an input pulse supplied from an external source. The phase timing of the input pulse is compared with the reference pulse to produce a first charge timing pulse CP1 of duration corresponding to the phase difference  as shown in Fig. 3. The reference pulse is also input to a delay circuit 33 where it is delayed by a prescribed interval  to produce a delayed reference pulse, which is input to control circuit 32. Control circuit 32 produces a second charge timing pulse CP2 of duration corresponding to the prescribed interval . Control circuit 32 further generates a sampling pulse SP and a discharge timing pulse DP in succession during the interval between the trailing edge of a reference pulse and the leading edge of the next reference pulse. The following is a description of the operation of the phase detector of the present invention with reference to Fig. 3. When the phase detector receives a reference pulse 40 and an input pulse 41 at intervals , a CP1 command pulse 43 of duration  is output from control circuit 32 to the first charge timing switch 11, thus drawing a current I b from the transistor 15 into the first ramp capacitor 7 to develop a ramp voltage V 1 which is given by: V 1 = (I b )()(T)/(2π)(C 7 ) where C 7 is the value of ramp capacitor 7 and the delay interval  is given in units of radian. By substituting Equation (2) into Equation (4), the following relation is obtained: V 1 = ()(T)(N)(V DD - V GS )/(2π)(C 7 )(R) = (K)()/(C 7 )(R) where K is the phase-to-voltage conversion coefficient and is given by the relation (T)(N)(V DD -V GS )/2π. Concurrently, a CP2 command pulse 44 of duration  is applied to the second charge timing switch 12. A current I c Is drawn from the transistor 16 into the second ramp capacitor 8 (=C 8 ) to develop a ramp voltage V 2 which is given by: V 2 = (I c )()(T)/(2π)(C 8 ) = ()(T)(N)(V DD - V GS )/(2π)(C 8 )(R) = (K)()/(C 8 )(R) In response to a sampling pulse 45 the first and second sampling switches 9 and 10 are operated to sample and transfer the voltages V 1 and V 2 from the ramp capacitors 7 and 8 to the storage capacitors 3 and 4, respectively. A discharge command pulse 46 is then input to switches 13 and 14 to discharge the ramp capacitors 7 and 8 completely. If the value of each storage capacitor is much smaller than the value of the corresponding ramp capacitor, the voltages stored in the capacitors 3 and 4 are substantially equal to voltages V 1 and V 2 , respectively. Through buffer amplifiers 3 and 4, the sampled voltages V 1 and V 2 appear respectively as voltages V A and V B at the inputs of subtractor 2 where the difference between the input voltages V A and V B is detected and output to the terminal 1. Since voltage V 2 is constant as given by Equation (7), the difference between V 1 and V 2 , and hence the difference between V A and V B is proportional to the phase difference . Because of the small capacitance values of the storage capacitors 3 and 4, a feedthrough effect occurs through the sampling switches 9 and 10. Therefore, the sampling pulse applied to the first sample-and-hold circuit 30 finds a leakage path through switch 9 to capacitor 5 to develop a ripple voltage, as indicated by hatching 47, which is superposed on the sampled voltage V 1 . In like manner, the sampling pulse applied to the second sample-and-hold circuit 31 finds a leakage path through switch 10 to capacitor 6 to develop a ripple of the same magnitude as ripple voltage 47, as indicated by hatching 48, which is superposed on the sampled voltage V 2 . However, due to the differential action of subtractor 2, the leakage voltages 47 and 48 are cancelled out, thus producing a phase detector output voltage V O indicative of the difference between voltages V A and V B at the output terminal 1. Since the second ramp voltage attains a constant level in so far as the interval between the non-delayed and delayed reference pulses remains constant, it could equally be as well provided by an external source of constant voltage, instead of by the ramp voltage generating circuit formed by capacitor 8, switches 12, 14, delay circuit 33 and control circuit 32.

Claims: A phase detector comprising a) a first ramp generator (7, 11) for producing a reference ramp voltage in response to a reference pulse, b) a second ramp generator (8, 12) for producing a second ramp voltage representative of the timing of an input pulse, c) a first sample-and-hold circuit (30) for sampling the reference ramp voltage in response to a sampling pulse, d) a second sample-and-hold circuit (31) for sampling the second ramp voltage in response to said sampling pulse, and e) a difference detector (2) for detecting a voltage difference between the voltages sampled by the first and second sample-and-hold circuits (30, 31), characterized in that f) both said first and said second ramp generators (7, 11, 8, 12) are triggered in response to said reference pulse for producing said first and said second ramp voltages respectively g) a delay element (33) is provided for introducing a predetermined amount of delay to said reference pulse to produce a delayed reference pulse, wherein h) said first ramp generator (7, 11) is further responsive to the delayed reference pulse for holding the output voltage thereof at an instantaneous value, i) said second ramp generator (8, 12) is further responsive to said input pulse for holding the output voltage thereof at an instantaneous value, and j) said sampling pulse is produced when the output voltages of the first and second ramp generators (7, 11; 8, 12) are held at the instantaneous values. A phase detector as claimed in claim 1, characterized by: a switching pulse source (32) for producing a first charge timing pulse (CP2) of constant duration corresponding to the difference in phase between the non-delayed reference pulse and the delayed reference pulse and producing a second charge timing pulse (CP1) of variable duration corresponding to the difference in phase between said reference pulse and said input pulse, and a discharge timing pulse (DP) following the non-delayed reference pulse, and first and second identical constant current sources (15, 16, 17). A phase detector as claimed in claim 2, wherein the first ramp generator (7, 11) comprises a first capacitor (7) and first switch means (11, 13) for drawing a current from the first constant current source (1, 17) into the first capacitor (7) in response to said first charge timing pulse (CP2) and drawing a current from the first capacitor (7) in response to said discharge timing pulse (DP) and the second ramp generator includes a second capacitor (8) and second switch means (12, 14) for drawing a current from the second constant current source (16, 17) into the second capacitor (8) in response to said second charge timing pulse (CP1) and drawing a current from the second capacitor (8) in response to said discharge timing pulse (DP).

Inventors: ICHIHARA MASAKI, ICHIHARA, MASAKI, ICHIHARA, MASAKI, C/O NEC CORPORATION
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1992
Main classification: H03D13
IPC codes: H03D13, G01R25, H03L7