Field effect transistor structure and method of fabrication

Abstract: After formation of gate electrodes (14) in a field effect device, first lightly doped drain regions (16), and opposite contactivity type halo regions (18), are formed by implant into the substrate. A first thin oxide layer (20) is then formed over the device, followed by an implant of a second lightly doped drain region (22). The second lightly doped drain region will be spaced further from the channel of the field effect device than the first lightly doped drain region vy the thickness of the thin oxide layer. A second oxide layer (24) is then formed over the device, followed by an anisotropic etch back to form sidewall regions alongside the gate electrode of the device. The sidewall regions are used to align the heavy impurity implant for forming source/drain regions.

Description: The present invention relates generally to semiconductor integrated circuits, and more specifically to a method for forming field effect devices in a semiconductor substrate. To increase the number of devices which can be fabricated on a single integrated circuit chip, lower the cost of integrated circuit devices, and improve performance, transistors continue to be made smaller. For feature sizes less than approximately one micron, especially for sizes of approximately one-half micron and below, a number of performance problems are encountered due to the physics of semiconductors and small transistor sizes. As known in the art, short channel effects degrade transistor performance. In order to counter these degradations, it is known in the art to form lightly doped drain (LDD) regions between the transistor channel and the more heavily doped source/drain regions. This provides a more lightly doped, graded, impurity region near the edges of the gate, decreasing the impact of problems such as the hot electron effect. European Patent Application Publication Nos. 0322886 and 0193117 disclose such transistor structures in which the source/drain regions are comprised of both lightly doped and heavily doped regions. In European patent Application Publication No. 0193117 there is also shown a so-called 'p-pocket' region beneath the lightly doped source/drain region. With device feature sizes greater than approximately one micron, up, later thermal processing cycles cause some diffusion of the implanted lightly doped drain region. This diffusion provides an impurity gradient which helps minimize the effect of high electric fields and enhances device performance. With smaller geometries, such as one-half micron and below, later thermal cycles are minimized. The thermal budget allowed for very small feature size devices must be decreased because the source/drain junctions must be shallower than is the case with larger devices. A lower thermal budget means that the lightly doped drain regions diffuse to a lesser degree than is the case with larger devices, and this lesser diffusion does not provide the same LDD gradient profile as occurs with larger devices. Thus, with smaller devices, a sharper gradient occurs near the channel, which means that higher electric fields still occur in this region. The shorter channel used with smaller geometry devices also tends to increase the electric field gradient, further exacerbating the problem. It is known in the art to provide lightly doped drain regions having multiple steps of impurity levels. For example, U. S. Patent 4,356,623, issued November 2, 1982 to W. R. Hunter, describes a technique for fabricating field effect devices which have stepped lightly doped drain regions. These are formed by forming, in succession, multiple sidewall regions on the gate electrodes, followed by impurity implants after each layer of sidewall formation. Formation of multiple sidewalls in this manner, and the attendant damage to the gate and to underlying structures caused by multiple anisotropic etch back steps, can have an adverse impact on device functionality. European Patent Publication No. 0187016 also describes a technique for fabricating field effect transistor devices in which the lightly doped source/drain regions are stepped. It would be desirable to provide a method for fabricating very small transistors which provides graded impurity density in the lightly doped drain regions. It would be further desirable for such method to be simple to perform and to provide a highly functional device. It is therefore an object of the present invention to provide a method for forming semiconductor field effect devices, and to provide a structure formed by such method. It is another object of the present invention to provide such a structure and method which provides lightly doped drain regions suitable for use with very small device feature sizes. It is a further object of the present invention to provide such a structure and method which adds a minimal amount of complexity to the device fabrication process. Therefore, according to the present invention, after formation of gate electrodes in a field effect device, first lightly doped drain regions, and opposite conductivity type halo regions, are formed by implant into the substrate. A first thin oxide layer is then formed over the device, followed by an implant of a second lightly doped drain region. The second lightly doped drain region will be spaced further from the channel of the field effect device than the first lightly doped drain region by the thickness of the thin oxide layer. A second oxide layer is then formed over the device, followed by an anisotropic etch back to form sidewall regions alongside the gate electrode of the device. The sidewall regions are used to align the heavy impurity implant for forming source/drain regions. According to one aspect of the present invention there is provided a method for forming a semiconductor field effect device, comprising the steps of forming a conductive gate electrode over a semiconductor substrate having a first conductivity type implanting impurities having a second conductivity type into the substrate, wherein first lightly doped drain regions are formed in the substrate adjacent the gate electrode, forming a first insulating layer over the substrate and the gate electrode, implanting impurities having the second conductivity type into the substrate, wherein second lightly doped drain regions are formed adjacent the first lightly doped drain regions, and wherein the second lightly doped drain regions have an impurity concentration greater than the first lightly doped drain regions, forming a second insulating layer over the first insulating layer, anisotropically etching back the first and second insulating layers to expose portions of the substrate proximate the gate electrode, and to form sidewall insulator regions alongside the gate electrode and implanting impurities of the second conductivity type into the substrate to form source/drain regions, characterised in that said method further comprises the steps of after said step of forming a gate electrode, implanting impurities of the first conductivity type to form first halo regions adjacent the gate electrode in the substrate, the first halo regions being formed to a depth greater than that used for the first lightly doped drain regions and adjacent the first lightly doped drain regions and after said step of forming the first insulating layer, implanting impurities of the first conductivity type to form second halo regions adjacent the first halo regions in the substrate, the second halo regions being formed to a depth greater than that used for the second lightly doped drain regions and adjacent the second lightly doped drain regions. According to a further aspect of the present invention there is provided a semiconductor field effect device structure, comprising a gate oxide layer on a semiconductor substrate of a first conductivity type, a conductive gate electrode on said gate oxide layer, a first oxide layer on said gate oxide layer adjacent said gate electrode and alongside vertical sides of said gate electrode, a second oxide region adjacent said first oxide layer, wherein said second oxide region is separated from said gate electrode by said first oxide layer, and is separated from the substrate by said gate and first oxide layers, wherein said first oxide layer in combination with said second oxide region defines a sidewall insulating region alongside said gate electrode, first lightly doped drain regions of a second conductivity type in the substrate adjacent the gate electrode, second lightly doped drain regions of the second conductivity type in the substrate adjacent the first lightly doped drain regions and source/drain regions of the second conductivity type in the substrate adjacent the second lightly doped drain regions, characterised in that said structure further comprises first halo regions of the first conductivity type adjacent the gate electrode in the substrate, having a depth greater than that of the first lightly doped drain regions and adjacent the first lightly doped drain regions and second halo regions of the first conductivity type adjacent the first halo regions in the substrate, having a depth greater than that of the second lightly doped drain regions and being adjacent the second lightly doped drain regions. The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, and further objections and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: Figure 1-4 illustrates a preferred method for forming a field effect transistor according to the present invention. The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention can be practiced in conjunction with integrated circuit fabrication techniques currently used in the art, and only so much of the commonly practiced process steps are included as are necessary for an understanding of the present invention. The figures representing cross-sections of portions of an integrated circuit during fabrication are not drawn to scale, but instead are drawn so as to illustrate the important features of the invention. Referring to Figure 1 , a field effect transistor is to be formed in a semiconductor substrate 10 . Assuming the formation of an N-channel transistor, substrate 10 will be doped P-type. After formation of field oxide regions (not shown) to define active regions in the substrate 10 , a thin gate oxide 12 is grown over the surface of the substrate 10 . This is followed by deposition of a polycrystalline silicon layer 14 over the device, which is subsequently patterned to define gate electrodes as shown in Figure 1 . As known in the art, gate electrode 14 may be polycrystalline silicon which is highly doped to improve its conductivity, or it may be a polycrystalline silicon which has been silicided with a refractory metal such as tantalum or tungsten. After the gate electrode 14 has been patterned, a light (N -- ) implant is made to define first lightly doped drain regions 16 . This is followed by formation of P-type halo regions 18 , which are implanted to a greater depth than the N -- lightly doped drain regions 16 . Halo regions 18 are formed by implanting a P-type impurity (for an N-channel transistor) at a dosage (P - ) which is slightly higher than that used for the formation of the first lightly doped drain region 16 . Formation of the halo regions 18 helps improve the device's punch-through and V T roll off characteristics. If desired, the implant of the halo regions 18 can be performed before formation of the N -- lightly doped drain regions 16 . Referring to Figure 2 , an oxide layer 20 is formed over the device. This oxide layer 20 is preferably an undoped CVD oxide, which is deposited to a thickness of between approximately 500 and 1200 angstroms. In the alternative, the layer 20 could be grown. Following formation of the oxide layer 20 , an N-type impurity is again implanted into the substrate 10 to form second (N - ) lightly doped drain regions 22 . This implant is made at a higher impurity level than that which is used to form first lightly doped drain region 16 . According to the invention, an additional P - halo implant is made at this point in the process. Such halo implant may be made either before or after the implant which forms the second (N - ) lightly doped drain regions 22 . The effect of the second halo implant is to provide a step graded halo in the same manner that a step graded lightly doped drain is formed by the regions 16 and 22 . Referring to Figure 3 , a second oxide layer 24 is formed over the device, again preferably using a CVD oxide. Oxide layer 24 is preferably formed to a thickness between approximately 2500 to 3500 angstroms. Referring to Figure 4 , an anisotropic etch is used to remove portions of oxide layers 12 , 20 , and 24 . This results in the formation of sidewall oxide spacers 26 , with each of the spacers 26 being formed from portions of the oxide layers 12 , 20 , and 24 . Following formation of the oxide spacers 26 , a heavy N-type implant is made in the device to form source/drain regions 28 . This results in the structure shown in Figure 4 . Later process steps, including formation of interlevel oxides, formation of polycrystalline silicon and metal interconnect layers, and device passivation, are performed as known in the art. It will be appreciated by those skilled in the art that the junctions at the edges of the implanted regions 16 , 18 , 22 , 28 , will migrate from the positions shown in Figure 4 during later thermal cycles. However, they will tend to keep approximately the relative positions shown in Figure 4 . The doping concentrations used for the various regions described above will be chosen to be compatible with the user's process flow. By way of example, preferred concentrations can be approximately 5 - 7 E12 atoms/cm 3 for the N -- regions, 3 E13 atoms/cm 3 for the N - regions, and 1 E13 atoms/cm 3 for the halo regions. These concentrations can be varied to suit the requirements of the process which is used, and the device being fabricated. The method described above produces a lightly doped drain region having a very lightly doped portion adjacent to the channel of the device, with a more moderately doped region between the very lightly doped region and the source/drain region. Thus, implantation steps have been used to approximate a graded lightly doped drain region to replace the diffusion gradient which occurs in the prior art to the lightly doped drain region during later thermal cycles. A P-type halo has been included with the step graded lightly doped drain region in order to prevent punch through and improve V T roll off characteristics for the device. The described example has illustrated the formation of an N-channel field effect transistor on a P-type substrate. As known in the art, such a transistor may also be formed within a P-type tub region within an N-type substrate. The described techniques can also be used, if desired, to form enhancement mode P-channel field effect transistors in an N-type substrate or tub. Formation of a P-channel device simply involves changing the impurities introducted at the various steps.

Claims: A method for forming a semiconductor field effect device, comprising the steps of: forming a conductive gate electrode (14) over a semiconductor substrate (10) having a first conductivity type; implanting impurities having a second conductivity type into the substrate (10), wherein first lightly doped drain regions (16) are formed in the substrate (10) adjacent the gate electrode (14); forming a first insulating layer (20) over the substrate (10) and the gate electrode (14); implanting impurities having the second conductivity type into the substrate (10), wherein second lightly doped drain regions (22) are formed adjacent the first lightly doped drain regions (16), and wherein the second lightly doped drain regions (22) have an impurity concentration greater than the first lightly doped drain regions (16); forming a second insulating layer (24) over the first insulating layer (20); anisotropically etching back the first (20) and second (24) insulating layers to expose portions of the substrate (10) proximate the gate electrode (14), and to form sidewall insulator regions (26) alongside the gate electrode (14); and implanting impurities of the second conductivity type into the substrate (10) to form source/drain regions (28); characterised in that said method further comprises the steps of: after said step of forming a gate electrode (14), implanting impurities of the first conductivity type to form first halo regions (18) adjacent the gate electrode (14) in the substrate, the first halo regions (18) being formed to a depth greater than that used for the first lightly doped drain regions (16) and adjacent the first lightly doped drain regions (16); and after said step of forming the first insulating layer (20), implanting impurities of the first conductivity type to form second halo regions adjacent the first halo regions (18) in the substrate, the second halo regions being formed to a depth greater than that used for the second lightly doped drain regions (22) and adjacent the second lightly doped drain regions (22). The method of claim 1 wherein said first halo region (18) forming step is performed before said first lightly doped drain region (16) forming step. The method of claim 1 wherein said first halo region (18) forming step is performed after said first lightly doped drain region (16) forming step. The method of any one of claims 1 to 3 wherein said second halo region forming step is performed before said second lightly doped drain region (22) forming step. The method of any one of claims 1 to 3 wherein said second halo region forming step is performed after said second lightly doped drain region (22) forming step. The method of any one of claims 1 to 5 wherein the first conductivity type is P-type, and the second conductivity type is N-type. The method of any one of claims 1 to 5 wherein the first conductivity type is N-type, and the second conductivity type is P-type. The method of any one of claims 1 to 7 wherein the first (20) and second (24) insulating layers are formed of silicon dioxide. The method of any one of claims 1 to 8 wherein the step of forming a conductive gate electrode comprises the steps of: forming a gate insulating layer (12) over the substrate (10); forming a conductive layer containing polycrystalline silicon over the gate insulating layer (12); patterning the conductive layer to define a gate electrode (14). The method of claim 9 wherein the gate insulating layer (12) is an oxide layer. A semiconductor field effect device structure, comprising: a gate oxide layer (12) on a semiconductor substrate (10) of a first conductivity type; a conductive gate electrode (14) on said gate oxide layer (12); a first oxide layer (20) on said gate oxide layer (12) adjacent said gate electrode (14) and alongside vertical sides of said gate electrode (14); a second oxide region (24) adjacent said first oxide layer (20), wherein said second oxide region (24) is separated from said gate electrode (14) by said first oxide layer (20), and is separated from the substrate (10) by said gate (12) and first (20) oxide layers; wherein said first oxide layer (20) in combination with said second oxide region (24) defines a sidewall insulating region (26) alongside said gate electrode (14); first lightly doped drain regions (16) of a second conductivity type in the substrate (10) adjacent the gate electrode (14); second lightly doped drain regions (22) of the second conductivity type in the substrate (10) adjacent the first lightly doped drain regions (16); and source/drain regions (28) of the second conductivity type in the substrate (10) adjacent the second lightly doped drain regions (22), characterised in that said structure further comprises: first halo regions (18) of the first conductivity type adjacent the gate electrode (14) in the substrate (10), having a depth greater than that of the first lightly doped drain regions (16) and adjacent the first lightly doped drain regions (16); and second halo regions of the first conductivity type adjacent the first halo regions (18) in the substrate, having a depth greater than that of the second lightly doped drain regions (22) and being adjacent the second lightly doped drain regions (22). The structure of claim 11 wherein the first conductivity type is P-type and the second conductivity is N-type. The structure of claim 11 wherein the first conductivity type is N-type and the second conductivity type is P-type. The structure of any one of claims 11 to 13 wherein the first oxide layer (20) and the second oxide region (24) are silicon dioxide.

Inventors: MEHDI ZAMANIAN, MEHDI, ZAMANIAN
Applicants: SGS THOMSON MICROELECTRONICS, SGS-THOMSON MICROELECTRONICS, INC.
Application year: 1992
Main classification: H01L29
IPC codes: H01L21, H01L29