Display apparatus

Abstract: In a liquid crystal display apparatus in which a selection signal is simultaneously applied to two scanning signal lines, the application of the selection signal to one of the two scanning signal lines is terminated earlier than that of the selection signal to the other one of the two scanning signal lines. Alternatively, the level of the selection signal to one of the two scanning signal lines is made higher than that of the selection signal to the other one of the two scanning signal lines.

Description: BACKGROUND OF THE INVENTION 1. Field of the Invention: This invention relates to a display apparatus such as a liquid crystal display (LCD) apparatus, and more particularly to an active matrix LCD apparatus. 2. Description of the Prior Art: Figure 13 diagrammatically shows an active matrix LCD apparatus which uses thin-film transistors (TFTs) as switching devices and in which two scanning signal lines are simultaneously scanned (hereinafter, this scanning method is referred to as "two-line simultaneous scanning method"). This TFT active matrix LCD apparatus comprises a large number of scanning signal lines 13 and data signal lines 14 formed on a substrate 11 which cross at right angles, and a matrix array of pixel electrodes 12 connected to these signal lines 13 and 14 via TFTs 15 . A common opposite electrode (not shown) is disposed opposite to the TFT active matrix substrate with a liquid crystal layer interposed therebetween. In this construction, when a selection signal is applied to each of the scanning signal lines 13 , data signals on the data signal lines 14 are fed via activated TFTs 15 to the pixel electrodes 12 connected to that scanning signal line 13 . After the application of the selection signal is completed and the TFTs 15 are inactivated, the data signal potential is retained at each pixel electrode 12 by the capacitance of the liquid crystal layer, etc. The potential is regenerated at each application of the selection signal. Therefore, even in a matrix system in which the selection signal is sequentially applied to the scanning signal lines, data signal potential can be retained at each pixel electrode 12 and applied to the liquid crystal layer. In the two-line simultaneous scanning method, as shown in Figure 14, the selection signal is applied to two adjacent scanning signal lines 13 at the same time. When scanning an odd-numbered field, the selection signal is first applied simultaneously to the first and second scanning signal lines 13 , and then, after one horizontal scanning period, to the third and fourth scanning lines 13 . Thus, the selection signal is sequentially applied to each pair of an odd-numbered scanning signal line 13 and the succeeding even-numbered scanning signal line 13 . On the other hand, when scanning an even-numbered field, the selection signal is first applied to the first scanning signal line 13 , and then, after one horizontal scanning period, the selection signal is applied simultaneously to the second and third scanning signal lines 13 , and thereafter to the fourth and fifth scanning signal lines 13 . Thus, the selection signal is simultaneously applied to two adjacent scanning signal lines 13 paired differently from when scanning an odd-numbered field. Accordingly, as compared to a simple scanning method in which the selection signal is applied to one scanning signal line 13 at one time, the two-line simultaneous scanning method requires two times more scanning signal lines 13 and pixel electrodes 12, but can produce a high-resolution image conforming to the interlaced scanning system. The two-line simultaneous scanning method is described in detail in US-A- 5 181 121 and in EP-A-0 382 567. Upon the completion of the application of the selection signal, the potential at each of the pixel electrodes 12 connected to the scanning signal lines 13 to which the selection signal has been applied drops to a lower level than the data signal potential because of the effect of a parasitic capacitance C gd between the gate and drain of the activated TFT 15 . In the case of the simple scanning method, when the gate voltages at the activation and inactivation of the TFT 15 are denoted as V GH and V GL , respectively, and the capacitance of the liquid crystal layer at the pixel electrode 12 is denoted as C LC , the potential drops below the data signal potential approximately by the potential ΔV indicated by the following expression (1). ΔV = C gd C LC + C gd (V GH - V GL ) In the simple scanning method, however, such a potential drop occurs equally to every pixel electrode 12 . Therefore, by shifting the opposite voltage applied to the opposite electrode by a value equivalent to the potential drop ΔV, the DC component of the voltage applied to the liquid crystal layer by the AC drive can be easily maintained at zero. In the two-line simultaneous scanning method, on the other hand, the effect of a stray capacitance C pg between the pixel electrode and a scanning signal line not connected but adjacent to the pixel electrode must also be considered in addition to the parasitic capacitance C gd . That is, when selection signals Sa and Sb are applied to scanning signal lines 13a and 13b , as shown in Figure 15, thereby selecting the rows to which pixel electrodes 12a and 12b are connected, the pixel electrode 12a disposed between the scanning signal lines 13a and 13b and connected to the scanning signal line 13a experiences a potential drop ΔV1 indicated by the following expression (2), when the application of the selection signal Sa is completed. This is because the scanning signal line 13b which is not connected but adjacent to the pixel electrode 12a also experiences a potential variation as the selection signal Sb is applied to it. ΔV1 = C gd + C pg C LC + C gd + C pg (V GH - V GL ) However, regarding the other pixel electrode 12b , since the selection signal is not yet applied to the scanning signal line 13c not connected but adjacent to the pixel electrode 12b and therefore no potential variation occurs, the potential drop ΔV2 at the pixel electrode 12b is indicated by the following expression (3). ΔV2 = C gd C LC + C gd + C pg (V GH - V GL ) As a result, although the pixel electrodes 12a and 12b are connected to the same data signal line 14 and supplied with the same data signal voltage, a difference arises between the potential drops ΔV1 and ΔV2 when the application of the selection signal is completed, and thereafter the pixel electrode 12b retains a higher potential. Accordingly, a prior art liquid crystal display has the problem that when the selection signal is applied simultaneously to a plurality of scanning signal lines, there occurs a difference in brightness between adjacent pixels on the same data signal line, resulting in a degradation in the image quality. SUMMARY OF THE INVENTION The display apparatus of this invention comprises: a display panel having scanning signal lines arranged in parallel, data signal lines, switching elements which are controlled by a signal supplied through said scanning signal lines, and pixel electrodes connected to said data signal lines through said switching elements; and drive means for simultaneously applying said signal to at least two succeeding ones of said scanning signal lines, characterized in that said drive means comprises control means for controlling said signal such that an equal potential drop is achieved at the respective pixel electrodes at the end of the application of the signal for said at least two succeeding scanning signal lines. In one embodiment of the invention, the control means comprises timing control means for terminating the application of said signal to one of said at least two scanning signal lines earlier than terminating the application of said signal to another one of said at least two scanning signal lines. Preferably, said one scanning signal line is disposed between a pixel electrode to which said one scanning signal line is connected and another pixel electrode to which said other one scanning signal line is connected. Preferably, said drive means comprises clock signal means for supplying at least two clock signals which are phase-shifted from each other. According to the above-mentioned display apparatus, as shown in Figure 1, selection signals Sa and Sb are respectively applied to scanning signal lines 13a and 13b at the same time, and the selection signal Sb is terminated faster (at time t 1 ) which is applied to the scanning signal line 13b disposed between two pixel electrodes 12a and 12b which are respectively connected to the scanning signal lines 13a and 13b . Since there is no variation in the potential of the scanning signal line 13c , the potential drop ΔV at the pixel electrode 12b in this case has the value indicated by above-mentioned expression (3). When the application of the selection signal Sb for the scanning signal line 13b is terminated faster as mentioned above, the potential of the pixel electrode 12a which is adjacent through the stray capacitance C pg is also affected by this termination so as to decrease once. Since the TFT 15 remains conductive at this time and the pixel electrode 12a is connected to the data signal line 14 , however, the pixel electrode 12a is immediately charged so as to return to the potential of the data signal. Then, the application of the selection signal Sa for the scanning signal line 13a is terminated at time t 2 . At this time, the potential change at the adjacent scanning signal line 13b has already ended. Therefore, the potential drop ΔV at the pixel electrode 12a changes in the same manner as that of the pixel electrode 12b , and the potential drop ΔV has a value indicated by expression (4). Δ V = C gd C LC + C gd + C pg ( V GH - V GL ) According to the display apparatus of the invention, even when selection signals are respectively applied to two scanning signal lines at the same time, the potentials of pixel electrodes connected to the two scanning signal lines drop in the same degree so that these pixel electrodes have the same potential, whereby a uniform display can be attained. In another embodiment of the invention, the control means comprises voltage means for making the level of said signal applied to one of said at least two scanning signal lines higher than the level of said signal applied to another one of said at least two scanning signal lines. Preferably, said one scanning signal line is disposed between a pixel electrode to which said one scanning signal line is connected and another pixel electrode to which said other one scanning signal line is connected. In the above-mentioned display apparatus, as shown in Figure 7, selection signals Sa and Sb are respectively applied to scanning signal lines 13a and 13b at the same time. The level V GH 2 of the selection signal Sb applied to the scanning signal line 13b which is disposed between pixel electrodes 12a and 12b is higher than the level V GH 1 of the selection signal Sa applied to the scanning signal line 13a . These voltage levels V GH 1 and V GH 2 are selected so as to be sufficiently higher than the threshold value of the TFTs 15a and 15b . When the application of the selection signals Sa and Sb to the scanning signal lines 13a and 13b is terminated, the potentials at the pixel electrodes 12a and 12b drop due to the coupling caused by the parasitic capacitance C gd and stray capacitance C pg . However, since the levels of the selection signal voltages are different between the scanning signal lines, the potential drops ΔV1' and ΔV2' at the pixel electrodes 12a and 12b take the values indicated by the following expressions (5) and (6), respectively. ΔV1' = C gd + C pg C LC + C gd + C pg (V GH 1 - V GL ) ΔV2' = C gd C LC + C gd + C pg (V GH 2 - V GL ) If ΔV1'= ΔV2', the potentials retained at the pixel electrodes 12a and 12b will become equal. Therefore, by predetermining voltage levels V GH 1 and V GH 2 in such a way as to satisfy the following expression (7), the potential drop can be equalized between the pixel electrodes 12a and 12b , thus making equal the potentials retained at the pixel electrodes 12a and 12b . (C gd + C pg )(V GH 1 - V GL ) = C gd (V GH 2 - V GL ) Thus, according to the LCD apparatus of the invention, when selection signals are applied simultaneously to two scanning signal lines, an equal potential drop is achieved at the end of the application of the selection signals, thereby allowing every pixel electrode to retain the same potential and thus accomplishing a uniform display of an image. Thus, the invention disclosed herein makes possible the achievement of the objectives of: (1) providing a display apparatus in which variations in brightness among pixels do not occur even when the two-line simultaneous scanning method is employed; (2) providing a display apparatus which can display an image with excellent display quality even when the two-line simultaneous scanning method is employed; (3) providing a display apparatus in which the potential drop at the end of the application of the selection signal can be made equal between the scanning signal lines; and (4) providing a display apparatus in which the pixel electrodes can retain the potentials of the same value. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a diagram illustrating the operation of a first embodiment of the invention. Figure 2 is a block diagram illustrating the first embodiment. Figure 3 is a block diagram illustrating a scanning signal line drive circuit used in the first embodiment. Figure 4 is a timing chart illustrating the principal operation of a scanning signal line drive circuit used in the first embodiment. Figure 5 is a timing chart illustrating the operation of the first embodiment in an odd field. Figure 6 is a timing chart illustrating the operation of the first embodiment in an even field. Figure 7 is a diagram illustrating the operation of a second embodiment of the invention. Figure 8 is a block diagram illustrating the second embodiment. Figure 9 is a block diagram illustrating a scanning signal line drive circuit used in the second embodiment. Figure 10 diagrammatically shows a circuit for supplying voltages to a scanning signal line drive circuit and a timing chart for applying the voltages. Figure 11 is a timing chart illustrating the operation of the second embodiment in an odd field. Figure 12 is a timing chart illustrating the operation of the second embodiment in an even field. Figure 13 is a partial plan view of an active matrix LCD apparatus. Figure 14 is a timing chart illustrating the two-line simultaneous scanning method. Figure 15 is a block diagram illustrating the operation of a prior art display apparatus. DESCRIPTION OF THE PREFERRED EMBODIMENTS Figure 2 shows an embodiment of the invention. This embodiment is a TFT active matrix LCD apparatus which is useful in a color television receiver for the NTSC (National Television System Committee) standard. This embodiment comprises a TFT active liquid crystal panel 1 on which, in the same manner as shown in Figure 13, large numbers of pixel electrodes 12a , 12b , ···, scanning signal lines 13a , 13b , ···, data signal lines 14 , and TFTs 15a , 15b , ··· are formed. Each of the pixel electrodes 12a , 12b , ··· is connected to the adjacent data signal line 14 via the respective TFT 15a , 15b , ···. The gate of each of the TFTs 15a , 15b , ··· is connected to the adjacent scanning signal line 13a , 13b , ···. When a selection signal of a high level is applied to one of the scanning signal lines 13a , 13b , ···, the TFT connected to that scanning signal line becomes conductive. The scanning signal lines 13a , 13b , ··· are arranged in such a way that the even-numbered lines and the odd-numbered lines are directed in opposite directions to each other, as shown in Figure 2. The odd-numbered scanning signal lines 13a , 13c , ··· are connected to a scanning signal line drive circuit 2 , while the even-numbered scanning signal lines 13b , 13d , ··· are connected to another scanning signal line drive circuit 3 . As shown in Figure 3, the scanning signal line drive circuits 2 and 3 comprise a shift register circuit 2a , 3a for shifting a start signal in response to a clock signal, a level shifter circuit 2b , 3b for raising the output of the shift register circuit 2a , 3a to a level necessary to drive the TFTs, and an output buffer 2c, 3c for holding the output of the level shifter circuit 2b , 3b and outputting it to the scanning signal lines. A timing control circuit 4 produces a start signal from which the selection signal is created and a clock signal which defines one horizontal scanning period, and supplies them to the shift register circuits 2a and 3a . The timing control circuit 4 outputs the start signal and clock signal in response to a synchronizing signal separated from the video signal. The start signal is output in synchronism with a vertical synchronizing signal and is supplied simultaneously to the scanning signal line drive circuits 2 and 3 in an odd-numbered field. On the other hand, in an even-numbered field, the start signal supplied to the scanning signal line drive circuit 2 is delayed by one horizontal scanning period to supply to the scanning signal line drive circuit 3 . As a result, the selection signal generated by sequentially shifting the start signal is successively output with a delay of one horizontal scanning period to the scanning signal lines 13a , 13b , ... connected to the scanning signal line drive circuits 2 and 3 . As shown in Figure 4 , selection signals which are obtained by sequentially shifting the start signal by one horizontal scanning period are supplied to the scanning lines. Each of the selection signals rises in synchronism with the falling of the preceding clock signal and falls in synchronism with the rising of the succeeding clock signal. In this embodiment, the timing control circuit 4 outputs the clock signal in the manner described below. In an odd field, the phase of the clock signal supplied to the scanning signal line drive circuit 3 slightly leads that of the clock signal supplied to the scanning signal line drive circuit 2 , and in an even field the phase of the clock signal supplied to the scanning signal line drive circuit 3 is slightly delayed from that of the clock signal supplied to the scanning signal line drive circuit 2 . The operation of this embodiment will be described with reference to Figures 5 and 6. In the scanning of an odd-numbered field in accordance with the interlaced scanning system, the start signal is supplied simultaneously to the scanning signal line drive circuits 2 and 3 . Therefore, the selection signal is first applied simultaneously to the first and second scanning signal lines 13a and 13b , and after one horizontal scanning period to the scanning signal lines 13c and 13d . Thereafter, the selection signal is applied sequentially to each pair of an odd-numbered scanning line and the succeeding even-numbered scanning line. On the other hand, in the scanning of an even-numbered field, the start signal is first fed to the scanning signal line drive circuit 2 from the timing control circuit 4 , and after one horizontal scanning period, the start signal is supplied to the scanning signal line drive circuit 3 . This means that the selection signal is first applied to the first scanning signal line 13a , and after one horizontal scanning period the selection signal is applied simultaneously to the second and third scanning signal lines 13b and 13c , and then to the scanning signal lines 13d and 13e , the selection signal thus being applied to each pair of an even-numbered line and the succeeding odd-numbered line. Thus, the pixels in the liquid crystal panel 1 are activated so that in an odd field the odd-numbered scanning lines each paired with the succeeding even-numbered scanning line are displayed while in an even field the even-numbered scanning lines each paired with the succeeding odd-numbered scanning line are displayed, thereby accomplishing the display of a high-resolution image by the two-line simultaneous scanning method conforming to the interlaced scanning system. In an odd field, the phase of the clock signal supplied to the scanning signal line drive circuit 3 is slightly advanced as described above. Hence, the application of the selection signal to an even-numbered scanning signal line starts and terminates earlier than that to an odd-numbered scanning signal line. This means that the scanning signal line 13a shown in Figure 1 corresponds to an odd-numbered scanning signal line and the scanning signal line 13b shown in Figure 1 to an even-numbered scanning signal line. The potential of a pixel electrode ( 12b in Figure 1) connected to an even-numbered line ( 13b in Figure 1) on which the application of the selection signal terminates earlier is lowered from the potential of a data signal by the potential drop ΔV indicated by expression (4), because the potential of the adjacent scanning signal line ( 13c in Figure 1) does not change. The potential of a pixel electrode ( 12a in Figure 1) connected to an odd-numbered line ( 13a in Figure 1) on which the application of the selection signal terminates later is lowered from the potential of a data signal by the same degree as the potential drop ΔV, because the potential of the adjacent scanning signal line ( 13b in Figure 1) has already changed. By contrast, in an even field, the phase of the clock signal supplied to the scanning signal line drive circuit 3 is slightly delayed. Hence, the application of the selection signal to an odd-numbered scanning signal line starts and terminates earlier than that to an even-numbered scanning signal lines. This means that the scanning signal line 13a shown in Figure 1 corresponds to an even-numbered scanning signal line and the scanning signal line 13b shown in Figure 1 to an odd-numbered scanning signal line. The potential of a pixel electrode ( 12b in Figure 1) connected to an odd-numbered line ( 13b in Figure 1) on which the application of the selection signal terminates earlier is lowered from the potential of a data signal by the degree same as the potential drop ΔV indicated by expression (4), because the potential of the adjacent scanning signal line ( 13c in Figure 1) does not change. The potential of a pixel electrode ( 12a in Figure 1) connected to an even-numbered line ( 13a in Figure 1) on which the application of the selection signal terminates later is lowered from the potential of a data signal by the same degree as the potential drop ΔV, because the potential of the adjacent scanning signal line ( 13b in Figure 1) has already changed. According to the embodiment of the invention, when the selection signal is applied simultaneously to two scanning signal lines by the two-line simultaneous scanning method conforming to the interlaced scanning system, the potential drop at the end of the application of the selection signal is equal at each pixel electrode on every scanning line, thereby allowing every pixel electrode to retain the same potential and thus accomplishing the display of a uniform image. In order to equalize the application period of the selection signal to the scanning signal lines, the timing of the rising of the selection signal may be slightly different in accordance with the timing of the falling of the selection signal. The invention is also applicable to the case that three or more scanning lines are simultaneously supplied with a selection signal. In this case, the timing of terminating the application of a selection signal is sequentially shifted for each pair of adjacent two lines of these scanning lines. Figure 8 shows another embodiment of the invention. This embodiment further comprises a power supply circuit 5 . When the selection signal is activated, a higher voltage V H is selected, and, when the selection signal is not activated, a lower voltage V L is selected. In this embodiment, the timings of supplying the clock signal to the scanning signal line drive circuits 2 and 3 are the same. As shown in Figure 10, the power supply circuit 5 receives a field signal indicative of the current field, and changes the level of the higher voltage V H in accordance with the field signal. Namely, during an odd field, the power supply circuit 5 supplies a voltage V GH 1 to the scanning signal line drive circuit 2 , and a voltage V GH 2 (higher than the voltage V GH 1 ) to the scanning signal line drive circuit 3 . On the other hand, during an even field, the voltage V GH 2 is supplied to the scanning signal line drive circuit 2 , and the voltage V GH 1 supplied to the scanning signal line drive circuit 3 . The voltages V GH 1 and V GH 2 are predetermined so that the relationship expressed by foregoing expression (7) can be established among the parasitic capacitance C gd between the gate and drain of the associated TFT 15 , the stray capacitance C pg , and the value V GL of the source voltage V L applied to the scanning signal line drive circuits 2 and 3 (the voltage applied to the scanning signal lines 13a , 13b , ··· during the non-activation of the selection signal). The operation of this embodiment will be described referring to Figures 11 and 12. The manner of supplying selection signals to the scanning signal lines is the same as described with reference to Figure 4. In an odd field, since the value V GH 2 of the source voltage V H applied to the scanning signal line drive circuit 3 is higher than the value V GH 1 of the source voltage V H applied to the scanning signal line drive circuit 2 , the selection signal applied simultaneously to each pair of scanning signal lines 13a , 13b , ··· provides a higher voltage to the even-numbered scanning lines 13b , 13d , ··· than to the odd-numbered scanning lines 13a , 13c , ···. As a result, the potential retained at the pixel electrode 12a and that retained at the pixel electrode 12b after the completion of the application of the selection signal are both lower than the data signal potential by the potential drops ΔV1' and ΔV2' respectively indicated by expressions (5) and (6). According to the condition by expression (7), ΔV1' = ΔV2', and therefore the pixel electrodes 12a and 12b retain the potential of the same value. In an even field, since the value V GH 2 of the source voltage V H applied to the scanning signal line drive circuit 2 is higher than the value V GH 1 of the source voltage V H applied to the scanning signal line drive circuit 3 , the selection signal applied simultaneously to each pair of scanning signal lines 13a , 13b , ··· provides a higher voltage to the odd-numbered scanning lines 13a, 13c , than to the even-numbered scanning lines 13b, 13d , ···. As a result, the potential retained at the pixel electrode 12a and that retained at the pixel electrode 12b after the completion of the application of the selection signal are both lower than the data signal potential by the potential drops ΔV2' and ΔV1'. As described above, ΔV1' = ΔV2', and therefore the pixel electrodes 12a and 12b retain the potential of the same value. As is apparent from the above description, according to the invention, even when the selection signal is applied simultaneously to a plurality of adjacent scanning signal lines, the potential drop at the end of the application of the selection signal can be made equal between the scanning signal lines, allowing the pixel electrodes to retain the potentials of the same value and thereby accomplishing the display of a uniform image.

Claims: A display apparatus comprising: a display panel (1) having scanning signal lines (13) arranged in parallel, data signal lines (14), switching elements (15) which are controlled by a signal (S) supplied through said scanning signal lines, and pixel electrodes (12) connected to said data signal lines through said switching elements; and drive means (2,3,4) for simultaneously applying said signal to at least two succeeding ones of said scanning signal lines, characterized in that said drive means comprises control means (4;5) for controlling said signal such that an equal potential drop is achieved at the respective pixel electrodes (12) at the end of the application of the signal for said at least two succeeding scanning signal lines (13). A display apparatus according to claim 1, wherein said control means comprises timing control means (4) for terminating the application of said signal (Sb) to one (13b) of said at least two scanning signal lines earlier than terminating the application of said signal (Sa) to another one (13a) of said at least two scanning signal lines. A display apparatus according to claim 2, wherein said one scanning signal line (13b) is disposed between a pixel electrode (12b) to which said one scanning signal line (13b) is connected and another pixel electrode (12a) to which said other one scanning signal line (13a) is connected. A display apparatus according to claim 2 or claim 3, wherein said drive means (2,3,4) comprises clock signal means (4) for supplying at least two clock signals which are phase-shifted from each other. A display apparatus according to claim 1, wherein said control means comprises voltage means (5) for making the level (VGH2) of said signal (Sb) applied to one (13b) of said at least two scanning signal lines higher than the level (VGH1) of said signal (Sa) applied to another one (13a) of said at least two scanning signal lines. A display apparatus according to claim 5, wherein said one scanning signal line (13b) is disposed between a pixel electrode (12b) to which said one scanning signal line (13b) is connected and another pixel electrode (12a) to which said other one scanning signal line (13a) is connected.

Inventors: KATO KENICHI, MATSUMOTO TOSHIO, TANAKA KYOUSHI, KATO, KENICHI, MATSUMOTO, TOSHIO, TANAKA, KYOUSHI
Applicants: SHARP KK, SHARP KABUSHIKI KAISHA
Application year: 1991
Main classification: G09G3
IPC codes: G09G3