Video signal recording/reproducing apparatus

Abstract: A video signal recording/reproducing apparatus which records pictures by compressing the video signal in multiple field units and reproduces the signal by the expansion process (4), and which continuously and repeatedly outputs each field of the reproduced television signal on the screen by use of field detecting unit (8) which operates to ensure that a reciprocal of a multiplication index of a desired reproducing speed is selected as a number of continuous reproduction of one field and also by use of charge-over unit (60, 61) for changing over the reproduced signal in field units.

Description: BACKGROUND OF THE INVENTION FIELD OF THE INVENTION This invention relates to a video signal recording/reproducing apparatus for recording television signals in a recording media by compressing multiple fields of the television signal as a unit which is hereinafter referred to as multiple field unit, and reproducing the recorded television signals in normal play mode, high-speed search mode or slow play mode. DESCRIPTION OF THE PRIOR ART To form video recording/reproducing apparatuses (e.g. VTRs, video disc players) for recording and reproducing the video signal, the bit rate reduction technology (or high efficiency coding technology) has been used to reduce the data quantity of the original video signal for a long time video recording. An example of the bit rate reduction technology is intra-frame processing. In the intra-frame processing, a two field unit of the video signal is compressed, that is, every frame of video signal. The video signal in a television signal form is an interlaced signal, two fields of which constitutes one frame. By the intra-frame processing, the video signal is compressed to a non-interlaced form. The non-interlaced signal has the line-to-line distance (between scan lines) reduced to one-half of that for the interlaced signal. Therefore, when a still picture is displayed, the correlation between lines is high and the compression is done efficiently. Even when the displayed image is a moving picture, compression can be done with high efficiency by performing motion compensation between two fields. The high efficiency in the compression mentioned above is not unique to the intra-frame processing, but in general, the compression efficiency will be higher when the processing unit of video signals to be processed become larger so long as there is no scene change in the video signal. However, in conventional video signal recording/reproducing apparatuses, if compression in multiple field units is applied, expansion in multiple field units is necessary in reproduction. Therefore, there is a problem, as described below, in trick plays, such as slow play and high-speed search. With reference to processing in two field units (hereinafter referred to as intra-frame processing), this problem will be described. Let us first consider a field array which is reproduced and outputted for slow play. When the video signal recording/ reproducing apparatus is performing compression and expansion in two field units, the video signal can be reproduced only in two field units at all times. Consequently, in slow play, the same frame is output repeatedly for a specified number of times corresponding to the reproducing speed at that time. With regard to the order of arrangement of fields for a period in which the same frame is output repeatedly, if the field that occurs ahead in time of the two fields constituting one frame is named as the former field and the field that occurs behind in time as the latter field, the former and latter fields are displayed alternately on the screen in such a way as a former field - a latter field - a former field - a latter field, and so on. For an array of a former field - a latter field, two fields having between them a forward time difference which corresponds to one field and which is the same as when visual images were recorded, are displayed with a time difference placed in forward direction. For an array of a latter field - a former field, two fields having between them a reverse time difference corresponding to one field are displayed with a time difference placed in forward direction. In a picture reproduced in the forward direction, a time difference in the reverse direction causes a flicker and severely deteriorates the picture quality of the moving picture. A case of high-speed search will next be described. As for the field array of output video signal, because the operation is a high-speed search, intermittent frames are arranged with a certain number of frames of video signal thinned out according to the reproducing speed. In a high-speed search in the forward direction, the order of arrangement of the fields is not reversed as in a slow play in the forward direction mentioned above. However, though the time difference between two fields constituting one frame as one processing unit corresponds to a period of one field when these fields are recorded the succeeding fields which are reproduced just after on the screen are those which constitute a processing unit after passage of a specified number of frames decided according to the reproducing speed. Therefore, in a high-speed search, there are mixed field arrays having only a time difference corresponding to one field and field arrays having a greater time difference due to the thinning out of frames for high speed search. As has been described, the presence of the arrays having irregular time differences in reproduced pictures is doubtless a big cause to deteriorate the picture quality in a moving picture. From the foregoing description, it will be understood that in conventional video signal recording/ reproducing apparatuses, in trick plays, if the time difference between fields within one processing unit differs from the time difference between processing units, and particularly in a slow play at normal speed or less, there are intermingled dissimilar time differences in the forward and reverse directions, substantially deteriorating the smoothness of the motion of the displayed pictures. German Patent Application DE-A-2 646 899 describes a video signal reproducing apparatus having memories for reproducing a recorded signal at a reproducing speed which is different from a recording speed. US Patent US-A-4 864 430 describes a video signal reproducing apparatus provided with a memory for storing a portion of a video signal covering a predetermined period of time and is arranged to allow a record bearing medium to travel at a speed different from that employed in recording. US-A-4 849 812 describes a television system in which digitized picture signals subjected to a transform coding are transmitted from an encoding station to a decoding station. The digital picture signal is subjected to a transform coding for the purpose of bit rate reduction. A motion detector serves to examine the two fields of a picture so as to detect motion effects. If no motion is detected, intraframe transform is employed, and if motion is detected, intrafield transform is employed. SUMMARY OF THE INVENTION The object of this invention is to provide a video signal recording/reproducing apparatus free from the impairment of the smoothness of the motion in trick plays, which is caused by compression and expansion of video signal in multiple field units in conventional video signal recording/reproducing apparatuses. In order to achieve the above object, the present invention provides a video signal recording/reproducing apparatus as defined by claim 1. Another video signal recording/reproducing apparatus according to this invention is defined in claim 2. According to the above-mentioned arrangements of this invention, even if the video signal is compressed and expanded in multiple field units, the video signal having a fixed time difference with regard to the motion of the images in a trick play can be displayed on the screen, so that a good picture quality can be obtained with no inadequacy of the motion of the reproduced pictures. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram of a video signal recording/reproducing apparatus according to a first embodiment of this invention and shows the apparatus processing the video signal in two field units; Figs. 2, 3 are timing charts showing field arrays of signal in the constituent elements for explaining the video signal recording/reproducing apparatus according to the first embodiment; Fig. 4 is a block diagram of a video signal recording/reproducing apparatus according to a second embodiment of this invention and shows the apparatus performing intra-frame processing; Figs. 5, 6, 7, 8 are timing charts showing field arrays of signal in the constituent elements for explaining the video signal recording/reproducing apparatus according to the second embodiment; and Fig. 9 is a block diagram showing the internal construction of a field detecting circuit 8, which is a component of the video signal recording/reproducing apparatus according to the first embodiment. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig. 1 is a block diagram of the video signal recording/reproducing apparatus according to the first embodiment of this invention and the apparatus is a digital video tape recorder (VTR) which uses a magnetic tape as a recording medium, records and reproduces the video signal through the compression and expansion processes in which two fields, namely, one frame of video signal is handled as a processing unit. Here, a process treating one frame as a processing unit is referred to as intra-frame processing. In Fig. 1, reference numeral 1 indicates an intra-frame compression process circuit for an intra-frame compression of the input video signal, and 2 indicates a recording head which lays down output signal of the intra-frame compression circuit on a magnetic tape 10 in a magnetization pattern. A video signal recording section is formed by the intra-frame compression process circuit 1 and the recording head 2. Reference numeral 3 indicates a reproducing head for reproducing the signal from the magnetic tape 10, 4 indicates an intra-frame expansion process circuit for an intra-frame expansion process of the output signal from the reproducing head 3, and by these two components, a video signal reproducing section is formed which reconstitutes the original video signal from the signal recorded in the magnetic tape by the video signal recording section. Needless to say, the recording head 2 and the reproducing head 3 are rotating heads mounted on a rotating cylinder (not shown) on which the magnetic head is wrapped with a specified angle. The same head may be used as the recording head 2 and the reproducing head 3. A tape transportation control circuit 5 has a tape transfer function (not shown) including a capstan motor, a capstan, etc. and controls a tape transportation speed according to a desired reproducing speed in reproduction. Said desired reproducing speed can be set arbitrarily by the user of this video signal recording/reproducing apparatus by the use of a reproducing speed setter 12. A synchronization detector 11 detects a synchronization pattern on the magnetic tape 10 from the signal obtained by the reproducing head 3, controls a rotating speed of the rotating cylinder (not shown) so that the reproducing head 3 optimally traces tracks or sinks where the magnetization pattern is recorded (this operation is called tracking), and also detects and outputs a start timing of frames, each being a processing unit in the intra-frame expansion process circuit 4 and a start timing of fields to display the output of the intra-frame expansion process circuit 4 in field units on the screen. Reference numeral 60 indicates a first change-over circuit for dividing output signal of the intra-frame expansion process circuit to send individual fields alternately to two separate systems according to field signals detected by the synchronization detector circuit 11. Reference numeral 70 indicates a first field memory for storing output signal from one side of the change-over circuit 60, and 71 indicates a second field memory for storing output signal from the other side of the change-over circuit 60, and 61 indicates a second change-over circuit for outputting output signals of the field memories 70, 71 by selectively changing over their passages. In order to cause a reciprocal of a reproducing speed multiplication factor set by the reproducing mode setter 12 to be selected as a number of continuous reproduction of one field, the field selecting circuit 8 outputs a field signal F for controlling the first change-over circuit 60 and a control signal S for controlling the second change-over circuit 61. Fig. 9 is a block diagram of an example of the internal construction of the field detecting circuit 8. A reciprocal setter 80 outputs a forward/reverse signal for specifying the forward or reverse direction according to codes representing a reciprocal of an absolute value of a reproducing speed and the reproducing speed supplied by the reproducing mode setter 12. This reciprocal setter can be realized by use of a Read-Only-Memory (ROM). By setting one of output signals of the reciprocal setter 80 as a preset value, a counter 81 performs a countdown by using a field signal from the synchronization detector 11 as a counter clock signal, sends an underflow pulse as an output signal, and receives the underflow pulse as a load signal to the counter itself. (The preset value is used as an initial value of the countdown.) A first flip-flop 82 receives an underflow pulse provided by the counter 81 as an input clock signal and gets the inverted output as input data for the first flip-flop itself. A second flip-flop 83 receives the inverted output of the first flip-flop 82 as a clock signal and gets the inverted output of the second flip-flop as input data for the second flip-flop itself. A switch 84 operates according to a forward/reverse signal from the reciprocal setter 80. When a forward/reverse signal denotes the forward direction, in compliance with the inverted output of the first flip-flop, the switch 84 sets a control signal S which is provided by the field detecting circuit 8, and when a forward/reverse signal denotes the reverse direction, in compliance with the inverted output from the second flip-flop, the switch 84 sets a control signal S which is provided by the field detecting circuit 8. A field signal setter 85 operates according to a forward/reverse signal from the reciprocal setter 80. When a forward/reverse signal denotes the forward direction, the field signal setter 85 keeps a field signal from the synchronization detecting circuit 11 at its current state and outputs a field signal F. When a forward/reverse signal denotes the reverse direction, the field signal setter 85 operates according to two kinds of states of output signals of the flip-flop 83. When the output signal is in one of the two states, the field signal setter 85 keeps the current state of field signal from the synchronization detector 11, and outputs a field signal F, and when the output signal is in the other of the two states, the field signal setter 85 inverts a field signal from the synchronization detector 11 and outputs an inverted field signal F. This field signal setter can be realized easily by a ROM, but can be realized very easily by using a logic circuit or a switch. The operation of the above-mentioned arrangement of the present embodiment will be described with reference to a timing chart showing field arrays of signal at various components of the present embodiment in Fig. 2. Fig. 2 presents an example showing an operation at 1/3 normal speed among trick play functions of VTR. In Fig. 2, signal A denotes output of the intra-frame expansion process circuit 4 in Fig. 1, which proceeds from left to right on time base. The numbers in the signal A show field numbers of video signals recorded in the magnetic tape, and one box corresponds to a period of one field. In this embodiment in which intra-frame processing is performed, in the signal A, signals for one frame are always included in one frame period. Since the operation is performed at 1/3 normal speed, data for one frame is output repeatedly and continuously for a period of three frames. Conventionally, this signal A is outputted on the screen, so that a sequential field array is reversed at some points in every three-frame period. For example, in Fig. 2, this occurs where signals of a field 1 are followed by signals of a field 0. In this embodiment, by field signals of F from the field detecting circuit 8, the first change-over circuit 60 divides the output signals of A of the intra-frame expansion process circuit 1 into even fields and odd fields, which are signals B and C. In Fig. 2, the field signals of F are denoted by b where the fields are even fields, and by c where the fields are odd fields. In other words, the first change-over circuit 60 outputs an even field signal B when the field signal F is b and an odd field signal C when the field signal F is c. Description will now be made of the first change-over circuit 60, and the field memories 70, 71. The field memories 70, 71 have the same addresses for writing and reading data, and the write/read addresses for one field have only to be repeated. As for write and read timing, in one address period,data provided by the first change-over circuit 60 is written and read, that is to say, the so-called read-after-write operation is performed. The first change-over circuit 60 operates as if it gives write enable/write inhibit control signals to the field memories 70, 71. More specifically, when a field signal F is b, the field memory 70 is write enabled, while the field memory 71 is write inhibited. Conversely, when a field signal F is c, the field memory 70 is write inhibited, while the field memory 71 is write enabled. Therefore, the field memory 70 receives signal B which is judged to be even fields by the first change-over circuit 60. During an even field period, a signal B is written in the memory and at the same time, the signal B is output. On the contrary, during an odd field period, the field memory 70 is write inhibited, so that the signal B stored in the field memory 70 is outputted again. This signal outputted from the field memory 70 is referred to as a signal X. Signals X are always even field signals as shown in Fig. 2. On the other hand, the field memory 71 receives signal C judged to be odd fields by the first change-over circuit 60, and during an odd field period, writes a signal C in the memory and outputs the signal C at the same time, but during an even field period, the field memory 71 is write inhibited, and therefore, again outputs the signal C which has been stored therein. Accordingly, if output of the field memory 71 is denoted as signal Y, field signals of signal Y are always odd field signals. The second change-over circuit 61 selects either one of a signal X and a signal Y and outputs a signal Z to be displayed on the screen, and for this selection, uses a control signal S provided by the field detecting circuit 8. Fig. 2 shows that a control signal S is x for selection of a signal X and y for selection of a signal Y. Control signal S is provided by the field detecting circuit 8. The field detecting circuit 8 causes a reciprocal of a multiplication index of reproducing speed to be selected as a number of continuous reproduction of the same field by the second change-over circuit. Since the reproducing speed is 1/3 of normal speed, a reciprocal 3 is found, and signals of each field are reproduced at intervals of three fields. Fig. 2 shows the signals of signal Z consisting of field arrays of signal to be reproduced on the screen. Unlike the signal A, in the signal F, there are no field arrays, which are outputted in a backward sequence in time with respect to the input signals in recording, so that a remarkable advantage of this technique is that the displayed pictures are free of flicker in slow play mode. The reproducing operation at -1/3 of normal reproducing speed in this embodiment will be described with reference to a timing chart showing the field arrays of signal at various components. The signals of the output signal A of the intra-frame expansion process circuit 4 when the reproducing speed is -1/3 of normal speed are the same as in the above-mentioned reproduction at 1/3 of normal speed in respects of the way in which fields are arrayed in a frame as one processing unit and the continuous reproduction of one processing unit at an interval of three frames. The difference is that since this operation is reproduction in the reverse direction, the order in which the frames are taken by the tape-head system is a descending order of field numbers as shown in the signal A. In the prior art, even though this operation is reproduction in reverse direction, there are field arrays in one of which there is a time difference of three fields, including one field in forward direction and one field in reverse direction. (e.g. from field 5 to field 4, from field 5 to field 2) In this embodiment, in a reverse reproduction, the operation of the signals F and S provided by the field detecting circuit 8 differs from that in Fig. 2. First with regard to the signal F, as has been described of the internal construction of the field detecting circuit 8, the sequence of b and c is reversed when necessary according to the reproducing speed instead of alternately selecting b and c in compliance with the occurrence of even fields and odd fields. In the reproduction at -1/3 of normal speed, the sequence of b and c, which represent even and odd fields, is reversed at every three frames. This number three is a reciprocal of 1/3 of normal speed (the signal F in Fig .3). With regard to the signal S, as with the signal F, the selection of output of the field memory 70 and the field memory 71 (signal X and signal Y) is reversed every three frames. A field signal selected by the second change-over circuit 61 according to a signal S is a signal Z corresponding to an odd field in two fields of one processing unit. Since this operation is reproduction in reverse direction, if signals are processed in multiple field units, the number of fields of which is greater than in intra-frame processing, it is nothing other than outputting field signals starting with a field signal of the largest field number (i.e. the last field signal of all field signals recorded in video recording). According to the signals F and S provided by the field detecting circuit 8 described above, the field arrays in the signals B, C, X, and Y are as shown in Fig. 3, so that the field arrays of signal Z, which are outputted on the screen, have a constant inter-field time difference of one field (except for field arrays without time difference) even in slow play in reverse direction, with the result that a fine picture quality is obtained in slow play. Fig. 4 is a block diagram of the video signal recording/reproducing apparatus according to a second embodiment of this invention, and this apparatus is a digital VTR which uses a magnetic tape as a recording medium as in the first embodiment described above and performs video recording and reproduction by compression and expansion processes in intra-frame processing. In Fig. 4, a intra-frame compression process circuit 1, a recording head 2, a reproducing head 3, an intra-frame expansion process circuit 4, and a tape transportation control circuit 5 have the same functions and operates in the same way as in the first embodiment, only difference lying in a change-over circuit 62 and a field memory 72. The second embodiment of this invention will be described in the following. Fig. 5 is a timing chart showing the field arrays of signal at various components of a reproducing system operated at 1/3 of normal speed as in the first embodiment when the video signal recording/reproducing apparatus according to the second embodiment is used. Signal A shows output signals of the intra-frame expansion process circuit 4, which signals are composed of repetitions of three consecutive frames of the same kind, each frame being one processing unit. The change-over circuit 62 is controlled by a field signal F, and transfers signals of signal A mentioned above as signal D to the field memory 72 at the subsequent stage only when a field signal F is an even field. Signals D output by the change-over circuit 62 are shown in Fig. 5. Only when a field signal F is an even field, the change-over circuit 62 outputs a signal D, so that even field signals of signal F are shown in Fig. 5. The field memory 72 performs a read-after-write function as in the field memories 70, 71 in the first embodiment described above, and has the change-over circuit 62 operate to issue write enable/write inhibit control signals to the field memory 72. In a period when the field memory F is d and the change-over circuit 62 outputs a signal D, the field memory 72 is write enabled. In a period when a signal D is not output, the field memory is write inhibited. Therefore, when a signal D is applied to the field memory 72, the field memory 72 has the signal D written therein and outputs the signal D at the same time. When a field signal F is an odd signal and a signal D is not output, the field memory 72 again outputs a signal D which has been stored. Output of the field memory 72 are shown as signal D in Fig. 4. In contrast to the first embodiment, the signal Z is composed of signals representing even fields, so that there are no fields which are outputted in a backward sequence in time as in the prior art. Description will then be made of a slow play in reverse direction. Fig. 6 is a timing chart showing field arrays of signal at various components for explaining the operation in reproduction at -1/3 of normal speed. In third embodiment only even fields are outputted on the screen as described, there are no forward field arrays in reverse reproduction between any two fields constituting a frame as one processing unit, so that there is no possibility of reverse field arrays being disturbed in the signal Z in Fig. 6. The operation of reproduction at speed twice faster than normal speed in this second embodiment will be described with reference to a timing chart of Fig. 7 showing field arrays of signal in the various components. For the output signal A of the intra-frame expansion process circuit 4 in reproduction at twice faster speed, unlike in reproduction at 1/3 of normal speed, data of all frames (data of all fields) cannot be obtained from the tape-head system but only data of every other frame can be obtained. Therefore, the numbers of signal A are arrayed as shown in Fig. 7. In a system in which intra-frame processing is performed as in this embodiment, even in high-speed search faster than normal speed, an expansion process is carried out in frame units, so that the fields are arrayed in frame units for the signal A. Accordingly, if signal A is reproduced on the screen as it is like in the prior art, there are bound to be field arrays which have dissimilar time differences between fields. Referring to Fig. 7, signals are reproduced in frame units starting with the leftmost frame, and a time difference corresponding to one field is placed between field 0 and field 1 in reproduction. However, between field 1 and field 4, there is a time difference corresponding to three fields. To put differently, in the reproduced pictures on the screen, a time difference of one field and a time difference of three fields occur alternately. This phenomenon does not become a problem when only video signals of still pictures are recorded. In video recording/reproducing apparatuses for recording video signals of moving pictures, such as a VTR, the irregularity of time difference between fields will result in producing pictures giving the viewer an uncomfortable sensation. In this second embodiment, by the use of the change-over circuit 62 operated by a signal F to receive the signal A mentioned above, the signal D gathered by taking even fields only and the signal Z outputted from the field memory 72 are arrayed as shown in Fig. 7. By looking at the signal Z of Fig. 7, it is understood that there are two kinds of time difference, that is, there are some fields which have no time difference and other fields which have a time difference corresponding to four fields. The field arrays with no time difference are of complete still pictures, and therefore, those field arrays are equivalent to the field arrays with only a time difference of four fields, and they do not produce reproduced pictures which give the viewer an uncomfortable feeling. Fig. 8 is a timing chart showing the field arrays of signal in the various components in reproduction at speed -2 times as fast as normal speed, which indicates the operation of this embodiment in high-speed search in reverse direction. In this case, too, since only even fields are reproduced in this embodiment, there is no possibility that the reverse field arrays are disturbed in the signal Z, so that this embodiment will contributes to improving the picture quality in high-speed search. As described above, by the arrangement of this embodiment, only time difference between processing units is shown in reproduced pictures even in high-speed search. The video signal is formed with a fixed time difference for moving pictures, so that the video signal can be reproduced to form moving pictures with fine picture quality. If a reciprocal of a reproducing speed multiplication factor is not an integer number, the reciprocal setter 80 in the internal composition of the field detecting circuit 8 of Fig. 9 may be arranged to output an integer number most close to a reciprocal which is not an integer number. Then, a number of continuous reproduction of a field signal can be made an integer number easily. In a high-speed search at higher speed than normal speed, a reciprocal of a multiplication index of reproducing speed is less than 1. In this case, as described with reference to the second embodiment, all field data recorded in the tape cannot be retrieved. Therefore, by arranging the reciprocal setter 80 to always output 1 as a reciprocal of any output signal when the reproducing speed is higher than normal speed, a number of times of reproduction of each field is made one, resulting in the same conventional reproduction operation in frame units. So, it is only necessary to use a method of the second embodiment which outputs only one field from each processing unit in high-speed search. In a case where one processing unit is a plurality of frames, the first embodiment can be applied to reproduce one of the fields of each frame within one processing unit. In the arrangements of the first and second embodiment (Figs. 1, 4), the field memories (70, 71, 72) are provided separately from the intra-frame expansion process circuit 4. However, the intra-frame expansion process circuit 4 processes two fields at the same time, and when the process result is outputted on the screen, signals are outputted in frame units. Therefore, at least one or more field memories are provided. Even if input signals into the field memories 70, 71, 72 are not divided into fields, it is only necessary for data stored in each field memory to be separated into fields. The field memories 70, 71, 72 are compatible with the field memory in the intra-frame expansion process circuit 4. The operation of the intra-frame expansion process circuit 4 described with reference to the embodiments of this invention is performed in frame units. However, two fields constituting one frame of the output signal A have been separated before they are output. The separated state of fields is achieved by separating data extending over two fields into ordinary field arrays through write and read operations of the field memory with a memory capacity of one or more fields in the intra-frame expansion process circuit 4. Therefore, by matching the operation of the field memories 70, 71, 72 and the change-over circuits 60, 62 according to this invention with the write and read operations in the intra-frame expansion process circuit 4, data to be stored in the field memories 70, 71, 72 can be easily separated into fields. In the field memories according to this invention, input signals need not necessarily be separated into fields, but it is only necessary to have the signals separated into fields when they are outputted and eventually displayed on the screen in such a way that a number of fields continue which corresponds to a reciprocal of the multiplication index of the reproducing speed and a number of fields as one processing unit. The second embodiment is much easier. Whatever is the number of fields as one processing unit, in trick plays by continuously outputting only one field out of one processing unit on the screen, the fields can be arrayed in a predetermined form for reproduction both in forward and reverse directions.

Claims: A video signal recording/reproducing apparatus comprising: compression process means (1) for compressing a video signal in multiple field units; recording/reproducing means (2,3) for recording the compressed video signal with a synchronization pattern for each of said multiple field units on a recording medium and reproducing the recorded signal; expansion means (4) for expanding the reproduced video signal in said multiple field units; reproducing mode setting means (12) for setting a desired reproducing speed; recording medium transportation control means (5) for controlling a transportation speed of said recording medium in accordance with the desired reproducing speed; synchronization detecting means (11) for detecting said synchronization pattern from the reproduced signal to obtain a field signal representing a start timing for each field in said multiple field units; field detecting means (8) for obtaining a reciprocal of a reproducing speed multiplication factor with respect to a normal speed, said reciprocal being an integer and set as 1 when the reproducing speed is higher than the normal speed, and for detecting a continuous field period, which corresponds to a number of field periods expressed by said reciprocal, in accordance with said field signal; and change-over and memory means (60,61,70,71) for receiving and storing the video signal obtained by said expansion means (4) to (i) sequentially output the video signal in said multiple field units when the reproducing speed is equal to the normal speed, (ii) continuously and repeatedly output each field of the video signal in one of said multiple field units for said continuous field period when the reproducing speed is lower than the normal speed, and (iii) repeatedly output one field of the video signal in every nth multiple field unit, n being the reproducing speed multiplication factor with respect to the normal speed, when the reproducing speed is higher than the normal speed. A video signal recording/reproducing apparatus comprising: compression process means (1) for compressing a video signal in multiple field units; recording/reproducing means (2,3) for recording the compressed video signal with a synchronization pattern for each of said multiple field units on a recording medium and reproducing the recorded signal; expansion means (4) for expanding the reproduced video signal in said multiple field units; reproducing mode setting means (12) for setting a desired reproducing speed; recording medium transportation control means (5) for controlling a transportation speed of said recording medium in accordance with the desired reproducing speed; synchronization detecting means (11) for detecting said synchronization pattern from the reproduced signal to obtain a field signal representing a start timing for each field in said multiple field units; and change-over and memory means (62,72) for receiving and storing the video signal obtained by said expansion means (4) to (i) sequentially output the video signal in said multiple field units in accordance with said field signal when the reproducing speed is equal to the normal speed, (ii) repeatedly output one field of the video signal in one of said multiple field units until said synchronization means (11) detects said synchronization pattern of said multiple field units when the reproducing speed is lower than the normal speed, and (iii) repeatedly output one field of the video signal in every nth multiple field unit, n being the reproducing speed multiplication factor with respect to the normal speed, when the reproducing speed is higher than the normal speed.

Inventors: IDE AKIFUMI, IKETANI AKIRA, JURI TATSURO, NISHINO MASAKAZU, YAMAMITSU CHOJURO, IDE, AKIFUMI, IKETANI, AKIRA, JURI, TATSURO, NISHINO, MASAKAZU, YAMAMITSU, CHOJURO
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1991
Main classification: H04N5
IPC codes: H04N5, G11B20