Sub-nanosecond calibrated delay line structure

Abstract: Disclosed is a digital phase-locked loop circuit which provides a control signal for a delay circuit within the feedback path of the phase-locked loop. The circuit has a first series of delay circuits, which have an incremental control signal input, to delay an input clock signal to provide the D input to a D flip flop. The input clock signal is also connected to a second series of delay circuits. The output of this second series is connected to the clock input of the D flip flop. The voltage controlled delay signal input for the second series of delay circuits is supplied by a reference control signal. The output of the D flip flop is passed through a resistor-capacitor filtering circuit and fed back to the first series of delay circuits as the incremental control signal. The delay through the first series of circuits is incrementally larger than the delay through the second, reference, series of delay circuits.

Description: FIELD OF THE INVENTION This invention relates to electronic circuits and more particularly to electronic digital integrated circuits. Even more particularly, the invention relates to an electronic digital integrated delay line circuit. BACKGROUND OF THE INVENTION Because of process, power supply, and temperature variations, integrated circuits may vary in the speed at which they operate. CMOS integrated circuits may vary by factors of five or more in the speed at which they operate. The integrated circuit design engineer must design for and simulate the effects of these variables. In addition, the engineer who then uses the integrated circuit must also be concerned about unequal propagation delays between two or more identical integrated circuits. Another problem which arises is that of accurate delay lines integrated into a CMOS integrated circuit. With speed variations of five or more, a delay line must be long enough to provide the necessary delay at a best case speed situation. However, for the worst case speed situation, the delay line is five times longer than necessary, wasting valuable area and affecting yields. One solution to the delay line problem is the use of commercially available external delay lines connected to the CMOS integrated circuit. Another solution is to use NMOS technology where integrated delay lines are available, but at a cost in power consumption. An NMOS integrated delay line works by altering the load at the output of cross-coupled NOR gates, which requires the use of a two-phase clock system. The effect is to require a relatively large amount of circuit area dedicated to the delay line in an NMOS integrated circuit. A solution for CMOS integrated circuits is to use a CMOS inverter with a transistor connected in series between the inverter and VDD, and a second transistor connected in series between the inverter and ground. A voltage is applied to these two series transistors to cause them to alter the rise and fall time of the CMOS inverter circuit. This circuit is best described with respect to Fig. 1 below. The amounts of voltage needed to control the rise and fall times to cause a specific amount of delay is generated by a digital phase-locked loop circuit as described below with respect to Fig. 2, which is similar to the circuit of U.S. Patent 4,899,071 issued Feb. 6, 1990 to Morales. The prior art circuit of Fig. 2, however, has a limitation in that the intrinsic delay naturally occurring in the inverter circuits causes a delay in addition to that generated by the phase-locked loop. The minimum resolution of the circuit is thus determined by adding the intrinsic delay of each inverter circuit to the amount of delay needed to calibrate the phase-locked loop. This value will always be greater than the slowest uncompensated intrinsic delay for a given process. This intrinsic delay also becomes a significant factor when the delay circuits are used to form a delay line. There is need in the art then for a circuit to produce a control signal that has been compensated for the intrinsic delay within the circuit producing the voltage. There is further need in the art for a delay line circuit that compensates for the intrinsic delay in the circuits and allows for higher resolution than the resolution provided by the uncompensated intrinsic delay of a series of CMOS inverters. PATENT ABSTRACTS OF JAPAN, Vol. 12, No. 293 (E-645), 10.08.88 and JP-A-63069314 disclose a variable delay device using a CMOS circuit. The purpose of the circuit is to make the control voltage delay time characteristic of a delay circuit, comprising multi stage CMOS circuits, by comparing an output signal of a phase comparator with a control signal and by supplying its comparison output voltage to the delay circuit as a power voltage. PATENT ABSTRACTS OF JAPAN, Vol. 12, No. 293 (E-645), 10.08.88 and JP-A-63039315 also discloses a variable delay device using a CMOS circuit. In this case, the control voltage delay time characteristic of a delay circuit, comprising multi stage of CMOS circuits, is made linear by comparing an output signal of adder means with a control signal and by supplying its comparison output voltage to first and second delay circuits as a power supply voltage. SUMMARY OF INVENTION Features of the invention are defined by Claim 1. Objects of at least the preferred embodiments of the invention are (1) to provide an improved control signal which can be used to control voltage controlled current sources that delay a signal passing through a logic gate circuit within an integrated circuit, (2) to provide an improved control signal which removes problems associated with intrinsic delay of the circuits used to provide the control signal, (3) to provide an improved control signal which can be used in providing a delay line for an integrated circuit, (4) to provide an improved control signal and a delay line that are independent of process variations, and line that are independent of process variations, and (5) to provide an improved control signal and a delay line that are independent of power supply variations and temperature variations. BRIEF DESCRIPTION OF THE DRAWINGS The above and other aspects, features, and advantages of the invention will be better understood by reading the following more particular description of the invention, presented in conjunction with the following drawings, wherein: Fig. 1 shows a prior art CMOS delay circuit; Fig. 2 shows a prior art circuit for creating reference control signals for the circuit of Fig. 1; Fig. 3 shows the circuit of the present invention for creating incremental control signals; Fig. 4 shows the programmable delay circuit of the present invention; and Fig. 5 shows an alternative embodiment of the delay circuit of Fig. 4. DESCRIPTION OF THE PREFERRED EMBODIMENT The following description is of the best presently contemplated mode of carrying out the present invention. This description is not to be taken in a limiting sense but is made merely for the purpose of describing the general principles of the invention. The scope of the invention should be determined by referencing the appended claims. Fig. 1 shows a prior art delay circuit. Referring now to Fig. 1, PMOS FET 106 and NMOS FET 108 comprises a typical CMOS inverter circuit. PMOS FET 114 and NMOS FET 116 comprise a second CMOS inverter circuit. These two inverter circuits, in combination, provide an OUT signal 122 which is the same polarity as the IN signal 120, but delayed by the intrinsic delays of the four transistors. PMOS FET's 104 and 112 and NMOS FET's 110 and 118 act as voltage controlled current sources, controlled by the reference control signal (PCNTRL1) 124 and the reference control signal (NCNTRL1) 126 respectively. The PCNTRL1 signal 124 controls the rise time of the circuit, and the NCNTRL1 signal 126 controls the fall time of the circuit. By controlling the rise and fall time of the circuit, the propagation delay between the IN signal 120 and the OUT signal 122 is controlled. The problem of identical integrated circuits (IC) operating at different speeds due to process, temperature, and power supply variations can be solved by extending the idea of using voltage control current sources to NAND and NOR gates in addition to the inverter. Fig. 2 shows a prior art digital phase-locked loop circuit for generating the PCNTRL1 signal 124 and the NCNTRL1 signal 126. This circuit is similar to the circuit of U.S. Patent 4,899,071 issued Feb. 6, 1990 to Morales. Referring now to Fig. 2, a clock signal CKIN 202 is connected to a first delay circuit 203 which is serially connected to a delay circuit 204, a delay circuit 206, a delay circuit 208, and a delay circuit 210. The CKIN 202 signal is also connected to an inverter 222. The output 216 of the delay circuit 210 and the output of the inverter 222 are connected to the D and clock inputs respectively of a D flip flop 212. After the reset signal RN 214 is removed, PCNTRL1 will start to increase at a rate determined by the time constant of the RC network formed by resistor 224 and capacitor 226. Transistors 228 and 230 approximate an analog inverter to invert the PCNTRL1 signal 124 and produce the NCNTRL1 signal 126. When the D input 216 is delayed one-half of a clock period, the output 218 will go low and discharge capacitor 226. On the next cycle of CKIN 202, the output 218 will again go high causing capacitor 226 to charge positively. At this point the phase-locked loop is locked to the CKIN signal 202. The PCNTRL1 signal 124 and the NCNTRL1 signal 126 are automatically adjusted by the feedback loop to increase or decrease the delay provided by the delay circuits 203, 204, 206, 208, and 210, so that the circuit provides a phase lock at a value which causes the delayed version of the CKIN signal 202, produced by the output of delay circuit 210, to be 180 degrees out of phase with the non-delayed version of CKIN signal 202, produced by inverter 222. Thus, the delay for each delay circuit 203, 204, 206, 208, or 210 can be calculated by dividing the CKIN period by two times the number of delay circuits in the delay path. That is T/2/5 = T*0.1, where T is the Period of CKIN. Fig. 3 shows the circuit of the present invention for generating an additional set of PCNTRL and NCNTRL signals which can be used in other circuits to cause very small amounts of additional delay. Referring now to Fig. 3, a CKIN signal 302 is connected to a series of delay circuits 304, 306, 308, and 310. The output 311 of the delay circuit is connected to the D input of a D flip flop 312. The CKIN signal 302 is also connected to a series of delay circuits 314, 316, 318, 320 and 322. The output 323 of these circuits is connected to the clock input of the D flip flop 312. The inverted output 316 of the D flip flop 312 is connected to an RC network formed by a resistor 324 and a capacitor 326. The output of this network produces an incremental control signal PCNTRL2 332 which is fed back to the delay circuits 304, 306, 308, and 310 as the delay control signal input. The output of the RC network is also connected to an inverter circuit formed by transistors 328 and 330 which inverts the PCNTRL2 signal 332 to produce the incremental control signal NCNTRL2 334. The NCNTRL2 signal 334 is also fed back to the delay circuits 304, 306, 308, and 310 as the delay control signal input. The reference control signals PCNTRL1 and NCNTRL1 from Fig. 2 are connected to the second set of delay circuits 314, 316, 318, 320 and 322 to create a reference delay. In this circuit, the CKIN signal 302 passes through two sets of delay circuits, and thus incurs the same delay in both paths. The delay path comprised of delay circuits 304, 306, 308, and 310 adds additional delay per element as provided by the PCNTRL2 and NCNTRL2 incremental control signals. The delay per delay element for delay circuits 304, 306, 308, and 310 is equal to the CKIN period divided by two divided by the number of elements in the clock path of the flip flop of Fig. 3 times the number of delay elements in the D path of the flip flop of Fig. 3 divided by the number of elements in the clock path of the flip flop of Fig. 3. In Fig. 3, this delay is T/2/[5*(4/5)] = T*0.125, where T is the period of CKIN. Thus the PCNTRL2 and NCNTRL2 signals provide a small incremental delay, relative to the delay provided by PCNTRL1 and NCNTRL1, to provide high resolution. The actual number of delay elements in each path is variable and the difference determines the final programmable resolution of delay lines which will use these elements. Fig. 4 shows a programmable delay circuit which uses the PCNTRL and NCNTRL signals developed by the circuits of Figs. 2 and 3. Referring now Fig. 4, an input signal 402 is connected to a delay circuit 404 and a delay circuit 406. The delay circuit 404 also has incremental control signals PCNTRL2 332 and NCNTRL2 334 as an input. Therefore the delay circuit 404 will delay the IN signal 402 by amount as defined by the PCNTRL2 and NCNTRL2 signals. Delay circuit 406 has the reference control signals PCNTRL1 124 and NCNTRL1 126 as its control voltage signal inputs. Therefore, delay circuit 406 will delay the IN signal 402 by an amount as defined by the PCNTRL1 and NCNTRL1 signals, which is less than the delay provided by delay circuit 404. The output of delay circuit 404 is fed to one input of a multiplexer 410. The output of delay circuit 406 is connected to the other input of the multiptexer 410. A select signal S0 412 is input to multiplexer 410 to select either the delayed signal output of delayed circuit 404 or the smaller delayed output of the delay circuit 406. Thus S0 selects an incremental delay equal to the difference in the delay amounts. The output 411 of the multiplexer 410 is connected to a delay circuit 416, whose output is connected to a second delay circuit 420. The output 411 of the multiptexer 410 is also connected to a delay circuit 418 whose output is connected to a second delay circuit 422. The output of the delay circuit 420 is connected to one input of a multiplexer 426 and the output of the delay circuit 422 is connected to the other input of multiplexer 426. The control input for the multiplexer 416 is the S1 signal 424. An output 427 of the multiplexer 426 is connected to a series of delay circuits 428, 432, 436, and 440. The output of this series of delay circuits is connected to one input of a multiplexer 446. The output 427 of the multiplexer 426 is also connected to a series of delay circuits 430, 434, 438, and 442. The output of this series of delay circuits is connected to the other input of multiplexer 446. The control input of multiplexer 446 is the S2 signal 444. Signal 448 comprises the output of the programmable delay circuit. The three control inputs S0 412, S1 424, and S2 444, provide a three-bit select word that controls the selection of delay values from zero through seven for delaying the IN signal 402 to the OUT signal 448. Control signal S0 412 selects a delay value of zero or one times the difference in the delay amounts. Control signal S1 424 selects a delay value of zero or two times the difference in the delay amounts, and control signal S2 444 selects a delay value of zero or four times the difference in the delay amounts. Fig. 5 shows an alternative embodiment of the delay circuit of Fig. 4. The circuit of Fig. 4 used digital multiplexer circuits to select either a delayed or a non-delayed bit of information at each stage. The circuit of Fig. 5, on the other hand, uses analog multiplexers to select the control signals that are connected to the delay circuits. Referring now Fig. 5, IN signal 502 passes through a series of delay circuits 506, 512, 514, 520, 522, 524, and 526 before becoming the OUT signal 528. A plurality of multiptexer signals selects the control signal which is connected to each of the delay circuits. Multiplexers 502 and 504 select either a reference control signals, that is, PCNTRL1 124 and NCNTRL1 126, or the incremental control signals PCNTRL2 332 and NCNTRL2 334 to connect to the delay circuit 506. Therefore, the delay circuit 506 will provide a delay time defined by control signals PCNTRL1 and NCNTRL1 or by PCNTRL2 and NCNTRL2, depending on the setting of the S0 signal 505. Multiplexers 508 and 510 are used to select either of the control signals depending on the setting of the S1 bit 509. The outputs of the multiplexers 508 and 510 are connected to delay circuits 512 and 514 to delay the IN signal 501 two delays dependent on PCNTRL1 and NCNTRL1 or two delays dependent on PCNTRL2 and NCNTRL2, based upon the setting the S1 bit 509. Multiplexers 516 and 518 are used to select either of the control signals depending upon the setting of the S2 bit 517. The output of the multiplexers 516 and 518 are connected to the delay circuits 520, 522, 524, and 526 to cause a delay of four delays dependent on PCNTRL1 and NCNTRL1 or four delays dependent on PCNTRL2 and NCNTRL2, based upon the setting of the S2 signal 517. While the circuit of Fig. 5 accomplishes the same purpose as the circuit of Fig. 4, the circuit of Fig. 5 reduces the space requirements on an integrated circuit. Having thus described a presently preferred embodiment of the present invention, it will now be appreciated that the aspects of the invention have been fully achieved, and it will be understood by those skilled in the art that many changes in construction and circuitry and widely differing embodiments and applications of the invention will suggest themselves without departing from the scope of the present invention. The disclosures and the description herein are intended to be illustrative and are not in any sense limiting of the invention as defined by the following claims.

Claims: A digital circuit for creating incremental delay control signals (PCNTRL 2, NCNTRL 2) which can be used to delay a target signal (402, 502), said digital circuit comprising: a reference circuit (Fig. 2) for generating reference control signals (PCNTRL 1, NCNTRL 1); a first delay circuit (304-310) having a clock input (302) and a controlled delay input for said incremental delay control signals (PCNTRL 2, NCNTRL 2), said first delay circuit delaying an input clock signal (CKIN) to provide a first delayed clock signal (311); a second delay circuit (314-322) having a clock input (302) and a controlled delay input for said reference control signals (PCNTRL 1, NCNTRL 1), said second delay circuit delaying said input clock signal (CKIN) to provide a second delayed clock signal (323); and a mixing circuit (312, 324, 326, 328, 330) having inputs connected to said first and second delayed clock signals (311, 323), said mixing circuit combining said first and second delayed clock signals to create said incremental delay control signal (PCNTRL 2, NCNTRL 2); said reference circuit further comprising: (a) a third delay circuit (203, 204, 206, 208, 210) having a clock input and having a controlled delay input for said reference control signal (PCNTRL 1, NCNTRL 1), said third delay circuit delaying said input clock signal (CKIN) to provide a third delayed clock signal (216) as an output; (b) an inverter circuit (222) having a clock input for said clock signal (CKIN) to provide a fourth delayed clock signal (216); and (c) a mixing circuit (212, 224, 226, 228, 230) having inputs for said third and fourth delayed clock signals, said mixing circuit combining said third and fourth delayed clock signals to create said reference control signal (PCNTRL 1, NCNTRL 1). The digital circuit of Claim 1, wherein said first delay circuit comprises a first plurality of delay gates (304, 306, 308, 310) connected in series, each of said first plurality of delay gates having said delay control signal inputs for said incremental delay control signals (PCNTRL 2, NCNTRL 2) and wherein said second delay circuit comprises a second plurality of delay gates (314, 316, 318, 320, 322) connected in series, each of said second plurality of delay gates having inputs for said reference control signals (PCNTRL 1, NCNTRL 1). A programmable delay circuit comprising the digital circuit of any of the preceding claims, which digital circuit supplies said incremental delay control signals (PCNTRL 2, NCNTRL 2) to an incremental delay circuit (404) and supplies said reference control signals (PCNTRL 1, NCNTRL 1) to a reference delay circuit (406); said incremental delay circuit (404) and said reference delay circuit (406) having respective outputs (405,407) connected to selecting means (410) responsive to a delay control input bit (SO) so as to select either one of said outputs (405,407) whereby an output signal (411) is provided with a predetermined delay. The programmable delay circuit of Claim 3, further including other selected means (426,446) connected to respective outputs of other serially connected incremental and reference delay circuits (416-422; 428-422), which are supplied with said incremental delay and reference control signals (PCNTRL 2, NCNTRL 2; PCNTRL 1, NCNTRL 1), for providing other output signals (427,448), which other signals are delayed by multiples of the predetermined delay. A programmable delay circuit comprising the digital circuit of Claim 1 or 2 and further comprising an analog multiplexer circuit (505-518) having inputs for said incremental and reference delay control signals ((PCNTRL 2, NCNTRL 2; PCNTRL 1, NCNTRL 1) and control inputs (505,509,517) responsive to respective control input bits (SO, SI, SN) to select said incremental delay control signals (PCNTRL 2, NCNTRL 2) or said reference control signals (PCNTRL 1, NCNTRL 1) to provide an analog delay control output signal (530, 532); and a delay circuit (506) for providing a delayed output signal (507) and having an input for receiving said target signal (502) and a delay control input for said analog delay control output signal (530, 532). A programmable delay circuit comprising the digital circuit of Claim 1 or 2 and further comprising a pair of analog multiplexer circuits (502, 504) each having a first input for said incremental control signals (PCNTRL 2, NCNTRL 2) each having a second input for said one of said reference control signals (PCNTRL 1, NCNTRL 1) and each having a control input for a delay control input bit (505) to select said first input or said second input, wherein each of said analog multiplexer circuits provides one of a pair of analog delay control output signals (530, 532); and a delay circuit (506) for providing said delayed output signal (507), said circuit having an input for said target input signal and a pair of delay control inputs for said pair of analog delay control output signals (530, 532).

Inventors: WETLAUFER GARY D, WETLAUFER, GARY D.
Applicants: HEWLETT PACKARD CO, HEWLETT-PACKARD COMPANY
Application year: 1991
Main classification: G11C19
IPC codes: G11C19