Programmable power reduction circuit for programmable logic device

Abstract: According to the present invention, during programming of a programmable logic device, programming in formation corresponding to an input signal is loaded into a shift register. This input information is compared with programming information corresponding to a second, complementary input signal to determine if the two signals are used by the programmable logic device. If the two inputs are not used, a bit is stored in a memory cell indicating such nonuse. An input buffer is disabled when the bit in the memory cell indicates the complementary signals corresponding to that input buffer are not used.

Description: The present invention relates generally to integrated circuit devices and more specifically to programmable logic devices which are configurable by a user. Programmable logic devices are becoming increasingly popular in the electronics industry because of their flexibility. These devices allow a user to configure a standard part to perform a wide variety of standard logic functions. Since a single standard device can be configured many different ways, the total cost of using such a device in a system can be significantly less than the cost of custom design parts, especially when the product volume is not large. If changes or update are needed to the programmed logic function, some types of devices can be reprogrammed. Typically, a logic function for a programmable logic device will not utilize all the input lines of the programmable logic device. These unutilized input lines are termed "don't care" inputs because they do not have an effect in the logic functions programmed in the programmable logic device. As is known in the art, the components which define a logic device as well as the device itself consume power during operations of the device. The problem with the unutilized or "don't care" inputs is that the components corresponding to those inputs consume power during normal operation of the device, even though the inputs are not used in the programmed logic function. Consequently, the actual power needed by the programmable logic device to perform its logic function is unnecessarily increased by the components of the unutilized inputs. Thus a need exists for a mechanism which shuts off power to the circuitry corresponding to an unused input, thus lowering the power consumed by a programmable logic device. Moreover, it is desirable that such a mechanism not adversely effect normal operation of the device. US-A-4763020 discloses a programmable logic array with a plurality of pairs of input lines. One of the lines of each pair carries a non-inverted signal whilst the other line of each pair carries an inverted signal. If a pair of input lines is connected to a non-used input, the pair of input lines is set to a low level. It is therefore an object of the present invention to provide a method to determine if an input will be used in a logic device. It is another object of the present invention to provide a method to disable an input buffer when an input will not be used in a logic device. It is another object of the present invention to disable an input buffer without adversely affecting normal operation of the device. Therefore, in certain embodiments of the present invention, during programming of a programmable logic device, programming information corresponding to an input signal is loaded into a shift register. This input information is compared with programming information corresponding to a second, complementary input signal to determine if the two signals are used by the programmable logic device. If the two inputs are not used, a bit is stored in a memory cell indicating such nonuse. An input buffer is disabled when the bit in the memory cell indicates the complementary signals corresponding to that input buffer are not used. The present application contains subject matter in common with copending EP Application No 90314143.0 published under EP-A-0 448 879. According to a first aspect of the present invention, there is provided a programmable logic device comprising: a plurality of inputs; a logic array, connected to said inputs, to define a logic function thereof; a storage element connected to each input for storing configuration information for selectively disabling its associated input; a plurality of outputs connected to said array, characterised in that there is provided; a programming buffer for holding programming data to program a portion of the device; a plurality of memory elements connected to said programming buffer for storing a copy of the programming data held previously by the programming buffer; comparison circuitry connected to said programming buffer and said memory elements for generating a comparison signal indicative of a match between data in said programming buffer and data in said plurality of memory elements; and means for storing configuration information in said storage elements based upon the comparison signal. According to a second aspect of the present invention, there is provided a circuit block for a programmable logic device, comprising: a programming buffer for holding programming data to program a portion of the device; a plurality of storage elements connected to said programming buffer for storing a copy of the programming data held previously by the programming buffer; and comparison circuitry connected to said programming buffer and said storage elements for generating a comparison signal indicative of a match between data in said buffer and data in said plurality of storage elements, the said programming of a portion of the device being enabled or disabled based on said comparison signal. According to a third aspect of the present invention, there is provided a method for determining whether an input to a programmable logic device will be used in a logic function, comprising the steps of: loading programming data for a first row corresponding to the input into a programming buffer; comparing the loaded data to data previously loaded corresponding to a different row which is complementary to the first row; and if the loaded data matches the row which is its complement, then generating a signal indicating that the input will not be used for programming said first row. will remain low, indicating the two groups of programming data are needed in the programmed logic function. Alternatively, if the address comparator 108 indicates that the elements 88 , 90 and elements 92 , 94 are not complements of each other, the signal match will remain low. If the AND/OR array 10 is constructed using EPROM or EEPROM technology, the memory cell 28 should be an EPROM or EEPROM component as well. Alternatively, if the AND/OR array 10 is an SRAM based device, the memory cell 28 should be SRAM also. If desired, the SRAM memory cell can have a battery back-up, so that when the device is turned off the data stored in the memory cell 10 will be saved. Co-pending application EP 90 314 143.0 describes the design and operation of a preferred design for an SRAM based programmable logic device. The invention is described in terms of an automatic method for determining whether an input signal is used, and then enabling or disabling an input buffer based on the use or non-use of its corresponding signal line. However, the enable/disable information could be programmed directly into the memory cell 28 when programming the programmable logic device 11 . Furthermore, the invention is not limited to use with logic devices containing AND/OR arrays. This invention could be used with other types of logic devices. While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein. The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: Figure 1 is a simplified block diagram of a programmable logic device embodying the invention; Figure 2 is a block diagram of a logic circuit for disabling an input buffer embodying the present invention; Figure 3 is a block diagram of an alternative logic circuit for disabling an input buffer embodying the present invention; Figure 4 is a simplified block diagram of comparison circuitry used to determine if an input and its complement are unutilized; and Figure 5 is a block diagram of a logic circuit for determining if an input and its complement are unutilized. Referring to Figure 1 a portion of a programmable logic device 11 is shown. Input pads 24 , 26 are connected to input buffer 20 , 22 respectively. Each input buffer 20 , 22 provides a true signal line 14 , 18 and a complement signal line 12 , 16 . Only two input pads 24 , 26 and input buffers 20 , 22 are shown in Figure 1, but an actual device typically has a much larger number. Each of the signal lines 12-18 is connected to an AND/OR array 10 . A user can configure the AND/OR array 10 to perform a particular logic function. When programmed, it is common to have input signal lines which are not utilized in the logic function. According to the present invention, memory cells 28 , 30 are used to store a bit indicating use or nonuse of a signal line 14 , 18 and its complement 12 , 16 . If a signal line 14 , 18 and its complement 12 , 16 will be used, the bit in the memory cell 28 , 30 will enable the input buffer 20 , 22 . If however, the signal line 14 , 18 and its complement 12 , 16 will not be used in the logic function, the input buffer 20 , 22 that corresponds to the unused lines will be disabled. Output signal lines 32 , 34 from the AND/OR array 10 are connected to output logic macrocells 36 , 38 . Output buffers 40 , 42 are connected between the output logic macrocells 36 , 38 and the output pads 44 , 46 . Should a user require feedback or additional input lines, signal lines 48 , 50 are connected to the output logic macrocells 36 , 38 . Once again, input buffers 52 , 54 are connected to the output logic macrocells 36 , 38 and generate signal lines 62 , 66 and complements 60 , 64 respectively. Memory cells 56 , 58 store a bit which can enable or disable the input buffers 52 , 54 based on the signal lines used in by programmed logic function. Figure 2 illustrates one implementation of the input buffer 20 . A NAND gate 70 is connected to the memory cell 28 and input pad 24 . When a signal line 14 and its complement 12 are not used by the programmed logic function, a bit MATCH 74 is generated and stored in the memory cell 28 . The signal DISABLE is preferably taken from the complement output of cell 28 , so that DISABLE is complementary to MATCH. The signal DISABLE 68 is set low thereby keeping the output of the NAND gate 70 high. An inverter 72 is connected to the NAND gate 70 , and the output of the inverter 72 is signal line 14 . To get the complement of signal line 14 , an inverter 76 is connected to inverter 72 , and a signal is generated on line 12 is generated. Figure 3 shows an alternative input buffer 52 which can be used when either an input signal line 24 or a feedback line 110 is needed. Input line, or pad, 24 is connected to NAND gate 112 , which in turn is connected to NAND gate 114 . The DISABLE signal from storage element 28 is connected to NOR gates 116 , 118 . A signal FB Enable is connected to NOR gate 116 and inverter 120 , which is in turn connected to NOR gate 118 . The feedback signal on line 110 is connected to NAND gate 122 , as is the output of NOR gate 118 . NOR gate 116 is connected to NAND gate 112 , and NAND gate 122 is connected to NAND gate 114 . For this buffer 54 , DISABLE has the same value as MATCH. If DISABLE is high, both NOR gate outputs are held low, holding NAND gates 112 and 122 low, and the output of NAND gate 114 high. If DISABLE is high, either the signal on pad 24 or the FB signal is connected to the output of gate 114 , depending on the value of FB Enable. Thus, DISABLE disables both input signals, or neither, depending on its value. Figure 4 depicts a simple block diagram of circuitry used for determining whether signal lines are used by the programmed logic function. Programming data is shifted into the serial shift register 82 as known in the art. A copy of the data is stored in the random access memory 84 while the data is programmed into the AND/OR array 10 . Then a second group of programming data is loaded into the shift register 82 . The addresses of the two groups of programming data are compared to insure the two groups are complementary. Addressing of the programming data is known in the art. If the two groups are complements of each other, the comparison circuitry 86 compares each element of the first group of programming data with corresponding elements in the second group of programming data. If the two groups of data are identical, they are not needed by the programmed logic function and the bit MATCH 74 is set. The second group of programming data is then programmed into the AND/OR array 10 . The value of MATCH is programmed into the enable/disable bit for the input buffer corresponding to the first and second groups at the time the second group is programmed into the array 10 . Figure 5 illustrates the shift register 82 , the random access memory 84 , and the comparison circuitry 86 in greater detail. Only two elements 88, 90 in the shift register and two elements 92, 94 in the random access memory are shown in Figure 5 , but an actual device typically has a much larger number. Exclusive NOR gates 96, 98 in the comparison circuitry 86 are connected to elements 88, 90 in the shift register 82 and elements 92, 94 in the random access memory 84 . If elements 88, 90 have the same values as elements 92, 94 respectively, the output 100, 102 of the exclusive NOR gates 96, 98 will be high. Outputs 100, 102 are connected to AND gate 104 . When outputs 100, 102 are both high, indicating elements 88, 90 and elements 92 , 94 match, the output of AND gate 104 is high. AND gate 106 is connected to AND gate 104 and an address comparator 108 . If the address comparator 108 indicates elements 88, 90 are complementary to elements 92, 94 , the signal MATCH 74 is generated indicating the two groups of programming data are not used in the programmed logic function. MATCH is inverted to generate the signal MATCH of Figures 2 and 3 , and, is connected to the memory cell 28 corresponding to the input addressed by the groups of programming data currently found in the shift register 82 and the memory 84 . If any pair of the elements 88, 90 and elements 92, 94 have different values and thus do not match, the output 100, 102 of one or more of the exclusive NOR gates 96, 98 will be low. In this case, the signal MATCH 74

Claims: A programmable logic device (11) comprising: a plurality of inputs (24,26); a logic array (10), connected to said inputs (24,26), to define a logic function thereof; a storage element (28,30) connected to each input (24,26) for storing configuration information for selectively disabling its associated input (24,26); a plurality of outputs (44,46) connected to said array, characterised in that there is provided; a programming buffer (82) for holding programming data to program a portion of the device; a plurality of memory elements (84) connected to said programming buffer (82) for storing a copy of the programming data held previously by the programming buffer (82); comparison circuitry (86) connected to said programming buffer (82) and said memory elements (84) for generating a comparison signal indicative of a match between data in said programming buffer (82) and data in said plurality of memory elements (84); and means for storing configuration information in said storage elements (28,30) based upon the comparison signal. The device of claim 1, wherein each storage element comprises a memory element (28,30) which can be written to during programming of said device. The device of claim 1 or 2, wherein each storage element (28,30) comprises a SRAM. The device of claim 1 or 2, wherein each storage element comprises programmable read only storage element (28,30). The device of any one of claims 1 to 4, wherein each input is connected to said array (10) through an input buffer (20;52), and wherein the associated storage element (28,30) is set to enable or disable the input buffer (20;52) based on configuration information in said array (10). The programmable logic device of any one of claims 1 to 5, wherein said programming buffer comprises a serial shift register (82). The programmable logic device of any one of claims 1 to 6, wherein said memory elements (84) store a copy of data input for a row which was programmed immediately prior to the current row. A device as claimed in any preceding claim, wherein the comparison circuitry is arranged to compare the addresses of the data in the programming buffer and the memory elements and to compare the data stored in the programming buffer with the data stored in the memory elements, wherein if the addresses are complements of each other and the data is identical, a comparison signal indicating that the input is not used is generated. A circuit block for a programmable logic device (10), comprising: a programming buffer (82) for holding programming data to program a portion of the device (10); a plurality of storage elements (84) connected to said programming buffer (82) for storing a copy of the programming data held previously by the programming buffer (82); and comparison circuitry (86) connected to said programming buffer (82) and said storage elements (84) for generating a comparison signal indicative of a match between data in said buffer and data in said plurality of storage elements, the said programming of a portion of the device (10) being enabled or disabled based on said comparison signal. The circuit block of claim 9, wherein said programming buffer comprises a serial shift register (82). The circuit block of claim 9 or 10, wherein each storage element (84) comprises random access memory which can be written to and read from during programming of said device. The circuit block of claim 9, 10 or 11, wherein said comparison circuitry (86) comprises a combination of logic gates (96,98,104,106). The circuit of claim 9, 10, 11 or 12, wherein said storage elements (84) store a copy of data input for a row which was programmed immediately prior to the current row. A method for determining whether an input (24,26) to a programmable logic device (10) will be used in a logic function, comprising the steps of: loading programming data for a first row corresponding to the input into a programming buffer (82); comparing the loaded data to data previously loaded corresponding to a different row which is complementary to the first row; and if the loaded data matches the row which is its complement, then generating a signal indicating that the input will not be used for programming said first row. The method of claim 14, wherein said comparing step comprises comparing the loaded data to programming data used to program a row immediately prior to the loaded data row. The method of claim 14 or 15, further comprising the step of: if an input (24,26) will not be used, disabling an input buffer (20;52) associated with such input. The device as claimed in claim 5 or any claim appended thereto, wherein said input buffer (20) is connected to said associated storage element (28,30) and said associated input (24,26), wherein said input buffer (20) is disabled if said storage element (28,30) has a first value, and is enabled if said storage element (28,30) has a second value, and wherein said input buffer comprises a NAND gate (70) connected to said storage element (28,30) and said input (24), a first inverter (72) connected to the output of said NAND gate (70), and a second inverter (76) connected to the output of said first inverter (72), wherein the outputs of the first and second inverters (72,76) define true and complement outputs (12,14) of said input buffer (20). The device as claimed in claim 5 or claims 6, 7 or 8 when appended thereto, wherein the input buffer (54) is connected to said associated storage element (28,30) and said associated input (24,26), wherein said input buffer (54) is disabled if said storage element (28,30) has a first value, and is enabled if said storage element (28,30) has a second value, and wherein said input buffer (54) allows optional selection of an input signal line (24) or a feedback signal line (110) to be output therefrom, wherein the value in said storage element (28,30) enables or disables both the input signal line (24) and the feedback signal line (110).

Inventors: STEELE RANDY C, STEELE, RANDY C.
Applicants: SGS THOMSON MICROELECTRONICS, SGS-THOMSON MICROELECTRONICS, INC.
Application year: 1991
Main classification: H03K19
IPC codes: H03K19