CIRCUITRY FOR DRIVING FIELD-GENERATING COIL OF MAGNETIC RESONANCE IMAGING SYSTEM

Abstract: A series topology is provided for the magnetic field-generating coil (10) and storage capacitor (12) in the circuitry driving the coil of an MRI system. The coil (10) and capacitor (12) thus form a series resonant circuit that can deliver a sinusoidal current through the coil at a resonant frequency. A power source (34) and switch (32) are connected in series with the coil and capacitor, and current flow to the coil is initiated and interrupted by closing and opening the switch (32).

Description: CIRCUITRY FOR DRIVING FIELD-GENERATING COIL OF MAGNETIC RESONANCE IMAGING SYSTEM Background of the Invention This invention relates to producing modulated gradient fields in magnetic resonance imaging (MRI) systems. A variety of modulated gradient field waveforms are known to be useful in MRI systems. Some MRI systems, such as those disclosed in Rzedzian U.S. Patent No. 4,628,264, produce a sinusoidally varying gradient field by sinusoidally driving a circuit comprising the gradient coil connected in parallel with a capacitor. The desired current is realized by selecting a capacitor/coil combination with a resonant frequency corresponding to the desired gradient field frequency, and driving the coil at that frequency with a sinusoidal voltage source. In this way, the voltage source supplies only a small fraction (1/Q, where Q is the quality factor of the resonant capacitor/coil circuit) of the coil current. The majority of the coil current comes from the resonant discharge of the capacitor. Other MRI systems produce a steady gradient field by driving the gradient coil with a pulse of constant amplitude. The leading and trailing edges of these pulses rise and fall gradually, consistent with limits on the rate at which the current through the gradient coil can be changed. For example, trapezoidal pulses of coil current are often used. Summary of the Invention The invention features a series topology for the coil and storage capacitor in the circuitry driving a the coil of an MRI system. The coil and capacitor thus form a series resonant circuit that can deliver a sinsuoidal current through the coil at a resonant frequency. A power source and switch are connected in series with the coil and capacitor, and current flow to the coil is initiated and interrupted by closing and opening the switch. In preferred embodiments, a second switch is connected in parallel with the capacitor, to shunt current around the capacitor, thus permitting the coil to be driven directly by the power source; a precharging circuit (which preferably receives its power from the same power source as used for driving the coil) is connected to the capacitor; run controller circuitry opens and closes both switches to produce varying types of pulses; the pulses have at least one sinusoidal segment comprising a portion of a sinusoid of the resonant frequency; a nonsinusoidal segment (e.g., one of constant amplitude) preferably follows the first sinusoidal segment and a second sinusoidal segment follows the nonsinusoidal one; the sinusoidal segments consist of an integral number of quarter cycles of a sinusoid of the resonant frequency. The circuitry can thus advantageously be used to generate both sinusoidally varying and steady gradient fields in an MRI system. Sinusoidally varying gradient fields can be generated by closing the switch in series with the capacitor to initate a sinusoidal resonance. Steady gradient fields can be generated in three segments: (1) a first sinusoidal segment produced by allowing the series resonant circuit to resonate for a quarter cycle, during which time current rises from zero to a maximum value; (2) a constant amplitude segment produced by shunting across the capacitor so that the power source drives the coil directly, during which time the current remains at the maximum value; and (3) a second sinusoidal segment produced by allowing the series resonant circuit to resonate for another quarter cycle, during which time current falls from a maximum to zero. Other features and advantages of the invention will be apparent from the description of the preferred embodiment and from the claims. Description of the Preferred Embodiment Fig. 1 is a simplified block diagram helpful for understanding the invention. Fig. 2 is a block diagram of a preferred embodiment of the invention. Fig. 3 is a timing diagram of signals produced by the structure depicted in Fig. 1 during the precharging of the capacitor and during the delivery of a sinusoidal pulse of current to the magnetic field-generating coil. Fig. 4 is timing diagram of signals produced by the structure depicted in Fig. 1 during precharging and during the delivery of a constant amplitude pulse to the coil. As explained in detail in U.S. Patent Number 4,628,264 issued to Rzedzian, incorporated herein by reference, it is known in the art of MRI systems imaging to superimpose a modulated gradient magnetic field over a static magnetic field. Two useful waveforms for generating the gradient field are a pulse of sinusoidal oscillations and a DC pulse of constant amplitude. To achieve a sinusoidal oscillation in the gradient field, a sinusoidal current J 0 is driven through the gradient coil. Ideally, I Q has the waveform: where w β is the desired angular frequency and J χ is the peak current needed to yield the desired gradient field. For a DC pulse of constant amplitude, J 0 should ideally have a perfectly rectangular waveform. However, since instantaneous changes in coil current are impossible, perfect rectangularity cannot be achieved. Thus, the drive current must gradually rise and fall at the beginning and end of the pulse. Shown in Fig. 1 is a simplified block diagram of an embodiment of the invention. Coil 10, for generating the gradient field, is connected in series with capacitor 12 and current-measuring shunt resistor 16. Parasitic resistor 14 (also shown in series with coil 10) represents the total circuit losses, which are primarily due to coil 10. Capacitor charging circuitry 18 is connected across capacitor 12 to pre-charge the capacitor prior to passing any current through coil 10. Control of coil current X 0 is handled by control circuitry 20. The load driven by control circuit 20 is represented by load 22, which consists of the series combination of coil 10, capacitor 12, parasitic resistor 14, and shunt resistor 16. Circuitry 20 controls coil current I_ by operating run switch 32 and by controlling voltage V across load 22. The resultant current Io in coil 10 has a waveform determined by voltage V_, the initial capacitor voltage V , and the impedance characteristics of the load. In one mode of operation, to energize coil 10 with sinusoidal current X Q , voltage V is chosen to have a sinusoidal waveform. To minimize the power voltage demand on control circuitry 20, load 22 is designed to have a resonant frequency equal to the desired frequency W 0 of sinusoidal current J 0 and to have a high quality factor Q. This allows control circuit 20 to achieve the desired high drive current J 0 by maintaining V at the resonant frequency with a relatively low amplitude. More specifically, since the impedance of load 22 at its resonant frequency equals the pure load resistance, the drive voltage V needed to yield J is given by: P - J β * R ___ " J * *___ ' sin ("_*) where R^^ is the sum of the resistances of parasitic resistor 14 and shunt resistor 16. Accordingly, to minimize the power required from control circuitry 20, i?^ should be kept as small as practical. To yield the desired magnetic field, a coil with a relatively large inductance is required. In preferred embodiments, a gradient coil with a measured inductance L of 1,025 microHenries is used. Accordingly, for load 22 to have a resonant frequency equal to a desired current frequency of 1.00 KHz, capacitor 12 must have a capacitance C of 24.7 microfarads. To achieve accuracy in an MRI system using a sinusoidal waveform, J^ must remain constant. Toward this end, the series resonant system of Fig. 1 uses a feedback architecture which monitors coil current I O and adjusts driving voltage V to maintain the desired coil current J o . Current sensing amplifier 24 detects voltage V across a small, precisely known, shunt resistor 16 and amplifies V with gain G a to produce feedback voltage V^, which is proportional to coil current T o . Difference node 26 subtracts,voltage V- from sinusoidal reference voltage V R provided by signal generator 28. The gain G β of current sensing amplifier 24 places feedback voltage V on the same scale as reference voltage V R so that any difference between voltages V f and V R represents undesired error V β in the magnitude of coil current J Q . This scale is chosen to maximize the dynamic range of the system. Difference node 26 provides error signal V to the input of run controller 30, which operates on the error signal with a phase compensating transfer function designed to provide appropriate gain and phase compensation to yield maximum stable feedback loop gain. In preferred embodiments, the phase compensation is provided with a transfer function of (s + w ) /ε, where s is the Laplace operator. This amounts to an integration of all error signal frequency components from DC to v Q . The resultant output control voltage V fc is applied to the input of power cell 34. The power cell 34 drives load 22 with voltage V , which tracks control voltage V fe . This feedback architecture extends the high precision of reference voltage V Λ to coil current J 0 . As explained in Rzedzian U.S. Pat. No. 4,628,264, undesirable transients in coil current may occur when a stimulus voltage, such as V , is first applied to a tuned circuit such as load 22. Rzedzian discloses that such transients can be avoided by properly initializing the tuned circuit. More specifically, Rzedzian discloses precharging a capacitor in the tuned circuit to a voltage corresponding to the peak capacitor voltage in the desired steady state. To avoid transients, charging circuitry 18 precharges capacitor 12 to an initial voltage V equal to the peak capacitor voltage V generated when load 22 resonates with the desired coil current I O. In the series topology of the present invention, the capacitor voltage signal V is given by: V . = Z . ' J o = -±- ' J x sin (w 0 t) where Z represents the capacitor's impedance. The resonant frequency v o equals 1/^LC, where L is the inductance of gradient coil 10 and C is the capacitance of capacitor 12. Thus it follows that: V-. = L/ C • J, • sin (w o t) v χ = L/V • J χ To initiate the precharge mode, charging switch 36 is closed to connect current source 38 across capacitor 12. A feedback architecture is used to control current source 38 to closely match the magnitude of the initial voltage V to voltage V^ calculated by the above equation. More specifically, voltage sensing amplifier 40 reads the voltage on capacitor 12 to provide a measured capacitor voltage V-^. The difference between measured capacitor voltage V^ and a reference voltage V^ (which prescribes the desired capacitor voltage) is fed as error signal V^ to controller 42, which, in turn, supplies charge control voltage V- j to current source 38. Fig. 3 illustrates the sequence in which the feedback architecture adjusts capacitor voltage V c until the measured capacitor voltage V-^ precisely corresponds to reference voltage V^. Controller 42 (Fig. 1) initiates the precharge operation at a time t by asserting control signal Cl to close charge switch 36. A dual-rate charging scheme is used, in which the capacitor is first charged to within a few percent of the desired level at a high rate H (V d at a relatively high amplitude) and then charged more precisely at a lower rate L (V d at a relatively low amplitude) . The resultant reduction in charging current minimizes parasitic effects and the errors they induce. Once the capacitor voltage is substantially equal to V , charging is terminated at time t_, by controller 42 opening charge switch 36, removing current source 38 from the circuitry driving capacitor 12. Once capacitor 12 has been charged, run controller 30 initiates a sinusoidal pulse of current through gradient coil 10 by asserting control signal C2 at time t 3 . This closes run switch 32, and allows capacitor 12 to discharge into coil 10. Load 22 immediately begins to resonate at the resonant frequency tv o , with energy being transferred back and forth between the capacitor and the coil. At the same time, run controller 30 provides energy, in the form of voltage V , to compensate for resistive losses. Run controller 30 terminates at time t^ the sinusoidal pulse by opening run switch 32 at the precise instant when capacitor 12 is fully charged and coil current J 0 is zero, thus avoiding the need to recharge the capacitor for subsequent pulses. The series configured drive circuitry of Fig. 1 is also capable of providing DC pulses of drive current. This is possible in view of the fact that with series topology, the power cell carries the entire load current. As in the sinusoidal mode of operation, capacitor 12 must be initialized prior to commencement of a run operation. In the DC mode, capacitor 12 is pre-charged as for a sinusoidal pulse to the V required to generate the desired coil current I_ equal to 1^. . Referring to Fig. 4, at time -T β , run controller 30 asserts run control signal C2 to close run switch 32, allowing capacitor 12 to discharge into coil 10 with the same resonant current flow which produced the sinusoidal cycles described above; but the tuned circuit is only allowed to oscillate for a quarter cycle. At the end of the quarter cycle time segment ( ^) , when capacitor voltage V c has reached zero and coil current I O has reached -r M DC, run controller 30 asserts capacitor bypass control signal C3, thereby closing bypass switch 46 to effectively short capacitor 12. Once capacitor 12 is bypassed, power cell 34 maintains the coil current at level X^e* At time T χ , when it is desired to end the constant amplitude segment of the pulse, run controller 30 turns off bypass control signal C3, thereby opening switch 46. This initiates another sinusoidal pulse segment, in which capacitor 12 charges through a quarter cycle of resonant current flow, until capacitor voltage V c reaches its maximum and coil current J β reaches zero. At this, point (T g ) , run controller 30 turns off control signal C2, thereby opening run switch 32 and terminating the run operation. In this manner a positive pulse is achieved having three segments: a constant amplitude segment bounded by two sinusoidal segments each consisting of a quarter cycle of a resonant sinusoid. Other waveforms can also be constructed. For example, the sinusoidal segments can be larger than a quarter cycle; an integral number of quarter cycles can be used. The inverse of the above described positive pulse can be achieved by initiating capacitor 12 with a negative voltage. Rectifiers and bridge circuits, such as disclosed in Rzedzian U.S. Patent No. 4,628,264, may be employed to achieve half and full wave rectification of the sinusoidal segments. As explained earlier, a separate precharge feedback architecture comprising capacitor charging circuitry 18 must control the initial capacitor voltage V to within a small allowable error. The degree ol precision required relates in part to the fact that load 22 is designed to have a high quality factor Q. This results in high voltages across capacitor 12 and coil 10 using only a relatively low voltage V . As a result, a small error in initializing capacitor 12 can significantly increase the power demand on power cell 34. Charging circuit 18 is accordingly designed to precharge capacitor 12 to within a fraction of 1% of the ideal level. This is achieved by using the feedback architecture described above. To assure precision in the feedback circuitry, voltage sensing amplifier 40 is a high quality differential amplifier with common-mode rejection. This assures that the feedback signal V^ accurately represents the capacitor voltage. The series inductances in charging circuit 38 are also carefully minimized to avoid overcharging. To minimize any remaining parasitic effects, a dual-rate charging scheme is used in which the charging rate drops to a relatively slow rate as the capacitor voltage approaches the desired level. Another important consideration in implementing a series resonant feedback circuit is assuring that the frequency of drive voltage V matches the resonant frequency of the load. Given the high quality factor of the load, a mismatch between the drive and resonant frequencies will significantly increase the power demands on power cell 34. To assure that the resonant frequency of load 12 remains stable over time and with temperature changes, the temperature of the capacitor is kept constant by being positioned in the incoming airstream of the power cell chassis. Further, the capacitors themselves have a low dissipation factor and low temperature coefficient of capacitance. A bank of twelve 2.0 microfarad capacitors with a 2KV peak rating are combined with sufficient trim capacitors (all of General Electric series 28F5600) . Steps are also taken to assure stability in control circuitry 20. Run controller 30, difference node 26, and reference signal generator 28 are implemented with a digital computer clocked by a highly stable crystal oscillator. Another consideration is DC error in the current sensing amplifier 24. As explained earlier, run controller 30 integrates all low frequency components of error signal V . Since run controller 30 cannot distinguish DC errors in V-. introduced by sensing amplifier 24 from real errors in current J 0 , controller 30 responds to DC errors in amplifier 24 by distorting J 0 and its integral. Furthermore, any offset current J-^ introduced by controller 30 creates a voltage ramp on capacitor C with the slope: d V dt = J os C To control these errors, current sensing amplifier 24 is a high quality differential amplifier chosen to have DC stability. Further, as with capacitor 12, airflow is provided over amplifier 24 to minimize temperature variations and further reduce drift. Fig. 2 shows the preferred embodiment. A single, bipolar power cell 110 is used to provide energy for both precharge and run operations. Digital controller 112 controls the operation of power cell 110 during both operations. A digital control signal on line 111 prescribing the output of the power cell is delivered by controller 112, and converted by DAC 114 into a corresponding analog voltage V- . The power cell generates a high power output across terminals 116, 118 in precise conformity to voltage V B . Differential output terminals 116, 118 are connected across the series resonant load, which consists of capacitor 122, shunt resistor 124, and coil 126. Terminals 116, 118 are also connected to capacitor charge circuit 120 to supply energy during the precharge operation. The multiplexing of the output of power cell 110 between the two operations of the precharging and running is controlled by digital controller 112. The controller activates capacitor charge circuit 120 by asserting control signals CS1, CS2, CS3 to close charging switches 130, 132, 134 (SCR1, SCR2, SCF3, SCR4) . To select a run operation, controller 112 asserts control signal CS4 to close run switch 136 (SCR5, SCR6) . To execute a precharge operation, controller 112 supplies a 15 KHz sinusoidal input to the power cell input line 111 causing the power cell to produce a corresponding 15 KHz sinusoidal voltage V across terminals 116, 118. Controller 112 next asserts control signal CS1 to close charging switch 130. Upon the closing of switch 130, the 15 KHz current flows in primary coil 138 of step-up transformer 139 and provides a 15 KHz voltage at the output of each of secondary coils 140, 142. Low inductance connections are used on the primary side of transformer 139 (e.g., for lines 116, 118) to minimize parasitic inductance. The voltage generated by secondary coil 140 is applied to high-voltage rectifier 144 which produces a corresponding positive DC voltage across terminals 146, 148. Similarly, the voltage generated by secondary coil 142 is applied to high-voltage rectifier 150 to produce a negative DC voltage across terminals 148, 152. Controller 112 selects a positive precharge voltage by asserting control signal CS2 to close charging switch 132. The voltage V across capacitor 122 accordingly rises to the voltage of rectifier 144 at a rate limited by current limiting resistor 154. To select a negative precharge voltage, controller 112 instead asserts control signal CS3, thereby causing the capacitor voltage to reach the negative level set by the output of rectifier 150. As explained above in connection with Fig. 1, feedback architecture is used to precisely control the magnitude of the capacitor precharge voltage. In this regard, the voltage across capacitor 122 is read by voltage sensing amplifier 156 and converted to digital form by ADC 158. Controller 112 compares the sensed capacitor voltage with a predetermined digital reference voltage stored in the controller's memory. Based on the result of that comparison, controller 112 adjusts the power cell output. Using a dual rate charging scheme, controller 112 brings the capacitor voltage to the desired level. Once capacitor 122 is precharged, controller 112 begins a run operation by asserting control signal CS4 to close run switch 136 and thereby initiate current flow into coil 126. Voltage sensing amplifier 160 reads the voltage across shunt resistor 124 to provide a voltage representative of the coil current. After being converted to digital form by ADC 162, the voltage is compared with a preset digital signal stored in the controller. Controller 112 internally calculates an error signal (V n , Fig. 1) and an appropriate correction signal (V b , Fig. 1) . The appropriate correction signal is then supplied to power cell 110 on input line 111. In this manner, controller 112 implements the operation of run controller 30, charge control circuitry 42, voltage references V Λ and V^, and difference nodes 26, 44 (Fig. 1) . Status monitor 180 provides an operator interface. To minimize the DC offset problems discussed above, both sensing amplifier 160 and ADC 162 should be chosen to minimize DC offset. Further, proper airflow over these components should be provided to minimize temperature variation. Other embodiments are within the following claims,

Claims: Claims 1. Circuitry for generating a magnetic field in a magnetic resonance imaging system, the circuitry comprising: a coil for generating a magnetic field; a capacitive element connected in series with the coil, said coil and capacitive element forming a series resonant circuit having a resonant frequency; a first switch circuit connected in series with said capacitive element, said first switch circuit having an open position in which current through the coil and capacitive element is interrupted and a closed position in which current is permitted to flow; and a power source connected in series with said capacitive element and said first switch circuit. 2. Circuitry for driving a magnetic field- generating coil in a magnetic resonance imaging system, the circuitry comprising: a capacitive element for connection in series with the coil, the coil and capacitive element forming a series resonant circuit having a resonant frequency; a first switch circuit connected in series with said capacitive element, said first switch circuit having an open position in which current through the coil and capacitive element is interrupted and a closed position in which current is permitted to flow; and a power source connected in series with said capacitive element and said first switch circuit. 3. The circuitry of claim 1 or 2 further comprising a second switch circuit connected in parallel with said capacitive element, said second switch having a closed position in which current is shunted around said capacitive element and an open position in which current is permitted to flow into said capacitive element. 4. The circuitry of claim 1 or 2 further comprising a precharging circuit connected to said capacitive element. 5. The circuitry of claim 4 wherein said precharging circuit receives its power from said power source and wherein switches are provided for switching said power source into and out of connection with said precharging circuit. 6. The circuitry of claim 3 further comprising run controller circuitry connected to said first and second switch circuits for selectively opening and closing said switch circuits. 7. The circuitry of claim 6 wherein said run controller circuitry includes means for opening and closing said switch circuits to produce a current pulse comprising at least one sinusoidal segment, said segment consisting of a portion of a first sinusoid of said resonant frequency. 8. The circuitry of claim 7 wherein said sinusoidal segment consists of an integral number of quarter cycles of said first sinusoid of said resonant frequency and wherein each said segment begins and ends at times when the amplitude of said sinusoid is either substantially at zero or substantially at a positive or negative maximum. 9. The circuitry of claim 8 wherein said current pulse further comprises at least one nonsinusoidal segment following said sinusoidal segment and wherein the transition between said sinusoidal segment and nonsinusoidal segment occurs at a time when said first sinusoid is substantially at a positive or negative maximum. 10. The circuitry of claim 8 wherein said pulse further comprises a second said sinusoidal segment following said nonsinusoidal segment, said second sinusoidal segment consisting of an integral number of quarter cycles of a second sinusoid having said resonant frequency and having a maximum amplitude substantially equal to the amplitude at the transition between said nonsinusoidal and second sinusoidal segments. 11. The circuitry of claim 10 wherein said first and second sinusoids have substantially equal maximum amplitudes. 12. The circuitry of claim 11 wherein said nonsinusoidal segment has a substantially constant amplitude substantially equal to said maximum amplitudes of said sinusoidal segments. 13. The circuitry of claim 12 wherein said transitions between said sinusoidal segments and said nonsinusoidal segment occur at times when the voltage across said capacitor is substantially zero. 14. The circuitry of claim 13 wherein said first and second sinusoidal segments each consist of only one quarter cycle of said sinusoid. 15. The circuitry of claim 9 wherein said current pulse comprises only one nonsinusoidal segment. 16. The circuitry of claim 9 wherein said run controller means includes means for controlling said first and second switch circuits to produce said pulse made up of first and second sinusoidal and nonsinusoidal segments, said means comprising means for closing said first switch circuit to initiate current flow, from said capacitive element through said coil, to begin said first sinusoidal segment, means for closing said second switch circuit when the voltage across said capacitive element is substantially zero, to terminate said first sinusoidal segment and initiate said nonsinusoidal segment, means for opening said second switch circuit, after a time delay, to terminate said nonsinusoidal segment and initiate said second sinusoidal segment, and means for opening said first switch circuit when the current through said coil is zero to terminate said second sinusoidal segment. 17. Circuitry for driving a magnetic field- generating coil in a magnetic resonance imaging system, the circuitry comprising: a capacitive element for connection to said coil, said coil and capacitive element forming a resonant circuit having a resonant frequency; a power source connected to said capacitive element; and control circuitry for controlling said power source and capacitive element to produce a current pulse comprising a first sinusoidal segment and a nonsinusoidal segment, said sinusoidal segment consisting of a portion of a first sinusoid of said resonant frequency. 18. The circuitry of claim 17 wherein said sinusoidal segment consists of an integral number of quarter cycles of said first sinusoid of said resonant frequency and wherein each said segment begins and ends at times when the amplitude of said sinusoid is either substantially at zero or substantially at a positive or negative maximum. 19. The circuitry of claim 18 wherein the transition between said sinusoidal segment and nonsinusoidal segment occurs at a time when said first sinusoid is substantially at a positive or negative maximum. 20. The circuitry of claim 18 wherein said pulse further comprises a second said sinusoidal segment following said nonsinusoidal segment, said second sinusoidal segment consisting of an integral number of quarter cycles of a second sinusoid having said resonant frequency and having a maximum amplitude substantially equal to the amplitude at the transition between said nonsinusoidal and second sinusoidal segments. 21. The circuitry of claim 20 wherein said first and second sinusoids have substantially equal maximum amplitudes. 22. The circuitry of claim 21 wherein said nonsinusoidal segment has a substantially constant amplitude substantially equal to said maximum amplitudes of said sinusoidal segments. 23. The circuitry of claim 22 wherein said transitions between said sinusoidal segments and said nonsinusoidal segment occur at times when the voltage across said capacitor is substantially zero. 24. The circuitry of claim 23 wherein said first and second sinusoidal segments each consist of only one quarter cycle of said sinusoid. 25. The circuitry of claim 19 wherein said current pulse comprises only one nonsinusoidal segment. 26. The circuitry of claim 1, 2 or 17 wherein said pulse comprises three segments: a first said sinusoidal segment of quarter cycle duration and rising from zero amplitude to a maximum amplitude, a said nonsinusoidal segment following said first sinusoidal segment and having a substantially constant amplitude substantially equal to said maximum amplitude, a second said sinusoidal segment of quarter cycle duration following said nonsinusoidal segment and falling from said maximum amplitude to zero amplitude. 27. The circuitry of claim 26 wherein said control circuitry includes means for making the transitions between said sinusoidal and nonsinusoidal segments at times when the voltage across said capacitive element is substantially zero. 28. The circuitry of claim 26 wherein said capacitive element and said power source are for connection in series with said coil. 29. A method of generating a magnetic field for magnetic resonance imaging, the method comprising the steps of: (A) connecting ' in series a capacitive element, magnetic field-generating coil, first switch, and power source to form a series resonant circuit having a resonant frequency; (B) storing energy in the capacitive element; (C) closing the first switch to cause the resonant circuit to begin resonating; (D) providing input power from the power source to maintain the amplitude of the resonance; (E) opening the first switch to end the resonance. 30. The method of claim 29 further comprising the steps of: (F) connecting a second switch in parallel with the capacitive circuit, (G) closing the second switch to bypass the capacitor switch after a period of resonance when the voltage across the capacitive circuit is substantially zero and the coil current is substantially at its resonant peak, (H) providing input power from the power circuit for a desired duration, (I) opening the second switch to resume resonance, (J) opening the first switch after a further period of resonance at a time when the coil current is substantially zero. 31. The method of claim 30 wherein the current driven through said coil remains substantially constant during the time said second switch is closed. 32. The method of claim 30 wherein the time interval between closing said first switch and opening said second switch has a duration equal to an integral number of quarter cycles of a sinusoid of said resonant frequency.

Inventors: CRUMP STEPHEN, RZEDZIAN RICHARD, CRUMP, STEPHEN, RZEDZIAN, RICHARD
Applicants: ADVANCED NMR SYSTEMS, ADVANCED NMR SYSTEMS, INC.
Application year: 1991
Main classification: G01R33
IPC codes: A61B5, G01R33