Process for the accomplishment of an ROM memory cell having a low drain capacity and a corresponding ROM memory cell

Abstract: The process provides for the creation of regions of source (5) and drain (6) having different doping, wherein the doping, and thus the capacity, of the drain regions is lower than that of the drain regions.

Description: The present invention relates to a process for manufacturing a ROM memory cell having a low drain capacity. ROM memory cells organized according to the NOR logic are manufactured by first depositing, on a substrate of semiconductor material, a gate complex formed, for example, by a layer of gate oxide-polysilicon-tungsten silicide. There follows an n-implantation, for example of phosphorus, suitable for creating the regions of source and drain, followed by a further n+ implantation, for example of arsenic, of part of the regions of source and drain. After the execution of these operations it is possible to carry out programming of the memory cell, by implanting a dopant of type p, for example boron, which has the effect of raising the voltage threshold of the cell, which passes from a voltage Vt Less 1V for an unprogrammed cell to a voltage Vt=6V for a programmed cell. Due to the large thicknesses of the polysilicon (2000Å) and of the tungsten silicide (2500Å) such implantation of programming dopant requires a high energy, which causes the dopant itself to concentrate in the semiconductor substrate at the n+/substrate junctions of the regions of source and drain. In such a way, while the doping of the junction's n+ side is not altered, that of the substrate, already of the p type, rises considerably. While the high doping of the substrate in the vicinity of the source junction does not create any problems as the source lines are always grounded in the operation of the ROM, the doping of the substrate in the vicinity of the drain junction causes a drain capacity of the programmed cell that is higher than that of the unprogrammed cell: the values measured in the two cases are 2.9fF/bit (unprogrammed cell) and 6.4fF/bit (programmed cell). In particular the drain capacity of the cell is the bit line capacity of the memory which, together with the metallizing resistance, the polysilicon resistance and the word line capacity, determines the total access time of the memory cell. Such unbalance in the capacity between a programmed cell and an unprogrammed cell is unacceptable because it cannot be corrected by means of a circuit: the number of programmed cells in an ROM can vary by as much as 100% (all cells are programmed/no cell is programmed) and this prevents an optimization of the circuit. It is thus appropriate to eliminate or, at least to substantially reduce, this large difference of capacity between a programmed cell and an unprogrammed cell. JP-A-1081360 discloses a process including selected masking of n- doped source and drain regions and then n+ implantation of the unmasked areas in oder to obtain a source region entirely doped with n+ dopant and a drain region doped with n- dopant at its channel side and with n+ dopant in the remaining part. EP-A-0227965 discloses a process including the use of spacers for preventing dopant diffusion from the drain region to the channel. The object of the present invention is to provide a ROM memory cell having a low drain capacity when the cell is programmed. According to the invention such object is attained by means of a process for manufacturing a ROM memory cell having a low drain capacity, as defined in claim 1. A ROM memory cell as defined is claim 2 is thus obtained. In this way, with respect to the known art, there is obtained a reduction of doping in the drain region which has the effect of widening the extension of the depletion region of the corresponding junction which, as is known, depends on the doping of the junction side having the lower doping. The capacity of the drain region is thus reduced together with the overall access time of the cell. The features of the present invention shall be made more evident by an embodiment illustrated as a non-limiting example in the enclosed drawings, wherein: Fig.s 1 to 5 illustrate a succession of steps of the process according to the invention. With reference to Fig. 1, on a semiconductor substrate 1 on which, over a part intended to form the cell's channel region, there has been previously superimposed a gate complex 10 formed, in a way known in itself, by a triple layer of gate oxide-polysilicon-tungsten silicide 2, 3, 4, there is executed an n-implantation, in particular an implantation of phosphorus. With reference to Fig. 2, such n- implantation has the object of creating two regions of source 5 and of drain 6, respectively. On substrate 1, on both sides of the gate complex 10, there are then deposited silicon dioxide spacers 7 (Fig. 3), which cover part of the regions of source and drain. Over the drain region 6 there is subsequently superimposed a resist 8 which extends to partially cover the gate complex 10 (Fig. 4). There is then executed an n+ implantation, for example of arsenic, which, as shown in Fig. 5, creates an n+ doping area 9 inside the source region 5. The cell is now ready for programming, which may be executed conventionally with an implantation of p dopant, for example boron, which determines the rise in the cell's threshold voltage. The presence of a lowly doped drain region 6 allows an appropriate limitation of the drain capacity of the programmed cell.

Claims: Process for manufacturing a ROM memory cell having a low drain capacity, comprising the following steps: a) formation of a gate complex (10) on a part of a substrate (1) of semiconductor material which shall constitute the cell's channel region; b) n- implantation outside said channel region to form n- doped source (5) and drain (6) regions; c) formation of spacers (7) to the sides of said gate complex (10) so that one of them covers a channel-side part of the source (5) region; d) masking of the entire drain region (6) and an adjacent part of the gate complex (10); e) n+ implantation for creating an n+ doped remaining part (9) of said source region (5). ROM memory cell comprising a substrate (1) of semiconductor material, a gate complex (10) superimposed over a channel region of said substrate (1), and ion implanted source (5) and drain (6) regions obtained in said substrate (1) at the sides of said gate complex (10), characterized in that said drain region (6) and a channel-side part of the source region (5) are n- doped and the remaining part (9) of the source region (5) is n+ doped.

Inventors: CAPPELLETTI PAOLO, LUCHERINI SILVIA, VAJANA BRUNO, CAPPELLETTI, PAOLO, LUCHERINI, SILVIA, VAJANA, BRUNO
Applicants: ST MICROELECTRONICS SRL, STMICROELECTRONICS S.R.L.
Application year: 1991
Main classification: H01L27
IPC codes: H01L21, H01L27