Semiconductor integrated circuit device

Abstract: There is disclosed a semiconductor integrated circuit device having: external input signal leads (109A,B) provided outside a semiconductor chip (201); a power supply lead (108) provided outside the semiconductor chip (201); a first electrode (104A) connected to an internal circuit (102A) on the semiconductor chip (201), and arranged close to the external input signal lead (109A), wherein when the circuit (102A) is caused to be operative, the first electrode (104A) is connected to the external input signal lead (109A); and a second electrode (105A) connected to the first electrode (104A) on the semiconductor chip (201), and arranged close to said power supply lead (108), wherein when the circuit (102A) is not caused to be operative, the second electrode (105A) is connected to the power supply lead (108). This invention is also applicable to a device where there are provided a plurality of internal circuits (102a, 102b). In this case, a plurality of the first electrodes (104a, 104b) drawn out from the internal circuits (102A,102B) are arranged close to the external input signal lead (109A,109B), and a plurality of the second electrodes (105a, 105b) similarly drawn out from the internal circuits (102A,102B) are arranged close to the power supply lead (108).

Description: BACKGROUND OF THE INVENTION This invention relates to a semiconductor integrated circuit device, and more particularly to a device capable of exhibiting different functions by the same semiconductor chip. In general, in semiconductor integrated circuit devices, there are instances where non-connection (NC) terminals which are not connected to the circuit in the semiconductor chip exist. Such a device having an optional internal circuit with an NC signal terminal is known from JP-A-63 040 958. In such a case, with a view to adding a new function or functions to semiconductor integrated circuits with implementation of semiconductor integrated circuits of a multi-functional structure, there have been many occations where NC terminals are used as a terminal for inputting an external signal. In such a case, in order not to invite lowering of productivity, even in the case where a new function is added, it is necessary to maintain the fundamental function conventionally given as it is, thus to ensure compatibility. In the case where a NC terminal is used as the electrode for inputting an external signal and the internal circuit is not used, if that NC terminal is brought into a floating state, there is the possibility that an erroneous operation of the internal circuit may take place. Accordingly, it is required to hold the NC terminal at a positive or negative power supply potential. For this reason, in the conventional devices, in the case where an internal circuit is formed with a view to adding a new function in the semiconductor chip of the package, when this internal circuit is used, a lead for inputting an external signal is connected to an electrode drawn out from the internal circuit for the purpose of inputting an external signal. In this case, when this internal circuit is not used, it is necessary to connect that external signal input electrode to a power supply terminal provided outside the chip so that a potential on the external signal input electrode is not placed in a floating state. Accordingly, it is necessary that the electrode is provided at a position close to the power supply terminal. For this reason, internal wiring is required. However, since a semiconductor manufacturing mask is required in order to form such an internal wiring, two kinds of masks must be prepared in connection the case where the internal circuit is caused to be operative and the case where the internal circuit is not caused to be operative. Thus, there result increased cost and lowered productive efficiency. Further, it is conceivable to take a measure to connect the internal circuit and one external signal input electrode to further connect the external signal input terminal and an external signal input lead, or to connect the external signal input electrode and a power supply lead. However, in this case, it is required that the external signal input lead and the power supply lead are adjacent to each other, and that the external signal input electrode is provided in the vicinity of these leads. This results in the problem that the circuit design and the chip layout design are greatly restricted. SUMMARY OF THE INVENTION Accordingly, an object of this invention is to provide a semiconductor integrated circuit device which is capable of attaining reduced cost and improved productivity, and which is of,a structure such that the circuit design and the layout design of the chip are not restricted. According to the present invention, there is provided a semiconductor integrated circuit device according to claim 1. A preferred embodiment is listed in claim 2. In accordance with this invention, since there are provided first and second electrodes close to an external signal input lead and a power supply lead, respectively, when the circuit is caused to be operative, the first electrode and the external signal input lead are connected. Thus, a signal is inputted from the external to the circuit. In contrast, when the circuit is not caused to be operative, the second electrode connected to the first electrode and the power supply lead are connected. As a result, a potential on the first electrode is held at a power supply potential. Thus, an erroneous operation is prevented. Since selection of functions is carried out by changing the connection relationship between the electrodes and the leads without affecting the internal wiring of the semiconductor chip by any means in a manner stated above, it is sufficient to use a single kind of a semiconductor manufacturing mask for this purpose. In addition, by providing a potential fixing electrode, there is no inconvenience such that the circuit design and the layout design are restricted by the positional relationship of the power supply lead and the external signal input lead. BRIEF DESCRIPTION OF THE DRAWINGS In the accompanying drawings, FIG. 1 is a block diagram showing the configuration of a semiconductor integrated circuit device according to an embodiment of this invention, FIG. 2 is a connection diagram showing the state where the internal circuit is used in FIG. 1, FIG. 3 is a connection diagram showing the state where no internal circuit is used in FIG. 1, and FIG. 4 is a block diagram showing the configuration of a semiconductor integrated circuit device according to another embodiment of this invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of this invention will now be described with reference to the attached drawings. Initially referring to FIG. 1, there is shown the configuration of a semiconductor integrated circuit device according to an embodiment. An internal circuit 102 newly added is connected to an external signal input electrode 104 by way of an internal wiring 103, and the external signal input electrode 104 is connected to a potential fixing electrode 105. The external signal input electrode 104 is provided close to an external signal input lead 109, and the potential fixing electrode 105 is provided close to a power supply lead 108 and adjacently to a power supply electrode 106. The power supply electrode 106 is connected to the power supply lead 108 by means of a bonding wire 107, and serves to deliver a power to respective circuits in a semiconductor chip 101. In the case where the internal circuit 102 is caused to be operative, as shown in FIG. 2, the external signal input electrode 104 and the external signal input lead 109 are connected by means of a bonding wire 110, and the potential fixing electrode 105 is not connected to any lead. In contrast, in the case where the internal circuit 102 is not caused to be operative, as shown in FIG. 3, the external signal input electrode 104 is not connected to any lead, and the potential fixing electrode 105 is instead subjected to double bonding to the power supply lead 108 together with the power supply electrode 106 by using a wire 111. Thus, a potential on the external signal input electrode 104 is fixed at a power supply potential, and is not therefore brought into a floating state. As a result, an erroneous operation of the internal circuit 102 is prevented. As described above, in accordance with this embodiment, by changing designation of the connecting portion of the wire bonding, it is possible to easily make selection of functions. Further, since the wiring 103 in the semiconductor chip 101 is fixed, it is sufficient to use a single kind of a semiconductor manufacturing mask for this purpose. Accordingly, it is possible to deliver many kinds of products by using single semiconductor chip 101 without addition of mask. Thus, reduced manufacturing cost and improved productivity can be attained. In addition, by providing the potential fixing electrode, the degree of freedom in design can be ensured irrespective of the positions of the external signal input lead and the power supply lead. It should be noted that the above-described embodiment is only an example, and therefore this invention may be applied to other devices. For example, this invention may be applied not only to the device provided with one internal circuit newly added but also to the device provided with two internal circuits newly added or more. The device shown in FIG. 4 includes two internal circuits 102a and 102b. In this case, for every respective internal circuit 102a and 102b, external signal input electrodes 104a and 104b, and potential fixing electrodes 105a and 105b are provided. The internal circuit 102a, the external signal input electrode 104a, and the potential fixing electrode 105a are connected by using an internal wiring 103a. Further, the internal circuit 102b, the external signal input electrode 104b and the potential fixing electrode 105b are connected by using an internal wiring 103b. The external signal input electrode 104a is provided close to the external input lead 109a for delivering a signal to be inputted to the internal circuit 102a, and the external signal input electrode 104b is provided close to the external input lead 109b for delivering a signal to be inputted to the internal circuit 102b. In addition, the potential fixing electrodes 105a and 105b are both positioned at the portions adjacent to the power supply electrode 106, respectively. As described above, in this embodiment, there is employed an arrangement such that wire bonding can be implemented to any one of the external signal input lead and the potential fixing lead independently every respective internal circuits 102a and 102b. For example, in the case where the internal circuit 102a is used and the internal circuit 102b is not used, the external signal input electrode 104a and the external signal input lead 109a are connected, and the potential fixing electrode 105b and the power supply lead 108 are connected. Thus, only by changing the designation of the connection of the wire bonding, it is possible to carry out selection of functions. As described above, in accordance with this invention, in the case of operating a newly added circuit, the first electrode and the external signal input lead are connected so that a signal is inputted to the circuit. In contrast, in the case of allowing the circuit to be inoperative, the second electrode connected to the first electrode and the power supply lead are connected so that a potential on the first electrode is held at a power supply potential to prevent an erroneous operation of the circuit. Accordingly, selection of functions can be carried out by using a single kind of semiconductor manufacturing mask without affecting the internal wiring of the semiconductor chip by any means. Thus, reduced cost and improved productivity can be attained.

Claims: A semiconductor integrated circuit device comprising: a semiconductor chip (101) containing internal circuits and at least one optional internal circuit (102); a signal lead (109) provided outside said semiconductor chip for inputting an external input signal; a power supply lead (108) provided outside said semiconductor chip; a first electrode (104) formed on said semiconductor chip, connected to said optional internal circuit (102), and arranged close to said signal lead (109); a power supply electrode (106) formed on said semiconductor chip for delivering power to said internal circuits, arranged close to said power supply lead (108), and connected to said power supply lead by a bonding wire (107); and a second electrode (105) formed on said semiconductor chip adjacent to said power supply electrode (106) and connected by a wiring on said semiconductor chip to said first electrode (104); wherein either said first electrode (104) is connected by a bonding wire (110) to said signal lead (109) or said second electrode (105) is connected by a bonding wire (111) to said power supply lead (108). A semiconductor integrated circuit device as set forth in claim 1, wherein there is provided a plurality of optional internal circuits (102a, 102b), each one being provided with a first electrode (104a, 104b) connected to said respective optional internal circuit and being arranged close to a respective signal lead (109a, 109b) for inputting an external input signal and with a second electrode (105a, 105b) being connected to said respective first electrode and being arranged adjacent to said power supply electrode (106).

Inventors: OHSHIMA SHIGEO, TOKONAMI KATSUJI, OHSHIMA, SHIGEO, TOKONAMI, KATSUJI
Applicants: TOSHIBA KK, TOSHIBA MICRO ELECTRONICS, KABUSHIKI KAISHA TOSHIBA, TOSHIBA MICRO-ELECTRONICS CORPORATION
Application year: 1991
Main classification: H01L23
IPC codes: H01L23, H01L21