Image formation apparatus

Abstract: An image processing apparatus includes a first delay generation circuit, requiring no high-frequency clocks, for obtaining a pixel formation start timing signal from a digital input signal, a second delay generation circuit, requiring no high-frequency clocks, for obtaining a pixel formation end timing signal from the digital input signal, and a unit for obtaining a pixel formation interval signal from the pixel formation start and end timing signals.

Description: BACKGROUND OF THE INVENTION The present invention relates to an image formation apparatus and, more particularly, to an image formation apparatus capable of reproducing a high-quality halftone image. The following typical conventional halftone reproduction methods are available: (1) A so-called pulse width modulation method is disclosed in U.S.Patent No. 4,800,442 wherein digital input image data is D/A-converted, and the converted analog signal is compared with a reference triangular wave signal by an analog comparator to control an ON/OFF time of a laser, thereby reproducing a halftone image. In addition, U.S.Patent No. 4,384,297 discloses a method of causing a digital comparator to determine an ON/OFF timing of a laser. (2) According to another conventional halftone reproduction method, the resolution of a printer itself is increased to perform dither processing of digital input image data with a clock having a frequency higher than a pixel clock for forming one pixel of the printer, thereby reproducing a halftone image. In the conventional method (1) using the analog comparator, the offset value of the reference triangular wave signal and the gain of the D/A converter must be adjusted, and adjustment operations are cumbersome, resulting in inconvenience. In the conventional method (1) using the digital comparator and the conventional method (2), when the number of gray scale levels is to be increased, the frequency of the clock used in the digital comparator or the dither processing is increased. This results in added expense and is limited by the operating speed of the circuit elements. For these reasons, the number of gray scale levels cannot be increased greatly. In order to obtain a high-gradation image with a low circuit cost and a low operating speed, the number of lines (resolution) constituting an image must be reduced. If the frequency for forming one pixel is 5 MHz and the gray scale count is 256, dither processing must be performed at a period of about 78 psec (picoseconds). For this reason, this processing cannot be realized even if general-purpose ECL (Emitter-Coupled Logic) elements are used. It is a concern of the present invention to provide an image formation apparatus which reduces the conventional drawbacks described above. In accordance with the present invention there is provided an image processing apparatus as set out in claim 1 and an image processing method as set out in claim 8. Other features and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments in conjunction with the accompanying drawings, in which: Fig. 1 is a block diagram showing a schematic arrangement of an image processing apparatus according to an embodiment of the present invention; Fig. 2 is a timing chart showing operating timings of image transfer between a host computer and an image formation apparatus; Fig. 3 is a block diagram showing a detailed arrangement of the first embodiment of an image formation timing control block; Fig. 4 is a timing chart showing an operation of the image formation timing control block shown in Fig. 3; Fig. 5 is a timing chart showing image formation timing signals corresponding to input image data values; Fig. 6 is a graph showing γ conversion; Figs. 7 to 12 show another embodiment of the present invention; Fig. 13 is a block diagram showing the second embodiment of the image formation timing control block; Fig. 14 is a timing chart showing an operation of the image formation timing control block shown in Fig. 13; Fig. 15 is a timing chart for explaining an operation for causing a second delay generating means to operate at a speed twice that of a first delay generating means; Fig. 16 is a block diagram showing a modification of the second embodiment of the image formation timing control block; Fig. 17 is a block diagram showing a detailed arrangement of still another embodiment of the image formation timing control block; Fig. 18 is a timing chart showing an operation of the image formation timing control block shown in Fig. 17; Fig. 19 is a timing chart of image formation timing signals corresponding to input image data values; Fig. 20 is a block diagram showing a detailed arrangement of still another embodiment of the image formation timing control block; Fig. 21 is a block diagram showing a detailed arrangement of still another embodiment of the image formation timing control block of the image formation apparatus shown in Fig. 1; Fig. 22 is a timing chart showing an operation of the image formation timing control block shown in Fig. 21; and Fig. 23 is a block diagram showing a detailed arrangement of still another embodiment of the image formation timing control block. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS <Description of Schematic Arrangement of Image Formation Apparatus> Fig. 1 is a block diagram showing a schematic arrangement according to an embodiment of the present invention. Referring to Fig. 1, a host computer 101 controls an image formation apparatus 102. For example, digital image data read by an image scanner is temporarily stored in a memory 101a in the host computer 101 and is subjected to image processing such as "window" processing and "move" processing. The processed data " is transmitted to the image formation apparatus 102. An image memory control block 103 temporarily stores the digital image data transmitted from the host computer 101. In this embodiment of the image formation apparatus, the image memory control block 103 has a double line buffer arrangement and performs one-main-scan synchronization during image transfer between the host computer 101 and the image formation apparatus 102. An operation timing of image transfer is shown in Fig. 2. Referring to Figs. 1 and 2, an image transfer clock VCLK is used to transmit image data from the host computer 101 to the image formation apparatus 102. A sub-scan sync signal LSYNC is used in the image formation apparatus 102. A vertical image valid signal VE represents a valid area of a one-page image. A horizontal image valid signal HE represents an image valid area of one main-scan cycle. A communication line 120 is used to transmit commands from the host computer 101 to the image formation apparatus 102 and status signals from the image formation apparatus 102 to the host computer 101. A communication control block 104 is used to cause the host computer 101 to communicate with the image formation apparatus 102. Image data is transmitted through a transmission line 130. Referring to Fig. 1, a CPU 105 performs a series of control sequences of the image formation apparatus 102. A ROM 106 stores programs for executing the control sequences. A working RAM 107 is required to execute the control sequences. An image formation timing control block 108 will be described in detail later. An image formation block 109 controls a laser light source, a laser driver, a photosensitive drum, a transfer drum, and the like, all of which are associated with an electrophotographic process. A main-scan control block 110 generates a control signal for a polygonal scanner for performing laser scanning, and a BD (Beam Detect) signal representing one main-scan cycle start. A sub-scan control block 111 controls paper feed and rotation of the photosensitive drum, the transfer drum, and the like. A sequence timing signal generation circuit 112 generates timing signals for the series of control sequences of the image formation apparatus 102. The image formation apparatus 102 also includes a data bus 140, an address bus 150, and timing signal lines 160. <First Embodiment of Image Formation Timing Control Block> (1) (Arrangement) Fig. 3 is a block diagram showing an arrangement of the image formation timing control block 108 in the image formation apparatus 102. The image formation timing control block 108 includes a latch circuit A 301 (an output from the latch circuit A is "Video"), a multiplexer (MPX) 302, a RAM 303, a latch circuit B 304 (an output from the latch circuit B is "Video""), and a buffer circuit 305. The latch circuit A 301 latches image data (Video) transmitted from the image memory control block 103. The RAM 303 stores a table for performing γ conversion for matching γ characteristics of the input image data with output characteristics of a printer. The multiplexer 302 switches address information applied to the RAM 303 when the CPU 105 sets γ conversion data in the RAM 303 and when γ conversion data is selected in accordance with the value of the signal Video' during image formation. The buffer circuit 305 electrically connects or disconnects the data bus 140 of the CPU 105 to or from the input/output bus of the RAM 303. The latch circuit B 304 latches data output from the γ conversion RAM 303 during image formation. The image formation timing control block 108 also includes an image formation timing signal generation circuit 306, a delay amount calculation circuit 307, and a level conversion circuit A 308. The image formation timing signal generation circuit 306 receives the signal Video" and generates timing signals for dividing a formation interval of one pixel into a plurality of blocks in accordance with the densities to perform image formation on the basis of the value of the signal Video". The delay amount calculation circuit 307 calculates a delay time amount corresponding to the signal Video" on the basis of the pixel division timing signals generated by the image formation timing signal generation circuit 306. The level conversion circuit A 308 converts a TTL-level electrical signal as an output of the image formation timing signal generation circuit 306 into an ECL-level electrical signal. The image formation timing control block 108 further includes a delay generation circuit A 309, a delay generation circuit B 310, a flip-flop 311, a level conversion circuit B 312, and a timing generation circuit 313. The delay generation circuit A 309 and the delay generation circuit B 310 receive a start trigger signal S-TRG and an end trigger signal E-TRG as outputs from the level conversion circuit A 308, perform delay operations by a predetermined delay time set by the delay amount calculation circuit 307, and generate pulse signals S-CLK and E-CLK, respectively. In this embodiment of the image formation apparatus, each delay generation circuit comprises a digital programmable delay generator such as an AD9500. The AD9500 includes a D/A converter for converting input data into an analog signal and a ramp generator for generating a ramp signal synchronized with a trigger signal. The level of the ramp signal is compared with that of the D/A-converted analog signal to generate a timing signal in accordance with an input data level. When this delay generator is used, a clock having a frequency higher than a sampling frequency need not be used. The flip-flop (the pulse signals S-CLK and E-CLK are wired-OR) 311 receives the signals S-TRG, E-TRG, S-CLK, and E-CLK to generate a signal having a predetermined pulse width. The level conversion circuit B 312 converts an ECL-level output from the flip-flop 311 into a TTL-level signal. The timing generation circuit 313 generates operation timing signals for the image formation timing control block 108. (2) (Description of Operation of Image Formation Timing Control Block) An operation of the image formation timing control block 108 will be described with reference to Figs. 3, 4, 5, and 6. Fig. 4 is a timing chart showing an operation of the image formation timing control block 108. Fig. 5 is a timing chart showing output timings of the signals S-TRG and E-TRG obtained by level-converting an output signal from the image formation timing signal generation circuit 306 in response to a digital input image by means of the level conversion circuit A 308. Fig. 6 is a graph showing γ conversion. Referring to Fig. 6, an axis x of abscissa represents digital input image data (i.e., Video' in Figs. 3 and 4), and an axis y of ordinate represents γ-converted digital image data (i.e., Video" in Figs. 3 and 4). Signals Video' having values of 0 to Ax, Ax to Bx, Bx to Cx, and Cx to Dx are γ-converted into signals Video" having values of 0 to Ay, Ay to By, By to Cy, and Cy to Dy by the RAM 303 in Fig. 3, respectively. Note that the contents of the RAM 303 can be set by the CPU 105, and the γ conversion table can be easily updated. Referring to Fig. 5, a clock signal  is used to form one pixel. A clock signal 8 is used to divide one pixel into eight equal portions using a center a of the pixel formation as a reference. The clock signal 8 has a frequency eight times that of the clock signal . (A), (B), (C), and (D) show output timings of the signals S-TRG and E-TRG upon level conversion by means of the image formation timing signal generation circuit 306 in accordance with the values of the signal Video": (A) when Video" is 0 to Ay; (B) when Video" is Ay to By; (C) when Video" is By to Cy; and (D) when Video" is Cy to Dy. An image formation operation will be described with reference to mainly Fig. 4. The digital image data Video sent from the image memory control block 103 is latched by the latch circuit A 301 at a leading edge of the clock signal , and the signal Video' is input to the RAM 303 as an address input. At this time, the MPX 302 selects an output from the latch circuit A 301. The RAM 303 receives the signal Video' and outputs γ-converted data. This γ-converted data is latched (Video") by the latch circuit B 304 at a leading edge of the clock signal . The image formation timing signal generation circuit 306 receives the signal Video" at a leading edge of a signaL V-LATCH and generates the signals S-TRG and E-TRG at one of the timings (A), (B), (C), and (D) in Fig. 5 in accordance with the value of the signal Video" (in the operation of Fig. 4, the timing is (B)). The delay amount calculation circuit 307 receives the signal Video" at the leading edge of the signal V-LATCH and calculates delay time amounts S-DATA and E-DATA from the signals S-TRG and E-TRG generated by the image formation timing signal generation circuit 306 in accordance with the value of the signal Video" (in the case of Fig. 4, the these delay time amounts are t1 and t2). The values corresponding to t1 and t2, i.e., S-DATA and E-DATA, are input to the delay generation circuit A 309 and the delay generation circuit B 310 in accordance with the signals S-LATCH and E-LATCH output from the image formation timing signal generation circuit 306. Note that the signals S-LATCH, E-LATCH, S-DATA, and E-DATA are TTL-level signals, and the signals S-TRG and E-TRG are ECL-level signals. The delay amount calculation circuit 307 comprises, e.g., a RAM, and its delay time amount may be obtained by table conversion processing and set by the CPU 105. Alternatively, the RAM 303 may have a table conversion processing function, and a value corresponding to t1 or t2 is output from the RAM 303 by utilizing condition t1 + t2 = t (where t is a period of a divided block). The readout value is supplied to the delay amount calculation circuit 307, and the other value may be calculated. The delay generation circuit A 309 and the delay generation circuit B 310 start counting in response to the signals S-TRG and E-TRG as trigger signals, and generate pulse signals S-CLK and E-CLK upon counting of the times t1 and t2, respectively. The flip-flop 311 receives the signals S-TRG, E-TRG, S-CLK, and E-CLK and generates a signal LON having a time width tw in Fig. 4 (i.e., a density signal corresponding to a point P in Fig. 6). The signal LON is converted from the ECL level to the TTL level (LON signal), and the TTL-level signal LON drives a laser driver (not shown), thereby controlling the density of an image formed during an ON period of the laser driver. As described above, according to this embodiment, by using the digital programmable delay generator (AD9500 in this embodiment), the following effects are obtained: (1) the ON/OFF time of the laser can be controlled to express a halftone image without controlling the offset and gain which are unique to an analog circuit; (2) a halftone image can be expressed without greatly increasing an operating frequency of the circuit and greatly decreasing the number of reproducible lines (resolution); and (3) since γ-conversion processing is variable, density correction of the image formation apparatus can be controlled by the host computer. In addition to the above effects, as concomitant effects: (4) since one pixel is roughly divided into large blocks, and each block is further divided into small portions in order to form one pixel, the number of gray scale levels can be easily increased; and (5) a desired density region can be precisely reproduced in accordance with the arrangement in effect (4) described above. <Second Embodiment of Image Formation Timing Control Block> (1) (Arrangement) Fig. 13 is a block diagram showing the second embodiment of an image formation timing control block 108 in an image formation apparatus 102. Referring to Fig. 13, components 301' to 305' have the same functions as those of the components 301 to 305. More specifically, the image formation timing control block 108 includes a latch circuit A 301' (an output from the latch circuit A is "Video"'), a multiplexer (MPX) 302', a RAM 303', a latch circuit B 304' (an output from the latch circuit B is "Video""), and a buffer circuit 305'. The latch circuit A 301' latches image data (Video) transmitted from the image memory control block 103. The RAM 303' stores a table for performing γ conversion shown in Fig. 6. The multiplexer 302' switches address information applied to the RAM 303' when the CPU 105 sets γ conversion data in the RAM 303' and when γ conversion data is selected in accordance with the value of the signal Video' during image formation. The buffer circuit 305' electrically connects or disconnects the data bus 140 of the CPU 105 to or from the input/output bus of the RAM 303'. The latch circuit B 304' latches data output from the γ conversion RAM 303' during image formation. The image formation timing control block 108 also includes a delay amount calculation circuit A 306', a delay generation circuit A 307', a level conversion circuit A 308', a trigger signal selection circuit 309', a delay generation circuit B 311', and a delay generation circuit C 312'. The delay amount calculation circuit A 306' receives the signal Video" and calculates a delay time amount corresponding to a target density for a time interval from generation of a signal TRG representing the start of a one-pixel formation interval to generation of a pixel start trigger signal S-TRG representing the start of pixel formation, on the basis of the value of the signal Video". The delay generation circuit A 307' receives an output from the delay amount calculation circuit A 306', delays by a time from the signal TRG in correspondence with a predetermined density, and generates a signal S-TRG. The level conversion circuit A 308' converts a TTL-level signal into an ECL-level signal. The trigger signal selection circuit 309' receives the signal S-TRG to select to which one of the delay generation circuit B 311' and the delay generation circuit C 312' a trigger signal is to be supplied. The image formation timing control block 108 further includes a delay amount calculation circuit B 310', a flip-flop 313', a level conversion circuit B 314', and a timing generation circuit 315'. The delay amount calculation circuit B 310' calculates a delay time amount corresponding to a target density from generation of the signal S-TRG to generation of a clock CLK-A or CLK-B representing the end of pixel formation. The delay generation circuit B 311' and the delay generation circuit C 312' receive an output from the delay amount calculation circuit B, perform delay operations from the signal S-TRG in accordance with a predetermined density, and generate the clock CLK-A or CLK-B. The flip-flop 313' receives the signals S-TRG, CLK-A, and CLK-B and generates a pixel signal having a pulse width corresponding to the predetermined density. The level conversion circuit B 314' converts the ECL-level signal into the TTL-level signal. The timing generation circuit 315' generates operation timings of the image formation timing control block 108. (2) (Description of Operation of Image Formation Timing Control Block) An operation of the image formation timing control block 108 will be described with reference to Figs. 13, 14, and 15. Fig. 14 is a timing chart showing an operation of the image formation timing control block 108, and Fig. 15 is a view for explaining an operation for causing a second delay generating means to operate at a speed twice that of a first delay generating means. The digital image data Video transmitted from an image memory control block 103 is latched by the latch circuit A 301' at a leading edge of a clock  for forming one pixel. A signal Video' is supplied to the RAM 303 as an address input (in this case, the MPX 302' selects an output from the latch circuit A). The RAM 303' receives the signal Video' and outputs γ-converted data. This γ-converted data is latched (Video") by the latch circuit B 304' at a leading edge of the clock signal . The delay amount calculation circuit A 306' receives the signal Video" and calculates a delay time amount corresponding to t1 (or t3) in Fig. 14. The calculated delay time amount is input to the delay generation circuit A 307'. The delay generation circuit A 307' latches an output from the delay amount calculation circuit A 306' in accordance with a signal LATCH in Fig. 14 and then receives a signal TRG synchronized with the clock signal  for forming one pixel. The delay generation circuit A 307' generates a signal S-TRG upon a lapse of the time t1 (or t3) in Fig. 14. Note that the signals LATCH and the output from the delay generation circuit A 307' may be TTL-level signals, respectively. The delay amount calculation circuit B 310' receives the signal Video", calculates a delay time amount corresponding to t2 (or t4) shown in Fig. 14, and supplies it to the delay generation circuits B311' and C312'. The delay generation circuit B 311' latches an output signal (i.e., a value corresponding to t2) at a timing of a signal LATCH-A in Fig. 14. The delay generation circuit C312' latches an output signal (i.e., a value corresponding to t4) from the delay amount calculation circuit B 310' at a timing of a signal LATCH-B in Fig. 14. Note that the signals LATCH-A and LATCH-B and the output signal from the delay amount calculation circuit B 310' may be TTL-level signals, respectively. Signals S-TRG are supplied to the delay generation circuits B 311' and C 312' by the trigger signal selection circuit 309' every other pixel in response to a signal T-SEL synchronized with a signal TRG. When predetermined times t1 and t3 from the signals S-TRG elapse, the delay generation circuits B 311' and C 312' generate signals CLK-A and CLK-B, respectively. As shown in Fig. 15, assume that one period of the one-pixel formation interval clock  is divided into 16 blocks to perform a density expression, and that a pulse signal having a pulse width of 4 blocks with respect to a center a of the pixel is generated, the signals S-TRG and CLK-A (or CLK-B) are generated at the fourth block from the center a of the pixel. When the signal S-TRG is, however, used as a reference, the signal CLK-A (or CLK-B) must be generated at the eighth block from the signal S-TRG. That is, the delay generation circuits A 307', B 311', and C 312' have the same delay step division count because they use the same type of components. The delay generation circuits B 311' and C 312' are operated at a speed twice that of the delay generation circuit A 307' (i.e., a delay time amount per step is doubled). A pulse width can be generated for an object with reference to the center a of the pixel. The flip-flop 313' receives the signals S-TRG, CLK-A, and CLK-B and generates a signal LON' having a predetermined pulse width (tw1 or tw2) corresponding to a predetermined density, as shown in Fig. 14. The signal LON' is converted from an ECL level to a TTL level (signal LON) by the level conversion circuit B 314' and drives a laser driver (not shown), so that the density of an image to be formed is controlled by a laser driver drive time. As described above, according to this embodiment, by using a digital programmable delay generator (AD9500 in this embodiment) without using a high-frequency clock, it is possible to (1) control an ON/OFF time of a laser without controlling the offset and gain values unique to an analog circuit so as to express a halftone image and (2) express a halftone image without greatly increasing an operating frequency of the circuit and greatly decreasing the number of lines to be reproduced (i.e., a resolution). In addition, it is possible to (3) cause the host computer to perform density correction of the image formation apparatus because γ conversion processing is variable. [Another Embodiment] Figs. 7 to 12 and Fig. 16 show another embodiment of the image formation apparatus. (1) Referring to Fig. 7, a general interface control block 701 comprises, e.g., an SCSI, an RS232C or a bidirectional Centronic interface. A page memory 702 stores multivalue image data of one page. Other arrangements are the same as those in the embodiments of Fig. 1 or 2. That is, in the interfaces described with reference to the first and second embodiments, although an image data transmission rate must be higher than an image formation rate of the image formation apparatus 102, an arrangement in Fig. 7 allows connection between the image formation apparatus 102 and a host computer 101 having a lower data transmission rate. (2) An arrangement shown in Fig. 8 includes an expansion circuit 801 and a memory 802. In the arrangement of the embodiment of Fig. 7, a data transmission time between the host computer 101 and the image formation apparatus 102 is long, multivalue image data is compressed by the host computer 101 beforehand, and the compressed data is transmitted to the image formation apparatus 102, thereby shortening the data transmission time. The image formation apparatus 102 receives the compressed data, and the compressed data is expanded by the expansion circuit 801. The expanded data is temporarily stored in the memory 802. The memory 802 comprises a line buffer memory or a page memory in accordance with an expansion rate of the expansion circuit 801. (3) Fig. 9 shows a modification of the first embodiment. This modification includes delay generation circuits C 901 and D 902 having the same arrangement as that of the delay generation circuits A 309 and B 310. In the first embodiment, as shown in Fig. 1, one pixel is divided into eight portions in synchronism with the clock 8 having a frequency eight times that of the clock  for forming one pixel, thereby generating timing signals for forming a pixel. In the arrangement of Figs. 9 and 10, since the delay generation circuits C 901 and D 902 are used, timing signals for forming a pixel are generated in synchronism with the clock  for forming one pixel. More specifically, referring to Fig. 10, in order to generate the signals S-TRG and E-TRG shown in Fig. 5, signals S-TRG' and E-TRG' synchronized with the clock  are generated, and values S-DATA' and E-DATA' corresponding to delay times t3 and t4 from the signals S-TRG' and E-TRG' to the signals S-TRG and E-TRG are set in the delay generation circuits C (901) and D (902), respectively. Note that signals S-LATCH' and E-LATCH' are generated at the same timings as those of the signals S-LATCH and E-LATCH, respectively. (4) In the first and second embodiments, the laser is controlled in accordance with one-bit laser ON/OFF information. However, the laser power may be controlled by three values (i.e., OFF, level 1, and level 2). According to this method, if the delay generation circuits A 309 and B 310 are replaced with a delay circuit block 1201 arranged to select (a selector 1203) an output from a delay line 1202 constituted by an inductance of Fig. 12, each of M equal blocks constituting one pixel is divided into N blocks by the delay circuit blocks 1201, and the method is combined with the method for controlling the laser power by the three values, the gradation characteristic can be increased to some extent without largely increasing the value N. (5) In the second embodiment, the pixel formation end timing signal is generated every other pixel by using the delay generation circuits B 311' and,C 312' due to the following reason. The delay generation circuit used (e.g., the digital programmable delay circuit AD9500) comprises a ramp signal generator and a D/A converter (DAC). The ramp signal generator is operated in response to a trigger signal. When a ramp signal coincides with an output signal from the DAC, a delay signal is output. In the second embodiment, processing is performed every other pixel in association with the settling time of the DAC. In an arrangement of Fig. 16, however, only one delay generation circuit for generating a pixel formation end timing signal is required. Referring to Fig. 16, a DAC 801' receives an output from a delay amount calculation circuit 2 and converts it into an analog signal. A sample/hold circuit (S/H) 802' samples and holds the analog output from the DAC 801'. The output of the S/H 802 is connected to an offset control terminal of a delay generation circuit D811' (e.g., AD9500), and the function of the internal DAC in the AD9500 is performed by the DAC 801' (in this case, the input to the internal DAC in the AD9500 is forcibly set to "0"). With the above arrangement, the output from the DAC 801' is sampled and held at a timing of the signal S-TRG. Even if the data in the DAC 801' is updated at a timing of the signal LATCH, the pixel formation end timing signal is output after a predetermined period of time. Note that a signal CLK in Fig. 16 is a pixel formation end timing signal output at the same timing as those of the signals CLK-A and CLK-B in Fig. 14. [Still Another Embodiment] An operation of still another embodiment of the image formation timing control block 108 having the above arrangement will be described with reference to Figs. 17, 18, and 19. Fig. 18 is a timing chart showing an operation of an image formation timing control block 108, Fig. 19 is a timing chart showing output timings of signals S-TRG and E-TRG obtained by converting the level of an output signal from an image formation timing signal generation circuit 306 by a level conversion circuit 1 (308), and Fig. 6 is a graph showing γ conversion as in the first embodiment. Referring to Fig. 19, a clock signal  is a signal for forming one pixel, and a clock signal 8 is a signal for dividing one pixel into eight portions with respect to a center a of pixel formation and has a frequency eight times that of the clock signal . (A), (B), (C), and (D) show output timings of the signals S-TRG and E-TRG upon level conversion by means of the image formation timing signal generation circuit 306 in accordance with the values of the signal Video": (A) when Video" is 0 to Ay; (B) when Video" is Ay to By; (C) when Video" is By to Cy; and (D) when Video" is Cy to Dy. The final pixel width is increased when the condition is changed in an order of (A) to (D). Since the pixel width obtained by the leading edge intervals of the signals S-TRG and E-TRG is determined, density correction of one pixel is performed in accordance with γ-conversion table parameters described above. An image formation operation will be described with reference to mainly Fig. 4. Digital image data Video sent from an image memory control block 103 is latched by the latch circuit 1 (301) at a leading edge of the clock signal , and a signal Video' is input to a RAM 303 as an address input (at this time, a MPX 302 selects an output from the latch circuit A 301). The RAM 303 receives the signal Video' and outputs γ-converted data. This γ-converted data is latched (Video") by a latch circuit 2 (304) at a leading edge of the clock signal . The image formation timing signal generation circuit 306 receives the signal Video" at a leading edge of a signaL V-LATCH and generates the signals S-TRG and E-TRG at one of the timings (A), (B), (C), and (D) in Fig. 19 in accordance with the value of the signal Video" (in the operation of Fig. 18, the timing is (B)). A delay amount calculation circuit 307 receives the signal Video" at the leading edge of the signal V-LATCH and calculates delay time amounts S-DATA and E-DATA from the signals S-TRG and E-TRG generated by the image formation timing signal generator 306 in accordance with the value of the signal Video" (in the case of Fig. 18, the these delay time amounts are t1 and t2). The values corresponding to t1 and t2, i.e., S-DATA and E-DATA, are input to a delay generation circuit 1 (309) and the delay generation circuit 2 (310) in accordance with signals S-LATCH and E-LATCH output from a timing generation circuit 313 (note that the signals S-LATCH, E-LATCH, S-DATA, and E-DATA are TTL-level signals, and the signals S-TRG and E-TRG are ECL-level signals). The delay amount calculation circuit 307 comprises, e.g., a RAM, and its delay time amount may be obtained by table conversion processing and set by a CPU 105. Alternatively, the RAM 303 may have a table conversion processing function, and a value corresponding to t1 or t2 is output from the RAM 303 by utilizing condition t1 + t2 = t (where t is a period of a divided block). The readout value is supplied to the delay amount calculation circuit 307, and the other value may be calculated. The delay generation circuit 1 (309) and the delay generation circuit 2 (310) start counting in response to the signals S-TRG and E-TRG as trigger signals, and generate pulse signals S-CLK and E-CLK upon counting of the times t1 and t2, respectively. Note that the circuit 1 (309) and the circuit 2 (310) may comprise the AD9500s described above. A delay generation circuit 3 (314) and a delay generation circuit 4 (315) receive the signals S-CLK and E-CLK as trigger signals, calculate a delay time (i.e., D-DATA or t3 in Fig. 18) set by a delay amount setting circuit 316, and generate signals S-CLK' and E-CLK', respectively. The value set in the delay amount setting circuit 316 is sequentially set in synchronism with a signal BD as a sub-scan sync signal from the CPU 105 on the basis of a command from a host computer 101. The signal D-DATA defining a delay time t3 is received by the delay generation circuit 3 (314) and the delay generation circuit 4 (315) in response to the signal D-LATCH before image formation in the main-scan direction becomes valid. A possible delay time is a maximum of a one-pixel period. In this embodiment, the delay time amount can be set in units of 256 divisions constituting the one-pixel period. A flip-flop 311 receives the signals S-CLK' and E-CLK' and generates a signal LON' having a time width tw in Fig. 18 (i.e., a density signal corresponding to a point P in Fig. 6). The signal LON' is converted from the ECL level to the TTL level (LON signal), and the TTL-level signal LON drives a laser driver (not shown), thereby controlling the density of an image formed during an ON period of the laser driver. In the above description, the image data transmission rate in sequential processing is set to be higher than an image formation rate of an image formation apparatus 102. The present invention, however, is not limited to this embodiment, and various changes and modifications may be made as needed. The present invention is also applicable to the embodiment described with reference to Figs. 7 and 8. [Still Another Embodiment] In the embodiment described with reference to Figs. 17 to 19, the image formation end timing signal is generated every other pixel by using the delay generation circuit 1 (308) and the delay generation circuit 2 (309). In this embodiment of the image formation apparatus, each delay generation circuit described above comprises a commercially available delay generation circuit generator (e.g., AD9500). The AD9500 includes a ramp signal generator and a D/A converter. The ramp signal generator is operated in response to a trigger signal. When the ramp signal coincides with an output signal from the DAC, a delay signal is generated. With this arrangement, processing is performed every other pixel due to the settling time of the DAC. The present invention is not limited to this arrangement. By using an arrangement shown in Fig. 20, only a single delay generation circuit for generating a pixel formation end timing signal can be realized. An embodiment having the above arrangement will be described with reference to Fig. 20. The same reference numerals as in Fig. 17 denote the same parts in Fig. 20, and a detailed description thereof will be omitted. An arrangement in Fig. 20 includes a flip-flop 317. In the arrangement of Fig. 20, an output signal from the flip-flop 317 is controlled in response to clock signals S-CLK and E-CLK, and a pulse signal having a width tw in Fig. 4 is temporarily generated (i.e., a signal LON"). A delay generation circuit 3 is started at the leading edge of the signal LON" to generate a signal S-CLK'. A delay generation circuit 4 is started at the trailing edge of the signal LON" to generate a signal E-CLK'. An output signal from a flip-flop 311 is controlled in response to the signals S-CLK' and E-CLK'. A signal LON' is output upon a lapse of a predetermined period of time (t3), as shown in Fig. 18. If the delay generation circuits 3 and 4 comprise AD9500s, respectively, since their trigger inputs are ECL-level differential inputs, the signals LON" are respectively input to the positive and negative inputs of delay generation circuits 3 (314) and 4 (315), thereby starting the delay generation circuits 3 and 4 at the leading and trailing edges of the signal LON". In each embodiment described above, the laser is controlled in accordance with one-bit information for turning on/off the laser. However, the method of controlling a laser power with three values, as described with reference to Fig. 11 may be used. The present invention may be applied to a system comprising a plurality of equipments or to an apparatus consisting of one equipment. The present invention can also be achieved by applying programs to a system or apparatus, as a matter of course. In each embodiment described above, by using the digital programmable delay circuit, the following effects are obtained: (1) the ON/OFF time of the laser can be controlled without performing offset and gain adjustment operations unique to an analog circuit, thereby expressing a halftone image; (2) a halftone image can be expressed without greatly increasing an operating frequency of the circuit and greatly decreasing the number of lines to be reproduced (resolution); (3) since γ-conversion processing is variable, density correction of the image formation apparatus can be controlled by the host computer; and (4) since the pixel formation start timing and the pixel formation end timing during sub-scanning can be controlled, a halftone expression can be performed with some screen angle, so that an image which has a minimum moiré can be obtained because an arbitrary screen angle can be set for the respective colors, i.e., yellow, magenta, cyan, and black, in a full-color printer. The present invention is not limited to an electrophotographic laser beam printer, but can be applied to other image formation apparatuses capable of performing pulse width modulation. The present invention may be applied to a system comprising a plurality of equipments or to an apparatus consisting of one equipment. The present invention can also be achieved by applying programs to a system or apparatus, as a matter of course. [Still Another Embodiment] A detailed arrangement of an image formation timing control block 108 of the image formation apparatus 102 shown in Fig. 1 is shown in Fig. 21. The image formation timing control block 108 includes a latch circuit 1 (301) (an output from the latch circuit 1 is 301a), a RAM 303, a multiplexer (MPX) 302, a buffer circuit 305, and a latch circuit 2 (304) (an output from the latch circuit 2 is 304a). The latch circuit 1 (301) latches digital image data (Video) transmitted from an image memory control block 103. The RAM 303 stores a table for performing γ conversion. The MPX 302 switches address information applied to the RAM 303 when a CPU 105 sets γ conversion data in the RAM 303 and when the CPU 105 selects γ conversion data in accordance with the value of the signal 301a. The buffer circuit 305 performs electrical connection/disconnection between the data bus of the CPU 105 and the input/output bus of the RAM 303. The latch circuit 2 (304) latches data output from the γ conversion RAM 303 during image formation. The image formation timing control block 108 also includes a level conversion circuit 307, a trigger signal selection circuit 306, a delay generation circuit A 308, a delay generation circuit B 309, a flip-flop 310, a level conversion circuit 2 (311), and a timing generation circuit 312. The level conversion circuit 307 converts a TTL-level signal into an ECL-level signal. The trigger signal selection circuit 306 receives a signal S-TRG representing the start of pixel formation and selects to which of the delay generation circuit A 308 and the delay generation circuit B 309 a trigger signal is to be applied (a signal TRG-A is applied to the delay generation circuit A, and a signal TRG-B is applied to the delay generation circuit B). The delay generation circuit A 308 and the delay generation circuit B 309 receive an output from the latch circuit 2 (304) and generate clock signals CLK-A and CLK-B, respectively. The flip-flop 310 receives a signal S-DATA for setting its output to "1" or "O" level when the signals S-TRG, CLK-A and CLK-B are enabled. The flip-flop 310 then generates a signal having a pulse width corresponding to a predetermined density. The level conversion circuit 2 (311) converts an ECL-level signal into a TTL-level signal. The timing generation circuit 312 generates an operation timing of the image formation timing control block 108. An operation of the image formation timing control circuit 108 having the above arrangement will be described with reference to a timing chart in Fig. 22. Fig. 22 is the timing chart showing an operation of the image formation timing control block 108. Digital image data (a signal Video) transmitted from the image memory control block 103 is latched by the latch circuit 1 (301) at the leading edge of a clock  for forming one pixel, and an output from the latch circuit 1 (301) serves as the signal 301a input to the address input of the RAM 303. The RAM 303 outputs γ conversion table data (γ-converted data) having the signal 301a as address data. The γ-converted output data is latched (304a) by the latch circuit 2 (304) at the leading edge of the clock . Thereafter, the output signal 304a from the latch circuit 2 is latched by the delay generation circuit A (308) and the delay generation circuit B (309) in response to latch signals LATCH-A and LATCH-B. The signals TRG-A and TRG-B from the trigger signal selection circuit 306 are applied to the delay generation circuit A 308 and the delay generation circuit B 309 every other pixel in response to a signal TSEL synchronized with the signal S-TRG. The delay generation circuit A 308 and the delay generation circuit B 309 generate signals CLK-A and CLK-B with lapses of predetermined delay times t1 and t2 from the signals TRG-A and TRG-B, respectively. The delay times t1 and t2 are determined in accordance with the values of the signals 304a latched by the delay generation circuits A 308 and B 309, respectively, and serve as references for one-pixel drive time of the laser. The flip-flop 310 is set to generate an output of "0" in the all white state of the image data in accordance with the signal S-DATA at a timing when the signal S-TRG is generated. Otherwise, the output from the flip-flop 310 is set at "1" in a state except for the all white state. Thereafter, the flip-flop receives the signals CLK-A and CLK-B and generates a signal LON' having a predetermined pulse width (tw1 or tw2) corresponding to the predetermined density, as shown in Fig. 22. The signal LON' is ECL/TTL-converted into a signal LON. The signal LON drives a laser driver (not shown). The pixel is PWM-modulated in accordance with the length of pixel emission time (tw1 or tw2) during the one-pixel formation interval. As a result, the density of one pixel to be formed is controlled by the length of time during which the laser driver is driven. In summary, in accordance with the signal Video, correction data is extracted from the γ correction conversion table prepared in the RAM 303, and control of the delay generation time is performed by this correction data, thereby modulating one-pixel generation time. In addition, the contents of the γ correction conversion table are updated by the CPU 105. In the above description, the image data transmission rate in sequential processing is set to be higher than the image formation rate of the image formation apparatus 102. The present invention is not limited to the embodiment described above. Various changes and modifications may be made as needed. The present invention is applicable to the system described with reference to Figs. 7 and 8. [Still Another Embodiment] In the embodiment described with reference to Figs. 21 and 22, the pixel formation end timing signals are generated every other pixel by using the delay generation circuit A 308 and the delay generation circuit B 309. In this embodiment of the image formation apparatus, each delay generation circuit described above comprises a commercially available delay generation circuit generator (e.g., AD9500). The AD9500 includes a ramp signal generator and a D/A converter. The ramp signal generator is operated in response to a trigger signal. When the ramp signal coincides with an output signal from the DAC, a delay signal is generated. With this arrangement of Figs. 21 and 22, processing is performed every other pixel due to the settling time of the DAC. The present invention is not limited to this arrangement. By using an arrangement shown in Fig. 23, only a single delay generation circuit for generating a pixel formation end timing signal can be realized. An embodiment having the above arrangement will be described with reference to Fig. 23. The same reference numerals as in Fig. 21 denote the same parts in Fig. 23, and a detailed description thereof will be omitted. An arrangement in Fig. 23 includes a DAC 801 for receiving an output from a latch circuit 2 and converting it into an analog signal, and a sample/hold circuit (S/H) 802 for sampling and holding an analog output from the DAC 801. An output of the S/H 802 is connected to the offset adjustment terminal of a delay generation circuit A (308, e.g., an AD9500), and the internal DAC function of the AD9500 is substituted by the DAC 801 (at this time, the input to the internal DAC in the AD9500 is forcibly set at "0"). With the above arrangement, an output from the DAC 801 is sampled and held at a timing of a signal S-TRG. Even if the data of the DAC 801 is updated at a timing of a signal LATCH (i.e., a negative logic OR product of signals LATCH-A and LATCH-B in Fig. 22), a pixel formation end timing signal is output upon a lapse of a predetermined period of time (note that a signal CLK in Fig. 23 is a pixel formation end timing signal output at the same timings as those of the signals CLK-A and CLK-B in Fig. 4). According to this embodiment, as described above, by using the digital programmable delay generating means, the following effects are obtained: (1) the ON/OFF time of the laser can be controlled without performing offset and gain adjustment operations unique to an analog circuit, thereby expressing a halftone image; (2) a halftone image can be expressed without greatly increasing an operating frequency of the circuit and greatly decreasing the number of lines to be reproduced (resolution); and (3) since γ-conversion processing is variable, density correction of the image formation apparatus can be controlled by the host computer. According to the present invention, as has been described above, a halftone image can be expressed without requiring special adjustment operations and without decreasing the resolution for allowing satisfactory reproduction at a lower operating frequency. In this case, an image which has a minimum moiré can be obtained because an arbitrary screen angle can be set for the respective colors, i.e., yellow, magenta, cyan, and black, in a full-color printer. The present invention is not limited to the particular embodiments described above. Various changes and modifications may be made within the scope of the appended claims.

Claims: An image processing apparatus comprising: first means (103) for receiving digital image data in which each pixel has a predetermined period; and second means (311) for generating a pixel formation period signal (LON) defined by respective pixel start and end timing signals (S-CLK, E-CLK), the pixel period formation signal being a signal representing a period in which an actual image pixel is formed within the predetermined period of the pixel; third means (306) for obtaining pixel division timing signals (S-TRG, E-TRG) by dividing the total range of density values which the digital image data can take into plural ranges (A, B, C, D) and, for each pixel of interest, so generating the pixel division timing signals (S-TRG, E-TRG) that the timing between the pixel division timing signals is a function of the range in which the density value of the pixel of interest lies; and fourth means (307, 309, 310) for obtaining the pixel formation start and end timing signals (S-CLK, E-CLK) both in accordance with the pixel division timing signals (S-TRG, E-TRG) and the density value of the pixel of interest by generating delays referenced to said pixel start and end formation timing signals and as a function of said density value. Apparatus according to claim 1, and further comprising a memory (RAM 303) storing a table for performing γ conversion to match the input image data to the output characteristics of a printer, and means (CPU 105) for setting γ conversion data in said memory in accordance with the value of the input image data, and means (LATCH CKT B) for transferring γ corrected image data to said first means. Apparatus according to claim 1 or claim 2, wherein said fourth means include a delay amount calculating circuit (307) adapted to calculate a delay time the value of which is dependent on the pixel division timing signal (S-TRG, E-TRG) and to give an output (S-DATA, E-DATA) in response to the calculated delay time; delay generation circuit means (309, 310) which receives the pixel division timing signal (S-TRG, E-TRG) from said third means and the output (S-DATA, E-DATA) of said delay amount calculating circuit (307) so as to generate pulse signals (S-CLK, E-CLK) from which said third means (311) generates said pixel formation period signal (LON). Apparatus according to claim 3, wherein said delay generation circuit (309, 310) comprises a pair of digital programmable delay generators. Apparatus according to claim 3 or claim 4, wherein said second means (311) comprises a flip-flop. Apparatus according to claim 5, wherein the flip-flop (311) generates an ECL-level output, and this output is connected to level conversion means (312) adapted to convert the ECL-level output into a TTL-level signal. Apparatus according to any one of the preceding claims, further comprising a delay generation circuit (314, 315) which receives the pixel formation start and end timing signals (S-CLK, E-CLK) and calculates a delay time (D-DATA) set by a delay amount setting circuit (316) to generate delayed pixel formation start and end timing signals (S-CLK', E-CLK') on the basis of which the second means is arranged to generate the pixel formation period signal (LON'). An image processing method comprising: receiving in first means (103) digital image data in which each pixel has a predetermined period, and generating using second means (311) a pixel formation period signal (LON) defined by respective pixel start and end timing signals (S-CLK, E-CLK), the pixel period formation signal being a signal representing a period in which an actual image pixel is formed within the predetermined period of the pixel; obtaining by third means (306) pixel division timing signals (S-TRG, E-TRG) by dividing the total range of density values which the digital image data can take into plural ranges (A, B, C, D) and, for each pixel of interest, so generating the pixel division timing signals (S-TRG, E-TRG) that the timing between the pixel division timing signals is a function of the range in which the density value of the pixel of interest lies; and obtaining using fourth means (307, 309, 310) the pixel formation start and end timing signals (S-CLK, E-CLK) both in accordance with the pixel division timing signals (S-TRG, E-TRG) and the density value of the pixel of interest by generating delays referenced to said pixel start and end formation timing signals and as a function of said density value. A method according to claim 8, comprising generating delayed pixel formation start and end timing signals (S-CLK', E-CLK'), on the basis of which the pixel formation period signal (LON') is generated, from the received pixel formation start and end timing signals (S-CLK, E-CLK) and a delay time (D-DATA) set by a delay amount circuit (316).

Inventors: ITO YASUO, OHTAKE MASAKI, SAKAKI EIHIRO, TORISAWA AKIRA, UENO FUMIHIRO, ITO, YASUO, OHTAKE, MASAKI, SAKAKI, EIHIRO, TORISAWA, AKIRA, UENO, FUMIHIRO, Ito, Yasuo, c/o Canon Kabushiki Kaisha, Ohtake, Masaki, c/o Canon Kabushiki Kaisha, SAKAKI, EIHIRO, C/O CANON KABUSHIKI KAISHA, TORISAWA, AKIRA, C/O CANON KABUSHIKI KAISHA, UENO, FUMIHIRO, C/O CANON KABUSHIKI KAISHA
Applicants: CANON KK, CANON KABUSHIKI KAISHA
Application year: 1991
Main classification: H04N1
IPC codes: H04N1