Apparatus for operating a discharge lamp

Abstract: An apparatus for operating a discharge lamp which includes a d.c. power source, an inverter driven from the d.c. power source so as to be oscillated at a predetermined frequency or a duty ratio, a discharge lamp (5) connected to the inverter (2), a lamp voltage detecting means (6) for detecting a voltage applied to the discharge lamp, a lamp start control means (8) for regulating the inverter during a period of time from the initiation of discharge up to the stable lighting by changing the oscillating frequency or the duty ratio, thereby allowing a large current to flow through the discharge lamp when a voltage applied to the discharge lamp is low, and allowing a small current to flow therethrough when the lamp voltage is high.

Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an apparatus for operating a discharge lamp, and more particularly to an apparatus for operating a discharge lamp which can regulate the initiation and lighting of the discharge lamp, wherein the discharge lamp includes such as a mercury lamp, a sodium lamp and a metal halide lamp. 2. Description of the Prior Art In the discharge lamps such as metal halide lamps a detrimental cataphoresis and/or acoustic resonance occur during the operation. Japanese Laid-Open Patent Publication No. 2-10697 proposes a method for eliminating or reducing such detrimental effects, according to which a relatively high voltage is applied between the pair of electrodes of the discharge lamp so as to agitate molecules confined in the discharge lamp, and a rectangular shape wave current in a predetermined range of amplitude is supplied to the electrodes at given repeated' intervals. This prior art also teaches that the directions of the rectangular shape wave current to the pair of electrodes may be alternately changed periodically. A major disadvantage of this prior art method is that the equipment becomes complicated, thereby resulting in difficult handling and an increased production cost. Another signal generating circuit for ballast control of discharge lamps is known from EP-A-0 350 104. This circuit comprises a first series circuit including a first winding of an AC supply voltage transformer, a first winding of a ballast transformer, a lamp current sensing resistor and a lamp. A current sensing transformer has a first winding parallel to the resistor. A second winding of the supply voltage transformer, the ballast transformer and the current sensing transformer are connected in a second series circuit. A signal voltage proportional to lamp power is derived by adding together the voltages included in the three series-connected second windings. A second signal voltage proportional to lamp voltage is derived across the series combination of the second windings of the ballast transformer and the supply voltage transformer. The voltage induced in the second winding of the current sensing transformer is proportional to lamp current. A signal voltage indicative of the condition of the lamp load can be derived across the second winding of the ballast transformer. These three signal voltages are used to control a DC/AC inverter that energizes the lamp via the supply voltage transformer. Therefore EP-A-0 350 104 discloses a signal generating circuit for ballast control of discharge lamps in which the lamp current is controlled in accordance with the value of the lamp power. For example, in column 9, lines 9 to 20 of this document is described, that a control signal to control the output of the DC/AC inverter is produced based on a DC signal indicating of the level of lamp power. By controlling the inverter with said control signal, the current is controlled. A signal voltage approximately proportional to lamp power is produced by adding a signal voltage proportional to lamp voltage and a signal voltage proportional to lamp current. Thus, this preknown circuit uses a signal voltage indicative of the lamp voltage which is not used independently for controlling the inverter. The device for putting these objectives into practice becomes complicated as is evident as shown in the publication. SUMMARY OF THE INVENTION The apparatus of this invention, which overcomes the above-discussed and numerous other disadvantages of the prior art, comprises a d.c. power source, an inverter driven from the d.c. power source so as to be oscillated at a predetermined frequency or a duty ratio, a discharge lamp connected to the inverter, a lamp voltage detecting means for detecting a voltage applied to the discharge lamp, a lamp start control means for regulating the inverter during a period of time from the initiation of discharge up to the stable lighting by changing the oscillating frequency or the duty ratio, whereby the lamp start control means regulates the inverter by changing the oscillating frequency or the duty ratio of the inverter in accordance with the value of the lamp voltage detected by the lamp voltage detecting means so as to control the current which flows through the discharge lamp, and whereby a large current flows through the discharge lamp when the lamp voltage applied to the discharge lamp is low, and a small current flows therethrough when the lamp voltage is high. In a preferred embodiment, the start control means comprises a lamp current summing means whose output is applied to the inverter in response to the reception of the output of the lamp voltage detecting means, and a bias means for applying a bias voltage to the lamp current summing means, wherein the lamp current summing means progressively lowers a voltage level at which a signal output is generated with increases in the lamp voltage when the lamp voltage stays within a predetermined range, maintains a constant voltage level when it is above a predetermined upper limit of the range, and make the voltage level nought. In a preferred embodiment, the lamp start control means comprises a d.c. current detecting means fog detecting the lamp current, and a comparator comparing between the output of the d.c. current detecting means and the added output of the lamp current summing means and the bias means, the output of the comparator regulating the inverter. In a preferred embodiment, the lamp start control means comprises a time constant shift means which is operated when the lamp voltage exceeds a predetermined limit within the predetermined range so as to change a time constant required to reduce the output current determined by the lamp current summing means. In a preferred embodiment, the lamp start control means comprises a bias current circuit whereby the lamp current by the inverter is controlled to below the predetermined value. In a preferred embodiment, the lamp start control means comprises a lamp instantaneous current value detecting means for generating a signal when the lamp instantaneous current value exceeds a predetermined value, the lamp instantaneous current value detecting means regulating the inverter so as to allow the same to oscillate the lamp current at a predetermined frequency. In a preferred embodiment, the lamp start control means comprises a start voltage timer means which stops the inverter from oscillation when the lamp voltage drops below a predetermined value over a period of time from the initiation of discharge up to the stabilized lighting. In a preferred embodiment, the lamp start control means comprises a starting initial current set-up means which regulates the inverter so that the initial lamp current generated reaches a larger value immediately after the initiation or reinitiation of discharge as compared with a lamp current at which the lighting is stabilized. In a preferred embodiment, the lamp start control means comprises an after-extinct period detecting means for detecting a period of time lapsing after extinction, wherein the starting initial current set-up means steps up the initial lamp current in proportion to the length of the after-extinct period detected by the after-extinct period. In a preferred embodiment, the lamp start control means comprises a minimum lamp voltage detecting means for detecting a minimum voltage after the initiation or reinitiation of discharge, and a lamp current shift means for changing the lamp current so as to raise the electric power supplied to the discharge lamp more intensively in accordance with the lowering degree of the minimum lamp voltage detected by the minimum lamp voltage detecting means. In a preferred embodiment, the lamp current shift means prolongs the period of time for which the lamp current is supplied to the discharge lamp in accordance with the lowering degree of the minimum lamp voltage. In a preferred embodiment, the lamp current shift means prolongs a time constant required to reduce the lamp current in accordance with the lowering degree of the minimum lamp voltage. In a preferred embodiment, the lamp current shift means continuously shifts the time constant over the period of time for which the minimum lamp voltage lowers. In a preferred embodiment, the lamp current shift means prolongs a period of time for flowing a maximum lamp current in accordance with the lowering degree of the minimum lamp voltage. According to another aspect of the present invention, the apparatus for operating a discharge lamp comprises a d.c. power source, an inverter driven from the d.c. power source so as to be oscillated, an oscillating circuit comprising a series connection including a choke coil connected to the inverter and a capacitor, a discharge lamp connected to the junction of the choke coil and a first capacitor, a lamp characteristics detecting means for detecting a lamp voltage or a lamp current or both, and a lamp start control means for changing the oscillating frequency or duty ratio of the inverter in response to the output signal from the lamp characteristics detecting means, thereby stabilizing the lighting of the discharge lamp. In a preferred embodiment, the oscillating circuit comprises a second capacitor connected in series with the choke coil and the first capacitor connected in series, and wherein the discharge lamp is connected to the junction of the choke coil and the second capacitor, the first capacitor having a larger capacitance than the second capacitor. In a preferred embodiment, the lamp characteristics detecting means is a lamp voltage detecting means whereby the lamp voltage is detected. In a preferred embodiment, the inverter is oscillated at a relatively low frequency at an initial stage when the d.c. power source is turned on, and the resulting low frequency voltage has a relatively high frequency oscillating voltage overlapped by the oscillating circuit. In a preferred embodiment, the lamp start control means raises the oscillating frequency of the inverter so as to enable the oscillating circuit to generate a high frequency voltage when the lamp voltage detecting means detects an oscillating voltage having a higher frequency than a predetermined frequency. In a preferred embodiment, the lamp start control means gradually reduces the oscillating frequency of the inverter when the discharge lamp is started by a high oscillating voltage occurring in the oscillating circuit. In a preferred embodiment, the lamp start control means comprises a wave generator, and regulates the oscillating frequency within a predetermined range in accordance with the output voltage of the wave generator so as to raise the oscillating frequency of the inverter. In a preferred embodiment, the lamp start control means comprises a start stop means which is driven when the inverter oscillates at a high frequency whereby the oscillation of the inverter is stopped. In a preferred embodiment, the choke coil comprises a pair of cores having three leg portions facing each other, and central leg portions are opposed to each other with a spacing and provided with a coil. Thus, the invention described herein makes possible the objective of providing an apparatus for operating a discharge lamp ensuring (1) that the discharge lamp is lit at a rated electric power, (2) that the discharge lamp and its accessories are protected from being damaged owing to unexpected overload, (3) that the lighting of the discharge lamp is smoothly stabilized without having large variations, (4) that in spite of metallic deposits on the inside wall of the lamp, the reinitiation of discharge after extinguishing the discharge lamp is immediately followed by a stabilized lighting, (5) that the lighting of a lamp can rise up with a constant lighting output in spite of differences in the performances of the lamps, (6) that the discharge lamp is started with certainty and the period of time from the initiation of discharge to the lighting can be shortened, (7) that the discharge lamp is protected from extinction due to an abrupt reduction in the oscillating voltage, (8) that an oscillating voltage is constantly generated, thereby preventing an unexpected large current from flowing through the discharge lamp, (9) that an unnecessary period of generation of an oscillating voltage is prevented, thereby protecting the discharge lamp and its accessories from being damaged, and (10) that the discharge lamp is protected from being damaged by an unexpected large current flowing therethrough. BRIEF DESCRIPTION OF THE DRAWINGS This invention may be better understood and its numerous objects and advantages will become apparent to those skilled in the art by reference to the accompanying drawings as follows: Figure 1 is a block diagram showing an example of an apparatus for operating a discharge lamp according to the present invention; Figures 2(a) and 2(b) are schematic views showing examples of a choke coil used in the present invention; Figure 3 is a circuit diagram of an inverter used in the present invention; Figure 4 is a diagram of a lamp start control circuit used in the present invention; Figure 5 is a diagram of a lamp current summing circuit used in the lamp control circuit of Figure 4; Figure 6 is a graph showing the characteristics of the lamp current summing circuit; Figure 7 is a graph showing the lamp current-lamp voltage characteristics of the lamp current summing circuit; Figure 8 is a diagram of a modified lamp current summing circuit used in the lamp control circuit; Figure 9 is a diagram of the lamp control circuit using a lamp instantaneous circuit; Figure 10 is a diagram of a modified lamp current summing circuit; Figure 11 is a diagram of another modified lamp current summing circuit; Figure 12 is a diagram of a voltage set-up circuit used in the lamp start control circuit; Figure 13 is a diagram of another modified lamp current summing circuit used in the lamp control circuit; Figure 14 is a diagram of a further modified lamp current summing circuit used in the lamp control circuit; Figure 15 is a diagram of a still further modified lamp current summing circuit used in the lamp control circuit; Figure 16 is a diagram of a further modified lamp control circuit; and Figure 17 is a circuit diagram of a modified inverter used in the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to Figure 1, an inverter 2 is driven by a d.c. power source 1 and generates a clock signal having a predetermined frequency. The inverter 2 includes an oscillation circuit having a choke coil 3 as a load circuit and a capacitor 4 connected in series, and a discharge lamp 5 such as a metal halide lamp connected to a junction of the choke coil 3 and the capacitor 4. The load circuit includes a lamp voltage detector circuit 6 and a lamp current detector circuit 7 which are connected in series to the oscillation circuit. The lamp voltage detector circuit 6 detects the start of the discharge lamp 5 and regulates the current flowing to the lamp before and after the lighting reaches a stable state. Outputs from the lamp voltage detector circuit 6 and the lamp current detector circuit 7 are input to a lamp start control circuit 8 (hereinafter called "control circuit") which changes the oscillating frequency of the inverter 2 or a duty ratio thereof, thereby regulating the lighting of the discharge lamp 5. An example of the operation will be described: When the d.c. power source 1 is turned on, the inverter 2 is oscillated at a frequency of about 2 KHz, a voltage having this relatively low frequency is applied to the oscillating circuit of the choke coil 3 and the capacitor 4. At this time, an oscillating voltage having a high frequency is overlapped thereon. The lamp voltage detector circuit 6 detects this oscillating voltage, and the control circuit 8 converts the oscillating frequency of the inverter 2 to a higher frequency, thereby causing the oscillating circuit to generate a voltage through the capacitor 4 at a high frequency such as 100 KHz. This high oscillating voltage at the capacitor 4 energizes the discharge lamp 5. In this way a large amount of current flows through the discharge lamp 5, thereby allowing voltages at both terminals to drop. The lamp voltage detector circuit 6 detects the voltage drops whereby the discharge is initiated. The control circuit 8 regulates the oscillating frequency of the inverter 2 to 10 KHz or so. In this way, the control circuit 8 lowers the oscillating frequency of the inverter 2 when the lamp voltage is low, by stepping up the amplitude of a current flowing to the discharge lamp 5 through the choke coil 3. If the lamp voltage is high, the control circuit 8 increases the oscillating frequency of the inverter 2 so that the current flowing through the discharge lamp 5 through the choke coil 3 is lessened, thereby stabilizing the discharge lamp 5. If the inductance of the choke coil 3 is saturated, a great amount of current flows through the discharge lamp 5, and damages it. In order to prevent the inductance of the choke coil 3 from saturation, the choke coil 3 is constructed as shown in Figures 2(a) and 2(b). More specifically, the choke coil 3 shown in Figure 2(a) includes a central gap 10a between the central legs of a pair of cores 9a. Since the legs of each core 9a are close to each other, little leakage of magnetic flux therebetween is secured, and little variation in inductance due to an ambient influence is secured. The choke coil shown in Figure 2(b) includes three gaps 10b between the legs of the cores 9b. This type of choke coil 3 facilitates insulation between the cores 9a. Referring to Figure 3, the inverter 2 is a bridge inverter which includes four switching transistors Q₁, Q₂, Q₃ and Q₄. The inverter 2 drives an outer circuit 11 which includes the choke coil 3, the capacitor 4, and the discharge lamp 5. In turn, the bridge inverter 2 is driven by a drive circuit 12. A drive transformer DT has a primary winding whose both terminals are grounded through drive transistors Q₅ and Q₆. The gates of the drive transistors Q₅ and Q₆ receive clocks E₁ and E₂ having a oscillating frequency of 2 KHz, respectively, whose phases are reversed. A drive voltage VD is applied to a middle point of the primary winding of the drive transistor DT. The drive transformer DT is provided with four secondary windings which are connected to the bases of switching transistors Q₁, Q₂, Q₃ and Q₄ through a series circuit of resistance R₁₃ and a diode D₃ and a parallel circuit with resistance R₁₂, a series circuit of resistance R₁₅ and a diode D₄ and a parallel circuit with resistance R₁₄, a series circuit of resistance R₁₇ and a diode D₅ and a parallel circuit with resistance R₁₆, a series circuit of resistance R₁₉ and a diode D₆ and a parallel circuit with resistance R₁₈, respectively. A series circuit of the switching transistors Q₁ and Q₂, and a series circuit of switching transistors Q₃ and Q₄ are disposed between the d.c. source voltage VDD and a ground line A of the bridge, and the outer circuit 11 is disposed between the junctions of the switching transistors Q₁ and Q₂ and of the switching transistors Q₃ and Q₄. One of the terminals of the secondary winding of the transistor connected to the base of the switching transistor Q₁ is connected to the junction of the transistors Q₁ and Q₂. The other terminal of the secondary winding connected to the base of the switching transistor Q₃ is connected to the junction of the switching transistors Q₃ and Q₄. The terminals of the secondary windings connected to the base of each switching transistor Q₂ and Q₄ are connected to the ground line A of the bridge, and connected to a ground GND through a resistance R₇. Thus, when the pair of switching transistors Q₁ and Q₄ are turned on at the same time, the other pair of switching transistors Q₂ and Q₃ are turned off at the same time. A voltage detecting capacitor C₂ is disposed between the capacitor C₄ and the junction of the switching transistors Q₃ and Q₄, wherein the voltage detecting capacitor C₂ constitutes the lamp voltage detecting circuit 6. This capacitor C₂ has a larger capacity than the capacitor C₄, and voltages at its terminals are detected as a voltage at which the discharge lamp 5 is energized. More specifically, a capacitor C₃, a resistance R₂ and R₃ are connected in series between the input of the capacitor C₂ and the ground GND, and the capacitor C₄, a resistance R₄ and a variable resistor R₅ are connected in series between the output of the capacitor C₂ and the ground GND. Voltage detecting terminals VL₁ and VL₂ are connected to the junction of the resistances R₂ and R₃ and the junction of the resistances R₄ and the variable resistor R₅, respectively. A difference between the terminals VL₁ and VL₂ is input to the control circuit 8 as a detecting voltage. The other terminals of the switching transistors Q₂ and Q₄ are connected to the ground GND through a resistance R₇ and to the current detecting terminal IDC and the ground GND through a resistance R₆. The resistances R₆ and R₇ constitute the lamp current detecting circuit 7 shown in Figure 1. A lamp instantaneous current plug IP is connected at the input of the lamp current detecting circuit 7. Clocks E₁ and E₂ having an oscillating frequency of 2 KHz or so, are applied to each terminal of the primary winding of the drive transformer DT so that each phase is mutually reversed. When the switching transistors Q₁ and Q₄ are turned on at the same time, a current flows through the oscillating circuit of the outer circuit 11 in the direction of arrow (x). At the phase shift due to the application of a next clock signal, when the switching transistor Q₂ and Q₃ are turned on at the same time, a current flows through the oscillating circuit of the outer circuit 11 in the direction of arrow (y). At this time, a voltage having a low frequency such as 2 KHz and an oscillating voltage having a high frequency overlap each other. Under this situation, in response to the detection of this overlapped voltage by the capacitor C₂ the oscillating frequency of the inverter 2 is converted into a higher frequency such as 100 KHz. This high voltage is output so that a high oscillating voltage occurs at the capacitor 4 and the discharge lamp 5 is energized. As a result, a large amount of current flows through the discharge lamp 5, thereby allowing the potential between the voltage detecting terminals V₁ and V₂ to drop abruptly. By monitoring the voltage drop, the initiation of the discharge is detected. The diodes D₃, D₄, D₅ and D₆ and resistances R₁₃, R₁₅, R₁₇ and R₁₉ are arranged so as to enable the phase shift of clock pulses to occur with a time difference so that the switching transistors Q₁ and Q₂, and Q₃ and Q₄ may not be energized at the same time. In the example, a bridge inverter is shown but it is possible to use a half-bridge inverter having capacitors instead of the switching transistors Q₃ and Q₄. Referring to Figure 4, a lamp start control circuit 8 (hereinafter called "control circuit") will be described: The lamp current detecting circuit 7 includes voltage detecting terminals VL₁ and VL₂ connected to inputs of the d.c. voltage detecting circuit 13. The lamp current detecting circuit 7, composed of a differential amplifier and a rectifier, detects a potential between the terminals VL₁ and VL₂, and generates a voltage from its output corresponding to an oscillating voltage having a high frequency detected by the lamp current detecting circuit 7. An output of the d.c. voltage detecting circuit 13 is input to the lamp lighting detecting circuit 14 through a resistance R₂₀. A capacitor C₁₀ is disposed between the junction of the resistance R₂₀ and the lamp lighting detecting circuit 14 and the ground, a voltage VC₁ occurring at the capacitor C₁₀ is input to a (+) put terminal of a comparator COMP1 in the lamp lighting detecting circuit 14, which is constituted by the comparator COMP1 and an inverter IN1 for inverting the output of the comparator COMP1. The (-)input terminal of the comparator COMP1 receives a voltage of the junction of resistances R₂₁ and R₂₂ as a reference voltage. When the d.c. power source is on, the inverter 2 oscillates at a low frequency, and an oscillating voltage having a higher frequency is overlapped thereon. The d.c. voltage detecting circuit 13 outputs a predetermined detecting voltage V C10 . When the detecting voltage V C10 becomes higher than the reference voltage of the lamp lighting detecting circuit 14, the output of the comparator COMP1 in the lamp lighting detecting circuit 14 reaches a high level, and the output of the inverter IN1 drops to a low level. In contrast, when the discharge lamp 5 is energized at a high oscillating voltage occurring in accordance with changes of the oscillating frequency of the inverter 2, the detecting voltage V C10 drops to a lower level, and the output of the inverter IN1 reaches a high level. The control circuit 8 includes a saw tooth wave generator 15. The output voltage of this generator 15 is applied to a first constant current circuit 18 through a resistance R₂₅ and a first cut-off circuit 17. The junction of a resistance R₂₃ and the first cut-off circuit 17 is connected to a bias voltage output terminal of a first bias circuit 16 through a resistance R₂₆, the first bias circuit 16 being constituted by a resistance R₂₃ and a variable resistor R₂₄. The first constant current circuit 18 includes an operational amplifier OP2 whose (+) input terminal receives the added voltage from an output voltage of the saw tooth wave generator 15 and from a bias voltage of the first bias circuit 16. The first cut-off circuit 17 is constituted by a transistor Q₁₁ whose collector is connected to an (+) input terminal of the operational amplifier OP2, and its emitter is grounded. The base of the transistor Q₁₁ is connected to an output terminal of the inverter IN1 in the lamp lighting detecting circuit 14. Thus, when the output of the inverter IN1 reaches a high level, the transistor Q₁₁ is on, thereby cutting off the output of the saw tooth wave generator 15 from being delivered to the first constant current circuit 18. The saw tooth wave generator 15 can be replaced by a triangular wave generator. The first constant current circuit 18 includes a transistor Q₁₂ to which an output of the operational amplifier OP2 is delivered. The base of the transistor Q₁₂ is connected to the operational amplifier OP₂, and its collector is connected to a terminal RT of a switching regulator control IC 19. The emitter of the transistor Q₁₂ is grounded through a resistance R30, and the junction of the emitter and the resistance R₃₀ is connected to an (-) input terminal of the operational amplifier OP₂. A bias current circuit 20 is connected to an R T terminal of the switching regulator control ICI9. The bias current circuit 20 includes a bias current circuit 20 which comprises a series connection including a resistance 28 and a variable resistor R₂₉. When a d.c. current is allowed to flow, the first cut-off circuit 17 operates if the output of the inverter IN1 is at a high level in the lamp lighting detecting circuit 14, thereby preventing the output of the saw tooth wave generator 15 from being delivered to the first constant current circuit 18. Thus, the transistor Q₁₂ is turned off. In this way, the bias current circuit C₂₀ receives a current ia alone. The current ia depends upon the capacitor 12 connected to a terminal C T of the switching regulator control IC 19, which outputs clock pulses E₁ and E₂ (Figure 3) having reversed phase shifts (Figure 3). For example, the switching regulator control IC19 outputs clocks E₁ and E₂ at a low frequency such as 2 KHz whereby a phase shift is produced. The switching transistors Q₁ and Q₄ and Q₂ and Q₃ are alternately on, thereby generating a voltage at a low frequency. An oscillating voltage having a high frequency from the choke coil 3 and the capacitor C₄ is overlapped on the low voltage, which is detected by the capacitor C₃. When the output voltage V C10 of the d.c. voltage detecting circuit 13 is higher than the reference voltage in the lamp lighting detecting circuit 14, the output of the lamp start detecting circuit drops to a low level, and the transistor Q₁₁ of the first cutoff circuit 17 is off, thereby inputting the output of the saw tooth wave generator 15 to the operational amplifier OP 2, which outputs a voltage corresponding to the output of the saw tooth wave generator 15. Thus, the transistor Q₁₂ is on, thereby allowing a current from the terminal R T of the switching regulator control IC I9 to flow to the resistance R₃₀. The current through the terminal R T is stepped up until the voltage occurring at the resistance R₃₀ has a value corresponding to the saw tooth wave voltage. As a result, a current (ia+ib) is allowed so that the frequencies of each clock E1 and E2 are bolstered such as up to 100 KHz. In this way, an oscillating voltage occurs in the oscillating circuit, and the discharge is initiated. When a voltage occurring at the resistance R₃₀ has a value corresponding to the saw tooth wave voltage input to the operational amplifier OP2, the transistor Q₁₂ is off. The saw tooth wave generator 15 changes an oscillating frequency of the inverter 2 to a frequency within a range, inclusive of the oscillating frequency, predetermined by the choke coil 3 and the oscillating capacitor 4. This ensures the generation of an oscillating voltage from the saw tooth wave voltage. As a result, the oscillating voltage occurs for a short period of time, thereby protecting the components of the discharge lamp from being damaged owing to the passage of a large amount of current. This enhances the reliability of the discharge lamp, and eliminates the possibility of suffering from a possible voltage drop at the d.c power source. Normally, a current ia flows through the bias current circuit 20 from the terminal RT of the switching regulator control IC19. This ensures that the oscillating frequencies of the inverters are constantly above the predetermined values. Even if a current is unexpectedly delivered, a large current having a low frequency not exceeding the oscillating frequency is prevented from flowing through the discharge lamp. The output of the d.c. voltage detecting circuit 13 is delivered to the lamp lighting detecting circuit 14, and also to the lamp current summing circuit 21. The output terminal of the lamp current summing circuit 21 is connected to a starter current timer 28, and to the (-) input terminal of the operational amplifier OP3 in the comparator circuit 24 through a resistance 33. An output terminal of the second bias circuit 22 including a resistance R₃₁ and a variable resistor R₃₂ is also connected to the (-) input terminal of the operational amplifier OP3 through a resistance R₃₄. An output terminal of the d.c. current detecting circuit 23 connected to a current detecting terminal IDC of the lamp current detecting circuit 7 is also connected to the (-) input terminal of the operational amplifier OP3 through a resistance R₃₅. The second bias circuit 22 generates a bias voltage which becomes a reference for a rated lamp current. Outputs of the lamp current summing circuit 21, the first bias circuit 22 and the d.c. current detecting circuit 23 are added and input to the (-) input of the operational amplifier in the comparator circuit 24. The comparator circuit 24 generates a voltage corresponding to a difference between the d.c. output voltage and the reference voltage until the voltage input to the (-) input terminal of the operational amplifier PO3 reaches zero. The output of the comparator circuit 24 is delivered to the (+) input terminal of the operational amplifier OP4 in a second constant current circuit 26 through a second cut-off circuit 25, which is constituted by a transistor Q₁₃. The collector is connected to the (+) input terminal of the operational amplifier OP4 in the second constant current circuit 26 and the emitter is connected to the ground. The base of the transistor Q₁₃ is connected to the inverter IN2 through which an output of the inverter IN1 in the lamp lighting detecting circuit 14. When the output of the inverter IN1 drops to a low level, the output of the inverter IN2 reaches a high level, thereby turning the transistor Q₁₃ on. The output of the comparator circuit 24 is cut off against the second constant current circuit 26. The second constant current circuit 26 is connected in series to a resistance R₃₇ disposed between the emitter of the transistor Q₁₄ and the ground, and the same transistor Q₁₄ whose base is connected to the output terminal of the operational amplifier OP4. The collector is connected to an RT terminal of the switching regulator control IC19. The terminal RT is connected to the bias current circuit 20. The junction of the transistor Q₁₄ and a resistance R₃₇ is connected to the (-) input terminal of the operational amplifier OP4. When the transistor Q₁₄ is on, a current ic is discharged from the terminal RT through the resistance R₃₇. As shown in Figure 5, the lamp current summing circuit 21 includes a resistance R₄₃ to which is delivered an output voltage V C10 occurring in the capacitor C₁₀ connected to the output of d.c. voltage detecting circuit 13. The junction of the resistance R₄₁ and the variable resistor R₄₂ is connected to the output of the resistance R₄₃ through a resistance ₄₄ so that a bias voltage at the junction of the resistance R₄₁ and the variable resistor R₄₂ is added to the output terminal of the resistance R₄₃ through the resistance R₄₄. The resistance R₄₃ is connected to the (-) input terminal of an operational amplifier OP 5 whose (+) input terminal is grounded. The operational amplifier OP 5 reverses and amplifies an output voltage V C10 occurring in the capacitor C₁₀ in the d.c. voltage detecting circuit 13 with the addition of a bias voltage. An anode of a diode D₈ is connected to the output terminal of the operational amplifier OP 5. The anode of a diode D₇ is connected to the (-) input terminal of the operational amplifier OP5, and the cathode thereof is connected to an output terminal of the operational amplifier OP5. A resistance R₄₅ and a capacitor C₁₃ are respectively connected in parallel with the series connection of the operational amplifier OP5 and the diode D₈. A capacitor C₁₁ is connected between the cathode and anode of the diode D₈. A voltage V C11 occurring in the capacitor C₁₁ is given to the lamp summing circuit 21. Under the lamp current summing circuit 21 the relationship as shown in Figure 6 is established between the voltages V C11 occurring in the capacitor C₁₁ and the output voltage V C10 in the d.c. voltage circuit 13. In Figure 6, when the output voltage V C10 falls within a range of V C10″ to V C10′ , it lowers as the lamp voltage rises. When the lamp voltage falls below the lower limit V C10″ , the circuit is clipped so that the output voltage V C11 becomes constant owing to the saturated voltage of the operational amplifier OP5. When the lamp voltage is above the upper limit V C10′ , the output voltage V C11 of the lamp current summing circuit 21 becomes zero. As a result, the reference voltage of the comparator 24 is provided by the bias voltage of the first bias circuit 22 alone. Instead of using the saturated voltage of the operational amplifier OP5, a zener diode can be used, which is connected to the output terminal of the lamp current summing circuit 21. Any additional circuit can be provided to regulate the lower limit so as to maintain the output voltage on or above a predetermined value. As is evident from the foregoing description, an oscillating voltage is caused to occur by amplifying the frequencies of the clocks E₁ and E₂, thereby initiating the discharge lamp 5. the output voltage V C10 of the d.c. voltage detecting circuit 13 is stepped up so as to allow an electric current to flow through the discharge lamp 5. At this stage, the reference voltage is stepped up, thereby enlarging a difference from the output voltage of the d.c. current detecting circuit 23. As a result, the output of the comparator 24 becomes below zero; that is, (-). At the same time, the output of the lamp lighting detecting circuit 14 reaches a high level, thereby turning on the transistor Q₁₁ in the first cut-off circuit 17. Thus, the output of the saw tooth wave generator 15 is stopped from being delivered to the first constant current circuit 18. Thus, the transistor Q₁₂ of the first constant current circuit 18 becomes off, thereby stopping a current from flowing from the terminal RT of the switching regulator control IC19 to the ground. When the output of the lamp lighting detecting circuit 14 reaches a high level, the transistor Q₁₃ of the second cut-off circuit 25 becomes off, thereby inputting the (-) output of the operational amplifier OP3 in the comparator 24 to the operational amplifier OP4 in the second constant current circuit 26. The output of the operational amplifier OP4 keeps the transistor Q₁₄ off. Thus, a current from the terminal RT of the switching regulator control IC19 is stopped from being discharged through the transistor Q₁₃. It is a current ia alone that flows from the terminal RT, and therefore the frequencies of the clocks E₁ and E₂ oscillated from the switching regulator control IC19 drop to the original low levels such as 2 KHz. This steps up a current delivered to the discharge lamp, thereby increasing the output voltage V C10 of the d.c. voltage detecting circuit 13. As the output voltage V C10 of the d.c. voltage detecting circuit 13 increases, the output voltage V C11 in the capacitor C₁₁ increases. Accordingly, the lamp current summing circuit 21 has an increasing output voltage V C11 . In this way, the output of the operational amplifier OP3 increases from minus (-) to plus (+) through zero. Then, the transistor Q₁₄ of the second constant current circuit 26 is on, thereby allowing a current from the terminal RT of the switching regulator control IC19 to discharge through a resistance R₃₇. As a result, two discharged currents, that is, a discharged current from the terminal RT of the switching regulator control IC 19 through the bias current circuit 20, and a discharged current through the resistance R₃₇ step up the oscillating frequencies of the clocks E₁ and E₂ of the switching regulator control IC 19. Thus, the lamp current lowers, and the output voltage V C10 of the d.c. voltage detecting circuit 13 increases, and the output voltage V C11 of the lamp current summing circuit 21 lowers. At the same time, the output voltage of the lamp current detecting circuit 23 lowers, and increases the discharged current through the transistor Q₁₄ of the second constant current circuit 26. This enables the operational amplifier OP4 to operate so that the output voltage of the operational amplifier OP3 input to the (+) input terminal thereof and the feedback voltage based on the resistance R₃₇ input to the (-) input terminal thereof become equal, thereby increasing the oscillating frequencies of the clocks E₁ and E₂. This operation is repeated until the output voltage V C11 of the lamp current summing 21 becomes zero. Finally, when the output voltage of the d.c. current detecting circuit 23 has a value corresponding to the output voltage of the second bias circuit 22, stability is reached. The clocks E₁ and E₂ oscillate at 10 KHz or around which is determined by a sum (ia + ic) where the ia is a discharge current flowing through the bias current circuit 20 and the ic is a discharged current flowing through the transistor Q₁₄. As a result, the discharge lamp 5 is lit by a rated lamp power when a stabilized state is reached which is below a predetermined lamp voltage. Referring to Figure 7, the lamp voltage (V) (-) current characteristics depicted in a graph will be described: From the initiation of the discharge lamp up to the stabilized state at a predetermined voltage V′ a relatively large d.c. current flows through the discharge lamp for a relatively small lamp voltage. If the voltage is likely to rise above a predetermined voltage V′ at which the lamp lighting is stabilized, it is controlled so that a constant current is allowed to flow. As a result, the lighting can be quickly stabilized after the lamp is lit. After stabilization, the power remains constant, and the lamp 5 is lit at a rated power. In this way the control circuit 8 controls the inverter 2 on the basis of a detected voltage of the lamp voltage detecting circuit 6, and if the lamp voltage is low, lowers the frequencies of the clocks E1 and E₂ so as to allow a larger current to flow through the lamp. If the lamp voltage is high, it raises the frequencies of the clocks E₁ and E₂, thereby allowing a smaller current to flow through the lamp. The output terminal of the lamp lighting detecting circuit 14 in the control circuit 8 is connected to an initiation voltage timer 27. By turning on the d.c. power source, the inverter 2 oscillates at a low frequency. An oscillating voltage having a high frequency is overlapped on the oscillating voltage having a low frequency, and the overlapped oscillating voltage is detected by the d.c. voltage detecting circuit 13. If the detected overlapped voltage V C10 is higher than the reference voltage of the lamp lighting detecting circuit 14, the output of the inverter IN1 drops to a low level, and the discharge is initiated. The initiation voltage timer 27 is started at the low level of the inverter IN1. If the inverter IN1 does not rise to a high level in a predetermined period of time, a given signal is output to a given terminal so as to stop the switching regulator control IC 19 from oscillating. In this way, even if the discharge is initiated, and if the stability of the lamp is not reached in a predetermined period of time, the initiation voltage timer 27 stops the oscillation of the switching regulator control IC 19 whereby the inverter 2 is stopped from oscillating. This prevents the application of high voltage for a long time to the discharge lamp 5, thereby avoiding damaging the discharge lamp, and securing safety. The start current timer 28 is connected to an output terminal of the lamp current summing circuit 21. The start current timer 28 detects if the lamp current is larger than a predetermined value, thereby stopping the oscillation of the switching regulator control IC 19 and generates an appropriate signal to a predetermined terminal. The start current timer 28 starts when it is detected that the lamp voltage becomes smaller than a predetermined value, that is, the output voltage V C11 of the lamp current summing circuit 21 becomes higher than a predetermined value. If the output voltage V C11 does not become smaller than a predetermined value within a predetermined period of time (for example, 20 sec. or less), the oscillation of the inverter 2 by the switching regulator control IC 19 is stopped. This prevents a large amount of current from flowing through the discharge lamp 5 for a long time, thereby protecting it from being damaged. The start current timer 28 can be connected so that it is operated at the output voltage V C10 of the d.c. voltage detecting circuit 13. In this case, if the voltage V C10 does not rise above a predetermined value within a predetermined period of time, the inverter 2 is stopped from oscillating by stopping the oscillation of the clocks by the switching regulator control IC 19. Example 2 Referring to Figure 8, a lamp current summing circuit 21 is provided with a time constant shift circuit 36, which changes a time constant if the lamp voltage becomes larger than a predetermined value so that the lamp current lowers. The output terminal of the lamp current summing circuit 21 is connected to a series connection including a resistance R₅₁ and a capacitor C₁₁, the capacitor C₁₁ being grounded. The time constant shift circuit 36 receives an output from the d.c. voltage detecting circuit 13, and an output from the time constant shift circuit 36 is input to the output terminal of the lamp current summing circuit 21. The time constant shift circuit 36 includes a comparator COMP2 and a transistor Q₃₁, and the (-) input terminal is connected to the output terminal of the d.c. voltage detecting circuit 13. The (+) input terminal of the comparator COMP2 is connected to a reference point of a "for-bias" series connection including resistances R₅₃ and R₅₄, and an output terminal of the comparator COMP2 is connected to the base of the transistor Q₃₁, wherein the "for-bias" means "used for producing a bias". The collector of the transistor Q₃₁ is connected to a resistance R₅₁ at the output terminal of the lamp current summing circuit 21 through a resistance R₅₂. The junction of the resistances R₅₁ and R₅₂ is connected to the (-) input terminal of the operational amplifier OP3 in the comparator 24 through the resistance R₃₃. The emitter of the transistor Q₃₁ is grounded. In the time constant shift circuit36, when the output V₁₀ of the d.c. voltage detecting circuit 13 drops below the reference point in the for-bias series connection including resistances R₅₃ and R₅₄, the comparator COMP2 has a high output, thereby turning on the transistor Q₃₁. The resistance R₅₃ is grounded. After the discharge is initiated, the drop of the output voltage V C10 of the d.c. voltage detecting circuit 13 below the reference point causes part of the output current of the lamp current summing circuit 21 to discharge through the resistance R₅₂. As shown in Figure 7, the time constant of the lamp current drops changes in a relatively small amplitude determined by an amount of discharged current through the resistance R₅₂. If the output voltage V C10 rises above the reference point, the comparator COMP2 has a low output, thereby turning the transistor Q₃₁ off. Thus, the resistance R₅₂ is disconnected from the ground line. As a result, the time constant of the lamp current drops becomes large as shown by dotted lines in Figure 7. The lamp current gradually changes at a relatively large time constant, thereby stabilizing the discharge lamp. In this way the time constant for current drop is increased when the lamp voltage rises above a predetermined value. After the discharge lamp is stabilized at a rated output, the output is kept constant, thereby maintaining the stabilization of the lamp lighting. Example 3 Referring to Figure 9, a protective circuit will be described: The protective circuit includes a lamp instantaneous current value detecting circuit 37 (hereinafter called "detector circuit"), which is equipped so as to prevent an excessive current from flowing through the discharge lamp 5. Thus the discharge lamp is protected against various troubles due to an unexpected excess current. The detector circuit 37 includes a lamp instantaneous current terminal (equivalent to a lamp instantaneous current plug IP in Figure 3). The output is connected between a terminal C T of the switching regulator control IC19 and the capacitor C₁₂, which is grounded. The lamp instantaneous current terminal IP is connected to the (+) input terminal of the comparator COMP3 through the resistance R₆₁. A bias circuit is constituted by a series connection including resistances R₆₂ and R₆₃, and the bias point is connected to the (-) input terminal of the comparator COMP3, whose output terminal is connected to the anode of a diode D₁₂. This anode is connected to a power source V CC , and its cathode is connected to a junction of the terminal C T of the switching regulator control IC19 and the capacitor C₁₂. In the detector circuit 37 if an excess current flows through the discharge lamp 5 and the voltage rises above the bias voltage in the bias circuit 20, the output of the comparator COMP3 has a high level, thereby rapidly charging the capacitor C₁₂ from the power source. As a result, the clocks E₁ and E₂ are rapidly inverted, and this inversion cuts off the excess current. Thus, the discharge lamp is protected from being damaged owing to an excess current. Instead of effecting the rapid inversion of the clocks, the alternative way is to stop the oscillation of the clocks of the switching regulator control IC19 temporarily. Example 4 Referring to Figure 10, an output terminal of a d.c. voltage detecting circuit 13 is connected to the lamp current summing circuit 41, which includes an operational amplifier OP7. The output voltage V C10 of the circuit 13 is divided by resistances R₈₁ and R₈₂, and the divided voltages are input to the (+) input terminal of the operational amplifier OP7. A minus (-) bias voltage obtained from a variable resistor R₈₃ is input to the (-) input terminal of the operational amplifier OP7. The output of the operational amplifier OP7 is input to the (+) input terminal of the operational amplifier OP9. The collector of it is connected to the terminal R T of the switching regulator control IC19, and the emitter is grounded through a resistance R₈₆. A voltage occurring in a resistance R₈₆ is input to the (-) input terminal of the operational amplifier OP9. The transistor Q₄₁ of the constant current circuit 42, when it is on, connects the terminal R T of the switching regulator control IC 19 to the ground. When the output voltage V C10 of the d.c. voltage circuit 13 is zero, the operational amplifier OP7 in the lamp current summing circuit 21 outputs a voltage corresponding to the bias voltage of the variable resistor R₈₃, thereby turning the transistor Q₄₁ on. Thus, a given current flows through the resistance R₈₆ from the switching regulator control IC19, which, as a result, oscillates at a low frequency. When the discharge is initiated, and raises the lamp voltage. Accordingly, the output of the operational amplifier OP7 increases, and causes the discharge current to increase through the resistance R₈₆. In this way, the oscillating frequency is increased, thereby decreasing the amount of a current flowing through the lamp 5. When the lamp voltage is decreased, the discharge current diminishes through the constant current circuit 42, thereby lowering the oscillating frequency of the switching regulator control IC19. Thus, the lamp current is stepped up. The lamp voltage, and accordingly, the switching regulator control IC19 is controlled so that clocks are generated at a predetermined frequency corresponding to the lamp current. As a result, the discharge lamp 5 is controlled so that the lamp is stably lit at a rated current. The circuit of Example 4 is more simplified than that shown in Figure 4, in that the d.c. current detecting circuit 23, the second bias circuit 22 and the comparator 24 are omitted. Example 5 Referring to Figure 11, a voltage set-up circuit 43 will be described, which is provided as a device for setting up an initial current at which the discharge is initiated: An input terminal of the voltage set-up circuit 43 includes an inverter IN3 connected to the lamp lighting detecting circuit 14, a transistor Q₅₀, and a diode D₁₃ whose cathode is connected to the collector of the transistor Q₅₀. The anode of the diode D₁₃ is connected to the output terminal of the lamp current summing circuit 21. The emitter of the transistor Q₅₀ is grounded. The series connection of the transistor Q₅₀ and the diode D₁₃ is connected in parallel with the capacitor C₁₁ connected to the output terminal of the lamp current summing circuit 21. The other structure is the same as that shown in Figure 4. An example of the operation will be described: When the power source is turned on, a voltage is applied to the discharge lamp. Initially, the voltage is low, and the lamp current summing circuit 21 outputs a large voltage. Thus a voltage occurs in the capacitor C₁₁. As the voltage applied to the lamp becomes larger, the lamp lighting detecting circuit 14 operates and its output becomes low at which the control circuit 8 is driven so as to initiate the discharge. In response to the output of the lamp lighting detecting circuit 14 an output of the inverter IN3 in the voltage set-up circuit 43 rises to a high level, thereby turning the transistor Q₅₀. The charge of the capacitor C₁₁ is discharged through the diodes D₁₃ and the transistor Q₅₀, and the voltage of the capacitor C₁₁ has an added value in the forward direction voltages of the diode D₁₃ and the transistor Q₅₀. In this way, at the initiation of the discharge the voltage of the capacitor C₁₁ is clipped to a predetermined value. Then, when the discharge lamp 5 is lit, the output of the lamp lighting detecting circuit 14 rises to a high level, thereby turning the transistor Q₅₀ off. While the discharge lamp 5 is lit, the voltage of the capacitor C₁₁ is clipped to a predetermined value, because when the lamp voltage is relatively low which raises the output of the lamp current summing circuit 21. If the lamp voltage is high, and the output of the lamp current summing circuit 21 becomes lower than the value of the capacitor C₁₁ at the time of the initiation of discharge, the voltage of the capacitor C₁₁ remains the same as that at the initiation of discharge. This means that when the discharge lamp 5 is to be reinitiated, the lamp current becomes larger than a current at which the lighting is stabilized. Even after the discharge lamp is reinitiated, and the voltage is still high, the lamp current is stepped up, and after the lamp is put off where the confined metal sticks to the inside wall of the lamp tube or the vapor of it becomes inactive, the lighting stability is secured from the initiation of discharge with regular lighting output. Example 6 Referring to Figure 12, there is provided a lamp extinguishing time detecting circuit 44 which detects a period of time for which the discharge lamp is put off. The lamp extinguishing time detecting circuit 44 is used together with a voltage set-up circuit 45, which, in response to the output of the circuit 44, sets up an initial lamp current so that a larger current can be set up at the first or second initiation (reinitiation) of discharge as compared with the current at which the lighting is stabilized. The set-up circuit 44 includes a buffer circuit BU1 connected to an output terminal of the lamp lighting detecting circuit 14, and a resistance R₉₀ connected to the output of the buffer circuit BU1 through the diode D14. The resistance R₉₀ and the capacitor C₅₀ are grounded, and connected in parallel with each other. The voltage set-up circuit 45 includes an inversion circuit OP10 connected to the output terminal of the circuit 44 through the resistance R₉₀, and a clip circuit OP11 which limits an output terminal to an output voltage of the inversion circuit OP10 in response to an output of the inversion circuit OP10. The clip circuit OP11 is connected so as to limit the voltage of the capacitor C₁₁ connected to the output of the lamp current summing circuit 21. An example of the operation will be described, in which the description of like components and elements to those in Figure 11 will be omitted for simplicity: When the power source is turned on, the lamp current summing circuit 21 outputs a large voltage, thereby allowing a voltage to occur in the capacitor C₁₁. As the voltage applied to the discharge lamp becomes larger, the lamp lighting detecting circuit 14 operates, and has a low output. Thus, the control circuit 8 is operated so as to initiate the discharge. When the discharge lamp 5 is lit, the output of the lamp lighting detecting circuit 14 is given to the capacitor C₅₀ through the buffer circuit BU1 and diode D14, thereby charging the capacitor C₅₀. When the discharge lamp 5 is extinguished, the voltage of the capacitor C₅₀ is discharged through the resistance R₉₀, and diminishes as time goes on. The voltage of the capacitor C₅₀ is given to the inversion circuit OP10, whereby the inversion is effected and amplified. Since at the input terminal of the inversion circuit OP10 the minus (-) bias voltage VB1 and the voltage of the capacitor C₅₀ are added, the output of the inversion circuit OP10 becomes positive (+) at the extinction, and is clipped so as to increase proportionally for the extinct period of time. As a result, the initiating current becomes larger as long as extinction lasts. When extinction lasts for a short period of time, the gaseous pressure in the lamp is still high, thereby maintaining the ignition efficiency. In addition, because little confined metal sticks to the wall of the lamp, no large current is required to reinitiate the discharge. However, when extinction lasts for a long time, the gaseous pressure in the lamp drops or the confined metal sticks to the inside wall of the lamp, thereby requiring a large initiation current. This ensures the stabilized lighting immediately after reinitiation. Example 7 Referring to Figure 13, a modified version of the embodiment shown in Figure 8 will be described: Instead of the time constant shift circuit 36 and the series connection of the resistances R₅₃ and R₅₄, a minimum lamp voltage detecting circuit 46 and a shift voltage set-up circuit 47 are provided. The circuit 46 includes an inversion circuit OP12 whose input terminal is connected to the output terminal of the d.c. voltage detecting circuit 13 which outputs a voltage corresponding to the lamp voltage, a capacitor C₅₁ connected to the output terminal of the inversion circuit OP12 through the diode, and a transistor Q₅₁ whose base is connected to the lamp lighting detecting circuit 14 through the inverter IN4. The collector of the transistor Q₅₁ is connected to the capacitor C₅₁, and the emitter of it is grounded. Thus, when the transistor Q₅₁ is on, the charge in the capacitor C₅₁ is discharged. The shift voltage set-up circuit 47 includes the inversion circuit OP13 for inverting the voltage of the capacitor C₅₁ in the minimum lamp voltage detecting circuit 46. The output of the inversion circuit 46 is input to the non-inverted side of the comparator COMP2 as a reference voltage for the comparator COMP2′ in the time constant shift circuit 36. An example of the operation will be described, in which like components and elements to those in Figure 8 will be omitted for simplicity: The minimum lamp voltage detecting circuit 46 receives an input corresponding to the lamp voltage, and the received voltage is reversed and amplified by the inversion circuit OP12. A minus bias voltage (-) VB2 is added to the input voltage of the inversion circuit OP12 so that the circuit OP13 receives a higher plus (+) voltage when the minimum lamp voltage is low. The output of the inversion circuit OP12 is input to the capacitor C₅₁ through the diode. The lower the minimum lamp voltage is, the higher the output voltage of the inversion circuit OP13 becomes. At the initiation of discharge the transistor Q₅₁ is on by the inversion circuit IN4, thereby discharging the charge in the capacitor C₅₁. Thus the voltage of the capacitor C₅₁ has a value corresponding to the post-initiation minimum lamp voltage. The voltage of the capacitor C₅₁ is input to the inversion circuit OP13, and is reversed and amplified by the inversion circuit OP13. A minus (-) bias voltage -VB3 is added to the output voltage of the inversion circuit OP13 so that the inversion circuit OP13 outputs a lower plus (+) voltage when the input voltage is higher. As a result, the output voltage of the inversion circuit OP13 outputs a lower voltage when the minimum lamp voltage is lower. When the minimum lamp voltage is low, the reference voltage of the comparator COMP2′ becomes low. At the low minimum lamp voltage the transistor Q₃₁ is on, and the resistance R₅₂ is connected to the ground line. The resistance R₅₂ prolongs the time constant required to prevent the lamp current from rising at the increasing lamp voltage. By slowing it down to reduce the lamp current the lamp current is allowed to flow in a prolonged period of time, thereby ensuring that a greater amount of current is allowed to flow through the lamp. In this way, a low minimum lamp voltage prolongs the time constant required to reduce the current, thereby increasing the electric power supplied to the lamp. Thus, the lighting output can rise upward at a constant speed irrespective of irregularities in the minimum lamp voltage. Example 8 Referring to Figure 14, a modified version of the embodiment shown in Figure 13 will be described: This example is different from that shown in Figure 13, in that the series connection including resistances R₅₃ and R₅₄ used to set up a voltage for shifting in the time constant shift circuit 36 is operated in the same manner as the example of Figure 8. More specifically, the time constant is changed in accordance with the post-initiation minimum voltage, instead of the shifting voltage. To this end, a time constant control circuit 48 is connected to the output terminal of the minimum lamp voltage detecting circuit 46. This circuit 48 includes an inversion circuit OP14 for reversing the voltage of a capacitor C₅₁ in the minimum lamp voltage detecting circuit 46, and a constant current circuit allowing the amount of a current that corresponds to the voltage of the inversion circuit OP12 to flow to the ground. This circuit 48a includes an operational amplifier OP14, and a transistor Q₅₂ which is turned on in response to an output from the operational amplifier OP14. The collector of this transistor Q₅₂ is connected to an output of the lamp current summing circuit 21. The emitter of the transistor Q₅₂ is grounded. The transistor Q₅₂ is turned on at an output voltage of the operational amplifier OP14, and continues to discharge until the output voltage of the operational amplifier OP14 reaches a predetermined value. An example of the operation will be described, in which the description of like components and elements to those in Figures 8 and 11 is omitted for simplicity: The lower the minimum lamp voltage is, the higher the voltage of the capacitor C₅₁ in the minimum lamp voltage detecting circuit 46 becomes. At the initiation of discharge the transistor Q₅₁ is turned on by the inverter IN4, and the charge of the capacitor C₅₁ is discharged. Eventually the voltage of the capacitor C₅₁ has a value corresponding to the post-initiation minimum lamp voltage. This voltage is applied to the inversion circuit OP12 whereby it is reversed and amplified. A minus (-) bias voltage -VB2 is added to the input voltage of the inversion circuit OP12 so that the inversion circuit OP12 outputs a lower plus (+) voltage when the input voltage is higher. As a result, the output voltage of the inversion circuit OP12 outputs a lower voltage when the minimum lamp voltage is lower. The lower the minimum lamp voltage is, the less current is discharged. when the transistor Q₅₂ in the constant current circuit 48a is turned on. Thus, the voltage drop of the capacitor C₁₁ in the lamp current summing circuit 21 is retarded, thereby prolonging the time constant required to reduce the lamp current by the lamp current summing circuit 21. In this way the time constant is continuously changed on the basis of the minimum lamp voltage, thereby making it possible to prolong a time constant at a low lamp voltage and to reduce the lamp current over a prolonged period of time. As a result, a greater amount of current can be supplied to the lamp for a relatively short period of time. This ensures that at a relatively low minimum lamp voltage the lighting output rises up quickly. Thus, the lighting output can rise up at a constant speed irrespective of irregularities in the minimum lamp voltage. Example 9 Referring to Figure 15, a modified version of the embodiment shown in Figure 14 will be described: This example is different from that shown in Figure 14, in that instead of changing a time constant, a maximum lamp current is changed so as to change the time for which a maximum lamp current is supplied to the lamp. To this end, a maximum lamp current time set-up circuit 49 (hereinafter called "maximum current circuit") is provided. This maximum lamp current set-up circuit 49 includes a resistance R₉₅ for discharging the voltage of the capacitor C₅₁ in the minimum voltage detecting circuit 46 to the ground, and a comparator COMP4 for increasing the output of the lamp current summing circuit 21. An example of the operation will be described, in which the description of like components and elements to those in Figures 8, 15 and 16 is omitted for simplicity: The lower the minimum lamp voltage becomes, the higher the voltage of the capacitor C₅₁ in the minimum lamp voltage detecting circuit 46 becomes. At the initiation of discharge, the transistor Q₅₁ is turned on by the inverter IN4, thereby discharging the charge of the capacitor C₅₁ until the voltage thereof has a value corresponding to the post-initiation minimum lamp voltage. After the voltage of the capacitor C₅₁ has reached the minimum lamp voltage, it reduces in accordance with the releasing of the charge of the capacitor C₅₁ through the resistance R₉₅. The comparator COMP4 compares between the voltage of the capacitor C₅₁ and the reference voltage, and the output voltage is kept high until the voltage of the capacitor C₅₁ becomes equal to the reference voltage. This output voltage is added to the output of the lamp current summing circuit 21, and therefore the voltage of the capacitor C₁₁ in the lamp current summing circuit 21 becomes high. While the output of the comparator COMP4 is kept high, the control circuit 21 regulates the lamp current so as to be the maximum lamp current. Thus the maximum lamp current is allowed to flow through the discharge lamp 5 over a relatively long period of time. In this way, the lower the minimum lamp voltage is, the longer the maximum current is allowed to flow through the discharge lamp 5. As a result, the discharge lamp receives a large supply of current for a relatively short period of time. This ensures that at a relatively low minimum lamp voltage the lighting output rises up quickly. Thus, the lighting output can rise up at a constant speed irrespective of irregularities in the minimum lamp voltage. Example 10 Referring to Figure 16, a modified version of the cut-off circuit and the first bias circuit of Figure 1 will be described: This example is characterized in that the frequency of the lamp current is gradually changed over a period of time from the initiation of discharge up to the lighting. The output of the saw tooth wave circuit 15 is given to the first constant current circuit 18 through the bias circuit 32. The first constant current circuit 18 is connected to the junction of the terminal R T of the switching regular control IC 19 and the bias current circuit 20 in the same manner as in the first example. The cut-off circuit 31 includes transistors Q₂₁ and Q₂₂ whose bases are connected to the output terminal of the lamp lighting detecting circuit 14 through resistances R₆₁ and R₆₂. A bias circuit 32 includes a for-bias series connection including a resistance R₆₃ and a variable resistor 64, a parallel connection including a resistance R₆₇ and a diode D₁₁ connected in parallel to the bias point in the for-bias series connection, and a resistance R₆₆ connected in series to the parallel connection. The resistance R₆₆ is connected to the (+) input terminal of the operational amplifier OP2 in the constant current circuit 18. The capacitor C₂₀ is connected to the junction of resistances R₆₇ and R₆₆, the capacitor C₂₀ being charged by a diode D₁₁. The output voltage of the saw tooth wave generator 15 is given to the (+) input terminal of the operational amplifier OP2 in the first constant current circuit 18 through a resistance R₆₅, and the output of the saw tooth wave generator 15 is added. The collector of the transistor Q₂₁ in the cut-off circuit 31 is connected to the output terminal of the saw tooth wave generator 15, and the collector of the transistor Q₂₂ is connected to a bias point in the for-bias series connection. The emitters of the transistors Q₂₁ and Q₂₂ are respectively grounded. Under this arrangement, when the output of the lamp lighting detecting circuit 14 becomes low, and the transistors Q₂₁ and Q₂₂ in the cut-off circuit 31 are off thereby initiating the discharge, the bias voltage determined by the for-bias series connection R₆₃ is input to the (+) input terminal of the operational amplifier OP2 in the first constant current circuit 18 with the addition of the output voltage of the saw tooth wave generator 15. The bias voltage is instantaneously applied to the (+) input terminal of the operational amplifier OP2, and is stored in the capacitor C₂₀. Then, when the oscillating frequency of the switching regulator control IC 19 becomes high thereby allowing a current to flow through the discharge lamp at a high oscillating frequency. In this way the discharge is initiated, thereby increasing the output of the lamp lighting detecting circuit 14 to a high level. Thus the transistors Q₂₁ and Q₂₂ in the cut-off circuit 31 are turned on. At this stage, the bias voltage in the bias circuit 32 is not immediately grounded but gradually reduced owing to the fact that the charge of the capacitor 20 is discharged through resistances R₆₇, R₆₆ and R₆₅. As a result, the clocks E₁ and E₂ are prevented from rapidly dropping to a low frequency such as 2 KHz. From the initiation of discharge up to the lighting the frequencies of the clocks E₁ and E₂ are gradually reduced, thereby avoiding a possible suspension of initiation due to rapid reduction in frequencies. Example 11 Figure 17 is a circuit diagram using a series inverter which is driven by a d.c. current. The series inverter has the following structure: Each end of the primary winding is grounded through drive transistors Q₃₁ and Q₃₂. The base of each transistor receives clocks E₁ and E₂ which are reversed so as to effect a phase shift. The primary winding receives a drive voltage VD at its middle point. The secondary side of the drive transformer DT′ is provided with two secondary windings. The ends of the secondary windings are connected to the base of switching transistors Q₃₃ and Q₃₄, respectively, which are connected in series to each other and disposed between a d.c. power source VDD and the ground GND. The ends of the secondary windings of the drive transformer DT′ are connected to the junction of the switching transistors Q₃₃ and Q₃₄ and the ground line. A current reversing capacitor C₃₀, a choke coil 3, an oscillating capacitor 4, and a voltage detecting capacitor C₃₁ are connected in series between the junction of the switching transistors Q₃₃ and Q₃₄ and the ground line. A discharge lamp 5 and a resistance R₇₃ are connected in series between the junction of the choke coil 3 and the capacitor 4 and the ground line. The capacitance of the capacitor C₃₀ is larger than that of the capacitor 4. The junction of the capacitors 4 and C₃₁ constitutes a lamp voltage detecting terminal VL, and the junction of the discharge lamp 5 and a resistance R₇₃ constitutes a lamp instantaneous current value detecting terminal IP. Under this arrangement, when the switching transistor Q₃₃ is turned on, the switching transistor Q₃₄ becomes off, thereby allowing a current to flow in the direction X′ from the d.c. power source, and is supplied to the oscillating circuit through the capacitor C₃₀, the oscillating circuit being constituted by a series connection of the choke coil 3 and the capacitor 4. When the switching transistor Q₃₃ is turned off, the switching transistor Q₃₄ becomes on, thereby allowing the charge stored in the capacitor C₃₀ to flow in the direction Y′ and be supplied to the oscillating circuit. Then, the same operation as in the first example takes place, and the discharge lamp is lit. the lamp voltage is detected through the lamp voltage detecting terminal VL. This eliminates the necessity of detecting a potential difference between both ends of the capacitor C₃₁, thereby making it unnecessary to use a differential amplifier in the d.c. voltage detecting circuit shown in Figure 4 (Example 1). A rectifier will be enough. Thus, the circuit is simplified.

Claims: An apparatus for operating a discharge lamp (5) comprising a d. c. power source (1), an inverter (2) driven from the d. c. power source (1) so as to be oscillated at a predetermined frequency or duty ratio, a discharge lamp (5) connected to the inverter (2), a lamp voltage detecting means (6) for detecting the voltage applied to the discharge lamp (5), and a lamp start control means (8) for regulating the inverter (2) during the period of time from the initiation of discharge up to the stable lighting by changing the oscillating frequency or duty ratio, charcterized in that the lamp start control means (8) regulates the inverter by changing the oscillating frequency or the duty ratio of the inverter (2) in accordance with the value of the lamp voltage detected by the lamp voltage detecting means (6) so as to control the current which flows through the discharge lamp (5), whereby a large current flows through the discharge lamp (5) when the lamp voltage applied to the discharge lamp (5) is low, and a small current flows therethrough when the lamp voltage is high. An apparatus for operating a discharge lamp (5) as defined in claim 1, wherein the lamp start control means (8) comprises, a lamp current summing means (21) for generating an output signal and applying it to the inverter (2), the voltage level of the output signal of the lamp current summing means (21) varying in accordance with the level of the output of the lamp voltage detecting means (6), and a bias means (16, 22, 32) for applying a bias voltage to the lamp current summing means (21), wherein the lamp current summing means (21) progressively lowers the voltage level of the output signal as the lamp voltage increases within a predetermined range, and makes the output signal zero when the lamp voltage is above a predetermined upper limit of the range. An apparatus for operating a discharge lamp (5) as defined in claim 2, wherein the output signal of the lamp current summing means (21) is kept at a predetermined constant level when the lamp voltage is below a first predetermined value, wherein the output signal of the lamp current means (21) is decreased as the lamp voltage increases within a predetermined range between the first predetermined value and a second predetermined value, and wherein the output signal of the lamp current summing means (21) is made to be zero when the lamp voltage is above the second predetermined value, thereby the oscillating frequency of the inverter (2) is regulated by an added output of the outputs of the lamp current summing means (21) and of the bias means (16, 22, 32), and wherein the lamp current is kept constant by the output signal from the lamp current summing means (21) when the lamp voltage drops below the first predetermined value. An apparatus for operating a discharge lamp (5) as defined in claim 2 or 3, wherein the lamp start control means (8) comprises a d. c. current detecting means (23) for detecting the lamp current, and a comparator (24) comparing the output of the d. c. current detecting means (23) and the added output of the lamp current summing means (21) and of the bias means (16, 22, 32), the output of the comparator (24) regulating the inverter (2). An apparatus for operating a discharge lamp (5) as defined in claim 2 or 3, wherein the lamp start control means (8) comprises a time constant shift means (36) which is operated when the lamp voltage exceeds a predetermined limit within the predetermined range so as to change a time constant required to reduce the output current determined by the lamp current summing means (21). An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 3, wherein the lamp start control means (8) comprises a bias current circuit (20) for regulating the oscillation frequency of the inverter (2) whereby the oscillation frequencies of the inverter (2) is maintained above a predetermined frequency by a current flowing through the bias current circuit (20) regardless of an abrupt passage of the lamp current. An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 3, wherein the lamp start control means (8) comprises a lamp instantaneous current value detecting means for generating a signal when the lamp instantaneous current value exceeds a predetermined value, the lamp instantaneous current value detecting means regulating the inverter (2) so as to allow the same to oscillate the lamp current at a predetermined frequency. An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 3, wherein the lamp start control means (8) comprises an initiation voltage timer means (27) which stops the inverter (2) from oscillation when the lamp voltage drops below a predetermined value over a period of time from the initiation of discharge up to the stabilized lightning. An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 3, wherein the lamp start control means (8) comprises a starting initial current set-up means which regulates the inverter (2) so that the initial lamp current generated reaches a larger value immediately after the initiation or reinitiation of discharge as compared with the lamp current at which the lightning is stabilized. An apparatus for operating a discharge lamp (5) as defined in claim 9, wherein the lamp start control means (8) comprises an after-extinct period detecting means (44) for detecting a period of time lapsing after extinction, wherein the starting initial current set-up means steps up the initial lamp current in proportion to the length of the after-extinct period detected by the after-extinct period. An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 3, wherein the lamp start control means (8) comprises a minimum lamp voltage detecting means (46) for detecting a minimum voltage after the initiation or reinitiation of discharge and a lamp current shift means for changing the lamp current so as to raise the electric power supplied to the discharge lamp (5) more intensively in accordance with the lowering degree of the minimum lamp voltage detected by the minimum lamp voltage detecting means (46). An apparatus for operating a discharge lamp (5) as defined in claim 11, wherein the lamp current shift means prolongs the period of time for which the lamp current is supplied to the discharge lamp (5) in accordance with the lowering degree of the minimum lamp voltage. An apparatus for operating a discharge lamp (5) as defined in claim 12, wherein the lamp current shift means prolongs the time constant required to reduce the lamp current in accordance with the lowering degree of the minimum lamp voltage. An apparatus for operating a discharge lamp (5) as defined in claim 13, wherein the lamp current shift means continuously shifts the time constant over the period of time for which the minimum lamp voltage is lowered. An apparatus for operating a discharge lamp (5) as defined in claim 13, wherein the lamp current shift means prolongs the period of time for flowing a maximum lamp current in accordance with the lowering degree of the minimum lamp voltage. An apparatus for operating a discharge lamp (5) as defined in one of claims 1 to 15, further comprising an oscillating circuit which comprises a series connection including a choke coil (3) connected to the inverter (2) and a first capacitor (4), wherein said discharge lamp (5) is connected to the junction of the choke coil (3) and the first capacitor (4); and a lamp characteristics detecting means for detecting the lamp voltage and/or the lamp current, wherein the lamp start control means (8) changes the oscillating frequency or duty ratio of the inverter (2) in response to the output signal from the lamp characteristics detecting means, thereby stabilizing the lighting of the discharge lamp (5). An apparatus for operating a discharge lamp (5) as defined in claim 16, wherein the oscillating circuit comprises a second capacitor with the choke coil (3) and the first capacitor connected in series, and wherein the discharge lamp (5) is connected to the junction of the choke coil (3) and the second capacitor, the first capacitor having a larger capacitance than the second capacitor. An apparatus for operating a discharge lamp (5) as defined in claims 16 or 17, wherein the lamp characteristics detecting means is a lamp voltage detecting means (6) detecting the lamp voltage. An apparatus for operating a discharge lamp (5) as defined in claim 18, wherein the inverter (2) is oscillated at a relatively low frequency at an initial stage when the d. c. power source (1) is turned on, and the resulting low frequency voltage has a relatively high frequency oscillating voltage overlapped by the oscillating circuit. An apparatus for operating a discharge lamp (5) as defined in claims 18 or 19, wherein the lamp start control means (8) raises the oscillating frequency of the inverter (2) so as to enable the oscillating circuit to generate a high frequency voltage when the lamp voltage detecting means (6) detects an oscillating voltage having a higher frequency than a predetermined frequency. An apparatus for operating a discharge lamp (5) as defined in claim 20, wherein the lamp start control means (8) gradually reduces the oscillating frequency of the inverter (2) when the discharge lamp (5) is started by a high oscillating voltage occurring in the oscillating circuit. An apparatus for operating a discharge lamp (5) as defined in claim 20, wherein the lamp start control means (8) comprises a wave generator (15) and regulates the oscillating frequency within a predetermined range in accordance with the output voltage of the wave generator (15) so as to raise the oscillating frequency of the inverter (2). An apparatus for operating a discharge lamp (5) as defined in one of claims 20 to 22, wherein the lamp start control means (8) comprises a timer means which is driven when the inverter (2) oscillates at a high frequency and continues the oscillation at the high frequency over a predetermined period of time so as to stop the oscillation of the inverter (2). An apparatus for operating a discharge lamp (5) as defined in one of claims 16 to 23, wherein the choke coil (3) comprises a pair of cores (9a,9b) having three leg portions facing each other, and wherein the central leg portions are opposed to each other with a spacing and provided with a coil. An apparatus for operating a discharge lamp (5) as defined in claim 24, wherein the three leg portions are opposed to each other with a spacing.

Inventors: GYOTEN MASAYOSHI, HORII SHIGERU, ITO KAZUHIKO, KAMITANI TAKAYUKI, MIYAZAKI KOJI, OZAWA MASATAKA, SAITO TAKESHI, WAKI ATSUO, YOSHIKAWA NOBUHISA, GYOTEN, MASAYOSHI, HORII, SHIGERU, ITO, KAZUHIKO, KAMITANI, TAKAYUKI, MIYAZAKI, KOJI, OZAWA, MASATAKA, SAITO, TAKESHI, WAKI, ATSUO, YOSHIKAWA, NOBUHISA
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1991
Main classification: H05B41
IPC codes: H05B41