Self-aligned bipolar transistor structure and fabrication process

Abstract: A self-aligned bipolar structure (11) for use on SOI (silicon on insulator) substrates is described. This structure does not require etching poly and stopping on single crystal silicon. This is also a process of forming a MOS transistor and a vertical, fully self-aligned bipolar transistor on an insulating substrate. The process comprises: forming an epitaxial silicon layer (16) on an insulator (10), and etching the epitaxial silicon (16) to form a bipolar mesa and a MOS mesa; forming an oxide surface on the mesas; opening an emitter contact region in the oxide surface of the bipolar mesa; opening an emitter contact region in the oxide surface of the bipolar mesa; depositing a layer of poly; applying and patterning an etch resist on the poly, thereby providing an exposed portion of the poly on the bipolar mesa; etching the exposed portion of poly using the oxide surface as an etch stop, the etching thereby forming an emitter contact (60) of unetched poly; etching an extrinsic collector portion (76) of the mesa to provide a recessed region; forming a collector-side emitter sidewall (74) and a base-side emitter sidewall (74) on the emitter contact; forming an extrinsic base, using the base-side emitter sidewall to align the extrinsic base (72) to the emitter contact (60); and forming an extrinsic collector (76) in the recessed region using the collector-side emitter sidewall (74) to align the extrinsic collector (76) to the emitter contact (60).

Description: RELATED APPLICATIONS "BiCMOS/SOI Process Flow", by Robert H. Eklund, (US-A-5049513) and "SOI BiCMOS Process", by Robert H. Eklund, et al. (US-A-5102809), both assigned to Texas Instruments. This invention was made with government support under contract No. SC-0010-87-0021 awarded by Naval Weapons Support Center. The Government has certain rights in this invention. BACKGROUND OF THE INVENTION This invention is in the field of integrated circuits, and is specifically directed to methods of fabricating bipolar transistors in integrated circuits, as well as to methods of fabricating both bipolar and MOS transistors on a silicon on insulator (SOI) surface. The integration of MOSFET structures and bipolar transistors on a single substrate has become very desirable. In addition, silicon on insulator (SOI) technology offers the highest performance for a given feature size due to the minimization of parasitic capacitance. As is well known in the art, digital and linear functions are often performed by integrated circuits using either bipolar or metal-oxide-semiconductor (MOS) technology. Bipolar integrated circuits, of course, provide higher speed operation and greater drive currents than the MOS circuits, at the cost of higher power dissipation, especially when compared against complementary MOS (CMOS) circuits. Recent advances in manufacturing technology have allowed the use of both bipolar and CMOS transistors in the same integrated circuit (commonly referred to as BiCMOS devices). To date, SOI processes have been CMOS oriented. For bipolar or BICMOS processes in SOI, typical problems have been the defect density caused by the buried oxide layer. Various approaches to SOI bipolar structures have been demonstrated but these approaches suffer from the limitation that they require trench isolation which, in addition to being an expensive process, tends to be a yield limiting process in manufacturing. Previous bipolar structures that have been proposed for fabricating self-aligned transistors in a thin epitaxial layer have suffered from the drawback that they require that polysilicon be etched while stopping on single crystal silicon. This makes the process difficult to control and tends to result in the structure being quite expensive. A method of the type described above is disclosed in EP-A-281 235. In this document a bipolar transistor and a method of fabrication thereof compatible with MOSFET devices is described. In the face of a semiconductor well a transistor in extrinsic base region is formed and covered with a gate oxide. The gate oxide is opened, and doped polysilicon is deposited thereover to form a polyemitter structure in contact with the base region. Sidewall oxide is formed on the polyemitter structure. A collector region and an extrinsic base region are formed in the semiconductor well and self aligned with respect to opposing side edges of the polyemitter sidewall oxide. A further method of the type described above is disclosed in EP-A-354 153. This document describes a compressed vertical bipolar transistor configuration that eliminates one side of the standard symmetrical base contact, while also eliminating the requirement for a collector contact reach-thru. In particular, this document discloses a method step by which a recessed region is formed for an extrinsic collector by etching the silicon surface. SUMMARY OF THE INVENTION A self-aligned bipolar structure for use on SOI (silicon on insulator) substrates is described. This structure does not require etching poly and stopping on single crystal silicon. This structure also can be used for a BiCMOS/SOI process without significantly increasing topography. The invention provides a process of forming a vertical bipolar transistor on a silicon on insulator surface as disclosed in claim 1. The described embodiments of the present invention provide bipolar transistors, along with CMOS transistors, on SOI substrates. In the primary described embodiment, the extrinsic base is self-aligned to a sidewall oxide spacer on the emitter poly. After a silicon etch on the collector side and the formation of a second sidewall spacer, the collector contact is self-aligned to the other side of the emitter poly. The collector side silicon etch separates the base and the heavily doped collector contact to prevent degradation of the breakdown voltage for the collector-base junction. It should be noted that this structure does not use a buried layer to minimize collector resistance but accomplishes this by self-aligning the collector contact to the emitter polysilicon. This is a process of forming a MOS transistor and a vertical, fully self-aligned bipolar transistor on an insulating substrate. The process comprises the steps disclosed in claim 3. The method may utilize a first collector-side emitter sidewall and a first base-side emitter sidewall formed prior to etching the extrinsic collector portion, and a second collector-side emitter sidewall and a second base-side emitter sidewall formed after etching the extrinsic collector portion, and the extrinsic base formed using the second base-side emitter sidewall to align the extrinsic base, and the etching of the extrinsic collector portion of the mesa to provide a lower level region aligned to the first collector-side emitter sidewall, and the extrinsic collector in the lower level region formed using the second collector-side emitter sidewall to align the extrinsic collector. In another alternative, the method may utilize a first collector-side emitter sidewall and a first base-side emitter sidewall formed prior to etching the extrinsic collector portion, and a second collector-side emitter sidewall and a second base-side emitter sidewall formed after etching the extrinsic collector portion, and the extrinsic base formed using the first base-side emitter sidewall to align the extrinsic base, and the etching of the extrinsic collector portion of the mesa to provide a lower level region aligned to the first collector-side emitter sidewall, and the extrinsic collector in the lower level region formed using the second collector-side emitter sidewall to align the extrinsic collector. The method utilizes etching to recess the extrinsic collector portion of the mesa but not the extrinsic base, and the method also utilizes patterning the etch resist to provide emitter poly having an area larger than the emitter contact region, thereby creating an emitter-base overlap region, and the method may also utilize TEOS and nitride over the oxide surface in the emitter-base overlap region, whereby capacitance between the emitter contact and the extrinsic base is reduced. The method also utilizes patterning the etch resist on the poly to provide an exposed negative gate portion of the poly on the MOS mesa; etching the exposed negative gate portion of poly using the oxide surfaces as an etch stop, thereby forming a gate of unetched poly; forming gate sidewalls on the gate; using the gate sidewalls to align source/drain regions to the gate, thereby utilizing a portion of the oxide surfaces as a gate oxide, whereby the oxide surface serves as an etch stop for the poly etch on both the MOS and bipolar mesas and also as a gate oxide. The invention is also a fully self-aligned bipolar transistor on an insulating substrate, with the features disclosed in claim 5. Preferably the transistor uses a dielectric (e.g. TEOS layer and a nitride) layer over the oxide surface in the emitter-base overlap region, whereby capacitance between the emitter and the extrinsic base is reduced. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a cross sectional view showing a preferred embodiment of the present invention wherein a bipolar transistor is constructed in a single epi layer on top of a buried oxide layer. Figures 2 through 8 are cross sectional views showing the processing steps of a preferred embodiment of the present invention wherein a bipolar transistor, along with an NMOS transistor, is constructed in a single epi layer on top of a buried oxide layer. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention provides substantial advantages in circuits using bipolar transistors and particularly in circuits combining bipolar and CMOS transistors. The disclosed structure does not require that the polysilicon etch stop on single crystal silicon as has been required in prior art. The use of an oxide for the polysilicon etch stop in a fully self-aligned bipolar transistor has apparently never been done before. This structure has the distinct advantage that it is built in the same epitaxial layer 16 as the MOSFET. Another advantage is that this design has improved radiation hardness over prior art due to the reduced epitaxial thickness. One significant advantage of this structure is that the parasitic capacitances are reduced due to the fact that the diffusions extend down to the buried oxide such as for the extrinsic base. The fabrication of this bipolar structure is described in the context of a CMOS/SOI process thus providing a BiCMOS/SOI process but it could also be used for a bipolar/SOI process. While this transistor structure is primarily suited for use on an SOI substrate, it can be used in a bulk process to avoid having to go through the processing of the buried N+ layers. This is very attractive for use in a DRAM process where the substrate is a P-epi on a P+ substrate and a buried layer which requires a high temperature cannot be formed. The only special requirement is that the tank depth be greater than the vertical isolation spacing in order to minimize the gain of the parasitic transistor (extrinsic base-tank-substrate). Also, note that the preferred embodiment is described as an NPN but could be built as a PNP. The proposed structure is not truly self-aligned in that the emitter poly 60 does overlap an oxide 44 slightly but at the current alignment tolerances that steppers have, this is not expected to significantly alter the transistor characteristics. Figures 1 through 8 are cross sectional diagrams showing a preferred embodiment of the present invention and method for forming the same. Figure 1 is a cross sectional view of the bipolar transistor. The bipolar transistor 11 is formed in epi layer 16 which is the same epi layer used to form the NMOS transistor 13. The circuit contains buried oxide layer 10, n- type silicon epi layer (collector) 26, oxide sidewalls 36, nitride sidewalls 38, TEOS sidewalls 68, oxide layer 44, p-type active base 48, TEOS layer 50, nitride layer 52 (layers 50 and 52 are optional to increase dielectric thickness between emitter poly and base), n+ polysilicon emitter 60, emitter and gate inner sidewall oxide (TEOS) spacers 66, p+ extrinsic base 72 which is self-aligned to sidewall oxide spacer 66 on the emitter poly 60, emitter and gate outer sidewall oxide (TEOS) spacers 74, n+ collector contact 76 which is self-aligned to outer sidewall oxide spacer 74 on the side of the emitter poly. The process for integrating the bipolar npn structure into the 1.0-um CMOS/SOI process flow is shown in Figures 2 through 8 where the cross sections of a bipolar 11 and NMOS 13 transistor are shown. The process begins with SOI starting material (buried oxide) 10 that has a 0.6 to 0.8 µm epitaxial layer 16 on it. After growing a pad oxide 20 and depositing a 100 nm (1,000 angstrom) nitride layer 22, the inverse of the bipolar collector region is patterned and the nitride is etched. An oxide 24 is grown to reduce the epitaxial thickness to approximately 0.33 µm as required by the CMOS transistor design, shown in Figure 2. After stripping the nitride 22, the bipolar collector 26 is implanted with ions such as phosphorus and annealed. The oxide layer 24 is removed by a wet deglaze. Next, a pad oxide 28 is grown, followed by a 140 nm (1,400 angstrom) nitride 30. The CMOS and bipolar mesas 13 and 11 are now patterned and the oxide/nitride stack is etched. After patterning and implanting ions such as boron (e.g. 0 degrees 1.8E13 cm-2 at 30 KeV and 3.0E13 cm-2 at 80 KeV) to form the NMOS channel stops 32, a 100 nm (1,000 angstrom) TEOS film is deposited, densified, and etched to form a sidewall oxide spacer 34 on the mesa stack, as shown in Figure 3. At this point, the silicon etch to form the mesas is performed. After the silicon etch, a 20 nm (200 angstrom) oxidation 36 is done on the mesa sidewall. After a nitride strip, the sidewall formation is completed by means of a 15 nm (150 angstrom) nitride 38 deposition followed by a 1,000 angstrom TEOS 40 deposition and plasma etch to form the sidewall (Figure 4). The NMOS and PMOS threshold voltage, and tank or well implants are then patterned and implanted with ions such as boron (e.g. 1.7E12 cm-2 at 25KeV and 3.5E12 cm-2 at 80 KeV) for the NMOS threshold voltage and tank or well, and boron (e.g. 1.0E12 cm-2 at 24 KeV) and phosphorus (e.g. 2.7E12 cm-2 at 180 KeV) for the PMOS threshold voltage and tank or well. After deglazing the dummy oxide from the mesa surface, a 20 nm (200 angstrom) gate oxide 44 is grown, followed by a 200 nm (2,000 angstrom) polysilicon deposition 46. It should be mentioned that a split polysilicon process is being used so that the MOS gate oxide 44 can be protected while the bipolar base 48 and emitter window 54 are being formed. The base 48 is formed following gate oxidation to limit its junction depth. The bipolar base region 48 is patterned and the polysilicon is removed from this region by a plasma etch. Next, the base of the bipolar transistor, shown in Figure 5, is implanted through the remaining gate oxide. The base is formed following gate oxidation to limit its junction depth. Next, a 60 nm (600 angstrom) TEOS layer 50 is deposited, followed by a 20 nm (200 angstrom) nitride layer 52. TEOS layer 50 and nitride layer 52 are optional layers which are used to increase dielectric thickness between emitter poly and base. (Although not shown of the figures, these layers can be masked to slightly overlap the edges of the mesa to make alignment less critical.) The emitter contact is patterned so that it opens the emitter window 54 and all CMOS regions but leaves the TEOS/nitride stack 50 and 52 over the rest of the bipolar base region. The first 200 nm (2,000 angstrom)polysilicon film 46 protects the CMOS mesas during the emitter etch. This process has been used for bulk BiCMOS without any GOI (gate oxide integrity) degradation problems. Figure 6 shows the cross section after the emitter etch. Next, after a short deglaze, a 250 nm (2,500 angstrom) polysilicon layer is deposited and doped by implantation of ions such as arsenic (e.g. 1E16 cm-2 at 50 KeV) and phosphorus (may be optional) (e.g. 2E15 cm-2 at 80KeV). This polysilicon layer serves as the bipolar emitter 60 and, in combination with the first polysilicon layer, forms a 450 nm (4,500 angstrom) polysilicon gate 62. Next, the gates and emitters are patterned and the polysilicon is etched, as shown in Figure 7. After patterning and implanting both p (e.g. boron, 1.0E13 cm-2 at 20 KeV, 0 degrees) and n (e.g. phosphorus, 8.0E13 cm-2 at 80 KeV, 0 degrees) LDDs (lightly doped drains), a 250 nm (2,500 angstrom) TEOS layer is deposited and etched back to form sidewall oxide spacer 66 and 68. Then a 30 nm (300 angstrom) TEOS screen oxide (not shown) is deposited. Next, the p+ (not shown) and n+ source/drain (S/D) regions 70 are patterned and implanted. For the p+ S/D regions, ions such as boron (e.g. 3.0E15 cm-2 at 20KeV, 0 degrees) are implanted. For the n+ S/D regions, ions such as arsenic (e.g. 3.0E15 cm-2 at 150KeV, 0 degrees) and phosphorus (e.g. 5.0E14 cm-2 at 120KeV, 0 degrees) are implanted The p+ S/D implant also forms the extrinsic base 72. Next, the bipolar collector contact 76 is patterned. After the screen oxide is etched, a shallow silicon etch is performed to recess the heavily doped collector contact 76 below the base region 48. The collector side silicon etch separates the base and the heavily doped collector contact to prevent degradation of the breakdown voltage for the collector-base junction. A 100 nm (1,000 angstrom) TEOS layer is deposited and anisotropically etched to form a second sidewall oxide spacer 74. The bipolar collector contact 76 is then patterned and implanted with ions such as arsenic and phosphorus (optional). This pattern and implant could be combined with the MOS S/D to simplify the process. It should be noted that this structure does not use a buried layer to minimize collector resistance but accomplishes this by self-aligning the collector contact 76 to the emitter 60. Figure 8 shows the cross section after the S/D anneal cycle has been completed and the screen oxide has been etched. Titanium disilicide is then used to simultaneously clad all diffusions and gates. Standard multilevel metal processing completes the process flow. The invention provides a bipolar transistor which has several advantages over prior art. (i) The disclosed design does not require that the polysilicon etch stop on single crystal silicon. (ii) The bipolar transistor is built in the same epitaxial layer as the MOSFET. (iii) This design has improved radiation stability over prior art. (iv) The parasitic capacitances are reduced because the diffusions extend down to the buried oxide such as for the extrinsic base. Although a specific embodiment of the present invention is herein described, it is not to be construed as limiting the scope of the present invention. For example, the NPN bipolar transistor shown in the preferred embodiment could be built as a PNP bipolar transistor. Also, the preferred embodiment is described for a BiCMOS/SOI process, but the invention could be used for a bipolar/SOI process also.

Claims: A process of forming a vertical, fully self-aligned bipolar transistor (11) on a silicon on insulator (SOI) surface said process comprising: a. forming a silicon on insulator surface comprising a substrate with an insulator layer and an epitaxial layer (16) of silicon; b. growing an oxide layer (20) on the epitaxial layer (16) and forming a bipolar collector (26) by ion implantation through said oxide layer (20); c. etching the epitaxial silicon layer of said silicon on insulator to form a bipolar mesa; d. forming an oxide surface (44) on said silicon on insulator surface; e. forming a bipolar base region (48) by ion implantation of the silicon layer through the oxide ; f. opening an emitter contact region (54) in said oxide surface; g. depositing and doping by ion implantation a layer (60) of polysilicon over said oxide surface and in the emitter contact region to serve as a bipolar emitter ; h. applying and patterning an etch resist on said polysilicon (60), thereby providing an exposed portion of said polysilicon having an area larger than said emitter contact region (54), thereby creating an emitter-base overlap region ; i. etching said exposed portion of polysilicon using said oxide surface as an etch stop, said etching thereby forming an emitter contact of unetched polysilicon having an emitter-base overlap region and an oxide surface being under said emitter polysilicon in said overlap region ; j. forming a first collector-side emitter sidewall (66) and a first base-side emitter sidewall (66); k. etching an extrinsic collector contact portion (76) of said silicon surface to provide a recessed region; l. forming a second collector-side emitter sidewall (74) and a second base-side emitter sidewall (74) on said emitter contact (60); m. forming an extrinsic base (72), using said second base-side emitter sidewall (74) to align said extrinsic base (72) to said emitter contact (60); and n. forming an extrinsic collector contact (76) in said recessed region using said second collector-side emitter sidewall (74) to align said extrinsic collector (76) to said emitter contact (60). The method of claim 1, wherein the method also utilizes an additional dielectric over said oxide surface (44) in said emitter-base overlap region, whereby capacitance between said emitter polysilicon (60) and said extrinsic base (72) is reduced. A combined process of forming a vertical, fully self-aligned bipolar transistor (11) and a MOS transistor (13) on a silicon on insulator (SOI) surface, said process comprising: a. forming a silicon on insulator surface comprising a substrate with an insulator layer and an epitaxial layer (16) of silicon; b. growing an oxide layer (20) on the epitaxial layer (16) and forming a bipolar collector region (26) by ion implantation through said oxide layer (20) ; c. etching the epitaxial silicon layer of said silicon on insulator to form a bipolar and MOS mesa; d. forming a bipolar transistor (11) in said bipolar mesa comprising the steps of: 1) forming an oxide surface (44) on said bipolar mesa; 2) forming a bipolar base region (48) by ion implantation of the silicon layer through the oxide ; 3) opening an emitter contact region (54) in said oxide surface; 4) depositing and doping by ion implantation a layer of polysilicon (60) over said oxide surface and in the emitter contact region (54) to serve as a bipolar emitter 5) applying and patterning an etch resist on said polysilicon (60), thereby providing an exposed Portion of said polysilicon having an area larger than said emitter contact region (54), thereby creating an emitter-base overlap region ; 6) etching said exposed portion of polysilicon using said oxide surface as an etch stop, said etching thereby forming an emitter contact (60) of unetched polysilicon having an emitter-base overlap region and an oxide surface being under said emitter polysilicon in said overlap region ; 7) forming a first collector-side emitter sidewall (66) and a first base-side emitter sidewall (66) 8) etching an extrinsic collector contact portion (76) of said silicon surface to provide a recessed region; 9) forming a second collector-side emitter sidewall (74) and a second base-side emitter sidewall (74) on said emitter contact (60); 10) forming an extrinsic base (72) using said second base-side emitter sidewall (74) to align said extrinsic base (72) to said emitter contact (60); and 11) forming an extrinsic collector contact (76) in said recessed region using said second collector-side emitter sidewall (74) to align said extrinsic collector (76) to said emitter contact (60); e) forming a MOS transistor (13) on said MOS mesa, comprising: 1) growing a gate oxide (44) and a polysilicon layer on said MOS mesa, 2) applying and patterning an etch resist on said polysilicon to provide an exposed inverse gate portion of said polysilicon, 3) etching said exposed polysilicon down to said oxide surface to form a gate (62) of unetched polysilicon, 4) forming gate sidewalls (66) on said gate (62) using said gate sidewalls (66) to align source/ drain regions (70) to said gate (62), wherein a portion of said oxide surface is used as a gate oxide (44), and wherein said oxide surface serves as an etch stop for the polysilicon etch on both the MOS and bipolar silicon surfaces and also as a gate oxide (44), 5) patterning and implanting the source and drain regions (70). The method of claim 1, wherein after step j and instead of steps m said extrinsic base (72) is doped using said first base-side emitter sidewall (66) to align said extrinsic base (72). A fully self-aligned bipolar transistor (11) on silicon on insulator (SOI) surface (10), said transistor comprising: a) a bipolar mesa (26) of silicon on said insulator surface (10) having a base region (48) and a collector region (26) ; b) a layer of oxide over said mesa having an opening for an emitter contact region; c) an emitter contact (60) of polysilicon upon said oxide layer wherein said emitter polysilicon has an area larger than said emitter contact region, thereby creating an emitter-base overlap region and an oxide surface is under said emitter polysilicon in said overlap region; d) first (66) and second (74) collector-side emitter sidewalls and first (66) and second (74) base-side emitter sidewalls; e) an extrinsic base (72), aligned to said base-side emitter sidewall (66, 74); and f) an extrinsic collector portion (76) of said mesa at a level below an extrinsic base portion (72) aligned to said collector-side emitter sidewall (66, 74). The transistor of claim 6, wherein a TEOS layer and a nitride layer are over said oxide surface in said emitter-base overlap region, whereby capacitance between said emitter polysilicon (60) and said extrinsic base (72) is reduced.

Inventors: EKLUND ROBERT H, EKLUND, ROBERT H.
Applicants: TEXAS INSTRUMENTS INC, TEXAS INSTRUMENTS INCORPORATED
Application year: 1991
Main classification: H01L21
IPC codes: H01L29, H01L21, H01L27