A BiCMOS process

Abstract: In a method for manufacturing a BiCMOS device the steps of : providing a semiconductor substrate (22) in­ cluding first and second electrically isolated device regions (42, 40), forming a layer (50) of insulating material over the first device region and a layer (58), of conductive material conformally over the device. Portions of the conductive layer are removed to leave a base con­ tact (58B) on the surface of the second device region and an insulated gate contact (58A) over the surface of the first device region. A FET is formed in the first device region (42), having a channel under the insulated gate (58A). A vertical bipolar transistor is formed in the second device region (40) having a base region (69, 80) contacting the base contact (58B).

Description: The present invention relates generally to the fabrication of semiconductor devices and more particularly to an integrated BiCMOS process for forming bipolar and complementary field-effect semiconductor devices. Many processes are known in the art for simultaneously forming bipolar and complementary metal-oxide semiconductor devices (hence the term BiCMOS) on a single substrate. The resulting chips can be utilized in a manner which exploits the different advantages of the bipolar and field-effect transistors. The field-effect transistors can be used, for example, in a manner which takes advantage of their recognized low power requirements, while the bipolar devices can be used for applications requiring high switching speeds and/or relatively higher driving power. One disadvantage inherent in many of the known BiCMOS processes is the inability to yield high-performance devices of both the bipolar and field-effect type. Processes which have been optimized for manufacturing bipolar devices, for example, typically yield low performance field-effect devices. The converse is true for processes optimized to make field-effect devices. Processes which attempt to optimize both device types are typically complex and difficult to implement. In attempting to provide simplified BiCMOS processes which yield high-performance devices, it has become known in the art to define MOS gates and bipolar emitter and/or collector contacts from a single layer of poly-conductive material. U.S. Patent No. 4,752,589 to Schaber, for example, utilizes different layers of polysilicon to define the MOS gates and the bipolar emitter contact. U.S. patent no. 4,818,720 to Iwasaki shows a method wherein the MOS gate electrodes and the bipolar emitter and collector contacts are defined from a single layer of polysilicon. It is desirable in the art to provide a BiCMOS process which is compatible with conventional semiconductor processing techniques, which is not unduly complex or expensive, and which yields high-performance devices of both the bipolar and field-effect type. An object of the present invention is to provide a new and improved method for fabricating bipolar and field-effect transistors on a semiconductor substrate. Another object of the present invention is to provide such a BiCMOS process which yields high-performance bipolar and field-effect transistors. A further object of the present invention is to provide a BiCMOS process of the above-described type which is compatible with conventional semiconductor manufacturing techniques. In accordance with the present invention, there is provided a method as defined in claim 1. These and other objects, features, and advantages of the present invention will become apparent from a consideration of the detailed description and drawing figures, in which: FIGS. 1-10 are cross-sectional views illustrating consecutive steps in forming BiCMOS devices in accordance with one embodiment of the present invention. In the description of the invention, "N" and "P" are used, where appropriate with "+" and "-" modifiers, to define relative dopant types and concentrations. In describing insulated-gate transistors, "field-effect transistor" (FET) is used interchangeable with "metal-oxide semiconductor" (MOS). Referring now to the drawings, FIG. 1 shows a portion 20 of a semiconductor chip including a monocrystalline, P-type, silicon substrate 22. An N⁺ subcollector layer 24 of monocrystalline silicon overlays substrate 22, and a layer 26 of epitaxial silicon overlays subcollector layer 24. Four generally identical, spaced isolation trenches 28, 30, 32, 34 extend from the surface of epitaxial layer 26 downward through subcollector layer 24 and terminate in substrate layer 22. Describing an exemplary trench 32 in detail, each of the trenches includes a deep trench portion 32A extending vertically through the stacked layers as described above, and a shallow, horizontally extending trench portion 32B disposed over the deep trench portion proximate to the surface of epitaxial layer 26. Each deep trench portion 32A is lined with an insulating wall 36 such as silicon dioxide, and filled with a filler material 38 such as polysilicon or an insulator. Each shallow trench portion 32B comprises an insulating material such as silicon dioxide or intrinsic polysilicon. It will be understood that the dimensions of the shallow trench portions can be varied to accommodate various device features. Trenches 28, 30, 32, 34 together define three electrically isolated device regions 40, 42, 44 disposed therebetween. Each device region 40, 42, 44 is generally bounded by isolation trenches on the sides, subcollector layer 24 on the bottom, and the upper surface of epitaxial layer 26. Device region 40 represents an N well in which a vertical, NPN bipolar transistor will be formed, and includes an N⁺ reachthrough region 46 extending from the upper surface thereof into contact with subcollector region 24. Device regions 42, 44 represent P and N wells in which NFET and PFET transistors will be formed, respectively. Many conventional semiconductor fabrication methods are known for providing the structure 20 as described above. For purposes of illustration, one such method is set out in the steps below. 1) Substrate 22 is provided as the result of a conventional crystal pull, having, for example, a <100> crystal orientation. 2) Subcollector layer 24 is doped by diffusion or ion implantation into the surface of substrate 22. 3) Epitaxial layer 26 is deposited, using a conventional epitaxial chemical vapor deposition process, onto the doped surface of substrate 22. It will be understood that, during the epitaxial growth of layer 26, layer 24 can autodiffuse upward from substrate 22 into layer 26. 4) Conventional trench formation techniques are used to form isolation trenches 28, 30, 32, 34. Methods of forming and filling trenches are shown, for example, in U.S. patents nos. 4,307,180 and 4,473,598 (both assigned to the assignee of the present invention). It will be understood that the present invention is not limited to the use of trenches for isolation, and that other isolation techniques such as recessed oxide isolation (ROX) and semi-ROX can be used. 5) Conventional photolithographic masking and diffusion or ion implantation processes are used to dope device regions 40, 42, 44 to the desired N, P, and N concentrations, respectively, and to form reachthrough region 46. Continuing to describe FIG. 1, subsequent to the above-described steps, a gate oxide layer 50 of silicon dioxide is formed on the surface of the device. Gate oxide layer 50 is preferably formed by a process of thermal oxidation to a thickness in the range of about 15-25 nanometers (nm). A first, thin layer 52 of polysilicon is deposited over gate oxide layer 50, bt chemical vapor deposition (CVD), to a thickness in the range of about 20-60 nm (200-600 Angstroms). It will be noted that, optionally, a shallow isolation trench (not shown) can be formed at the surface of device region 40 adjoining reachthrough region 46 and between the reachthrough region and aperture 56 (FIG. 2). Referring now to FIG. 2, conventional photolithographic techniques are used to provide a sacrificial photoresist mask, shown in dashed line at 54, defining an aperture 56 spanning the adjacent shallow regions of isolation trenches 28, 30. A reactive ion etching (RIE) process using a plasma such as SF₆Cl₂He is used to remove the exposed portion of polysilicon layer 52. To avoid damage to the surface of device region 40, a wet etch such as a BHF dip is used to remove the exposed portion of underlying silicon dioxide layer 50. Referring now to FIG. 3, polysilicon is deposited conformally over the device, by a process of CVD to a thickness in the range of 200-400nm, increasing the thickness of the remaining portions of layer 52 to yield polysilicon layer 58. Photolithographic masking is used with ion implantation of diffusion to dope the portion 58A of layer 58 overlying device region 42 to an N⁺ type, and the portions 58B, 58C, overlying device regions 40, 44, respectively, to a P⁺ type. An optional silicide layer 60 is formed, for example by a process of co-sputtering or evaporation, conformally over the surface of polysilicon layer 58 to a thickness in the range of 50-70nm. A layer 62 of silicon dioxide is formed conformally over layer 60 by a process of chemical vapor deposition and to a thickness in the range of 100-150nm. A layer 64 of silicon nitride is formed conformally over layer 62 by a process of CVD and to a thickness in the range of 100-150nm. Referring now to FIG. 4, photolithographic techniques are used to produce a sacrificial photoresist mask, shown in dashed line at 66, defining an aperture 68 generally centered in device region 40 between reachthrough region 46 and isolation trench 28. An anisotropic etchant such as a RIE process using a CF₄ or CHF₃/Ar plasma is used to remove the exposed portions of overlying layers 64, 62. An anisotropic etchant such as RIE process using a chlorinated plasma (i.e., CCl₂F₂) is used to remove the exposed portions of layers 60, and 58A, extending aperture 68 to the surface of device region 40. With resist mask 66 still in place, a P type intrinsic base region 69 is formed in device region 40 through aperture 68, preferably using a process of ion implantation. Referring now to FIG. 5, insulating sidewalls 70A, 70B of silicon dioxide are formed to cover the exposed walls of layers 58, 60, 62, 64 in aperture 68. Sidewalls 70A, 70B are formed by first depositing a blanket layer of silicon dioxide (not shown) conformally over the device. This blanket layer is then etched utilizing an anisotropic etch such as a RIE process using a CHF₃/Ar plasma. This process of forming sidewalls is shown and described in U.S. Patent no. 4,256,514 to pogge, assigned to the assignee of the present invention. Prior to forming sidewalls 70A, 70B, it is desirable to use a thermal oxidation process to form a thin, protective layer (not shown) of silicon dioxide over base region 69. This protective layer is removed during the etching step used to form the sidewalls. Referring now to FIG. 6, a layer 72 of polysilicon is deposited conformally over the device, for example using a CVD process and to a thickness in the range of 150-250nm. As shown in the drawing, layer 72 at least partially fills aperture 68 (FIG. 5), extending into contact with the surface of base region 69. Insulating sidewalls 70A, 70B electrically isolate layer 72 within aperture 68 from the walls of layers 58, 60, 62, and 64. Ion implantation is used to dope layer 72 to N⁺ type. A thin, protective layer 74 of silicon dioxide is optionally formed over doped layer 72, for example by thermal oxidation. Referring now to FIG. 7, conventional photolithographic techniques are used to form a sacrificial photoresist mask, indicated in dashed-line at 76. Mask 76 covers the portion of layers 72, 74 which fill aperture 68 (FIG. 5). An anisotropic etchant, for example a RIE process using a chlorinated plasma, is used to etch away the unmasked portions of layers 74 and 72, stopping on layer 64. Examining now FIG. 8, conventional photolithographic techniques are again used, this time to form the sacrificial photoresist mask indicated in dashed line at 78A, 78B, 78C. Mask 78A covers a region of the chip extending from over trench 28 to a location on device region 40 spaced slightly laterally from the surface of reachthrough region 46. Masks 78B, 78C cover areas generally centered over device regions 42, 44, respectively. With mask 78 in place, an anisotropic etch is used to remove the exposed portions of layers 64, 62, 60, and 58, stopping on layer 50. This etch can comprise, for example, a RIE process utilizing a CF₄ plasma to etch layers 64, 62, and a chlorinated plasma to etch layers 60, 58. Referring now to FIG. 9, conventional techniques are used to form N type lightly doped drain regions 84, 86, and N⁺ type source and drain region 88, 90 in device region 42. There is thus completed an N-channel FET having an insulated gate 58A. Similarly conventional techniques are used to form P⁺ type source and drain regions 92, 94 in device region 44, completing a P-channel FET having an insulated gate 58C. These FET regions can be formed, for example, by the following steps: 1) a sacrificial photoresist mask is formed exposing only device region 42; 2) lightly doped drain regions 84, 86 are formed by ion implantation; 3) disposable sidewalls are formed on the sides of gate 58A; 4) Source and drain regions 88, 90 are formed by ion implantation, and the disposable sidewalls removed; 5) a sacrificial photoresist mask is formed exposing only device region 44; and 6) source and drain region 92, 94 are formed by ion implantation. Other processes for completing the formation of the FETs in device regions 42, 44 will be known to those skilled in the art. Insulating sidewalls of silicon dioxide, indicated at 96A-96H, are formed over all of the exposed vertical walls on the device. These sidewalls are formed, for example, using the blanket deposition and anisotropic etching steps described hereinabove. The device is subjected to a thermal anneal, causing dopants from polysilicon regions 58B and 72 to dissufe outward into device region 40. A P type extrinsic base region 80 is thus formed in contact with intrinsic base region 69 and in self-aligned contact with polysilicon layer 58B. Similarly, an N type emitter region 82 is formed in the surface of intrinsic base region 69, in self-aligned contact with polysilicon layer 72. A vertical, NPN bipolar transistor is thus formed in device region 40 including emitter regijon 82, intrinsic and extrinsic base regions 69, 80, and collector region 24. This bipolar transistor further includes a base contact 58B and an emitter contact 72. A collector contact (not shown in FIG. 8) will later be formed to reach-through region 46. Simultaneously, this anneal functions to drive in the source drain regions of the FETs in device regions 42, 44. Referring now to FIG. 10, a sacrificial photoresist mask (not shown) is used with appropriate etchants to open an aperture 98 through layers 60, 62, to silicide layer 60 on the surface of base contact 58B. Masking and appropriate etchants are further used to remove oxide layer 74 from the surface of emitter contact 72, and to remove the portions of oxide layer 50 overlying reach-through region 46, source drain regions 88, 90 in device region 42, and source drain regions 92, 94 in device region 44. After the photoresist mask is removed, the exposed device regions are silicided to provide the following device contacts: base contact 100, emitter contact 102, and collector contact 104 for the NPN bipolar transistor in device region 40; source contact 108 and drain contact 110 for the N-channel FET in device region 42; and, source contact 112 and drain contact 114 for the P-channel FET in device region 44. This selective silicide is formed, for example, by the conventional processes of metal evaporation and sintering. Contacts (not shown) are made to FET gates 58A and 58C by extending the gates to external contact pads, and by etching through the overlying layers 62/64 to the silicide layer 60 in the same manner as done to base contact 58B. Electrical connections are then made to these device contacts in a conventional manner. There is thus provided a new and improved BiCMOS process for forming bipolar and FET devices on a semiconductor substrate. Using a single layer of polyconductive material to define both the bipolar device base contact and the FET device gates, the process is cost-efficient and compatible with known semiconductor processing techniques. The resulting bipolar and FET devices are high-performance, state-of-the-art devices. The present invention has industrial application in the formation of semiconductor devices, particularly in the formation of VLSI chips requiring both bipolar and FET logic devices.

Claims: A method of forming NPN bipolar and CMOSFET devices in a P type semiconductor substrate (22) provided with an overlying N+ buried layer (24) and a top epitaxial layer (26)formed thereon to form a structure which includes at least first (40), second (42) and third electrically isolated device regions; the conductivity of the epitaxial layer in the said second region having been converted to P type and in said first and third regions to N type; said method comprising the steps of: a) forming a first layer (50, 52) onto the structure which consists of a thin dielectric layer (50) to be used as the gate dielectric of the CMOS FETs, covered by a polysilicon layer (52); b) patterning said first layer to expose the epitaxial layer at the first device region location; c) forming a second layer of a polysilicon material (58) onto the structure which is doped with P type dopant above the said first and third device regions and with N type dopant above said second device region; d) forming a third layer (62, 64) of insulating material over said second layer; e) forming an aperture (68) in said second and third layers at the location where the intrinsic base is to be formed in said first device region; f) forming the intrinsic base (69) of the NPN bipolar transistor; g) forming insulating sidewalls (70) on the exposed walls of the second layer of polysilicon; h) depositing a fourth layer (72) of N+ polysilicon that in particular fills the said opening and comes into contact with said intrinsic base; i) removing said fourth layer except at the location of said opening to form a raised contact; j) patterning said second and third layers above second and third device regions, so that the gate electrodes of the NFET (58A) and PFET (58C) are formed; k) forming the extrinsic base (80) and the emitter (82) of the NPN transistor by out diffusing the dopant contained in said second and fourth layers of polycrystalline silicon into said first device region; l) terminating the structure using conventional processing steps to form the source and drains of the FETs and contacts of all the devices.

Inventors: LECHATON JOHN S, SCHEPIS DOMINIC J, LECHATON, JOHN S., SCHEPIS, DOMINIC J.
Applicants: IBM, INTERNATIONAL BUSINESS MACHINES CORPORATION
Application year: 1990
Main classification: H01L21
IPC codes: H01L21, H01L29, H01L27