A method of forming a Germanium layer and a heterojunction bipolar transistor formed therefrom

Abstract: A method for preparing a germanium layer (18) adjacent to a germanium silicon layer (14). Initially, a P-germanium silicon layer (16) is deposited on to an N-germanium silicon layer (14). The continuous germanium layer (18) is formed by heating the layers (14 and 16) in a steam oxidation step to approximately 1000 degrees Centigrade to transform the P-germanium silicon layer (16) into the P-germanium layer (18).

Description: TECHNICAL FIELD OF THE INVENTION This invention relates in general to a method of forming an integrated circuit device, and more particularly to a process for forming a P-germanium layer over a layer of silicon as well as a process for forming a P-germanium base for use in a heterojunction bipolar transistor (HBT) on a wafer. BACKGROUND OF THE INVENTION As minimum dimensions continue to shrink in the fabrication of digital integrated circuits, corresponding improvements in the unity gain threshold frequency (f t ), maximum oscillation frequency (f max ), and propagation delay (τ pd ) of transistors are increasingly difficult to realize. This is so because in general the parasitic elements associated with the transistors do not scale in proportion to the minimum dimensions. That is, two and three dimensional effects begin to become dominant. In the case of the bipolar junction transistor (BJT), key parasitics which must be minimized to improve switching speed are base width, base resistance and base-collector capacitance. The minimization of these parasitics, unfortunately, tend to have a deleterious effect on the common emitter forward current gain (h fe ) and the collector to emitter breakdown voltage (BV CEO ). As the base width, for example, is made more narrow, the base doping must be increased in order to maintain BV CEO . This reduces the time the device can be exposed to high temperatures during subsequent processing as well as degrading h fe . A practical BJT, therefore, is fundamentally limited to an f t of about 20-30 GHz. This limit is set by the fact that when the base doping reaches the 10¹⁸/cm³ regime, trap-assisted tunnelling in the base seriously degrades h fe . The integrated base charge, on the other hand, which is required to maintain BV CEO at about 3-5V then prevents the base width from being narrowed any further for a practical device. To achieve further improvements in speed, the use of the heterojunction bipolar transistor (HBT) has been proposed. The h fe of the HBT is not strongly dependent upon the respective base and emitter dopings, but rather by the difference in band widths (the band gap) between the emitter and base. The most common HBT's are fabricated using the III-V semiconductor compounds such as, for example, GaAs and AlGaAs. These, on the other hand, have not achieved the integration levels of silicon (Si) devices and are further limited by wafer diameter, material strength, substrate cost and a relatively high level of intrinsic defects. Recently, HBT's have been fabricated using a Si emitter and a pseudomorphic Ge x Si 1-x strained-layer base. In JOURNAL OF APPLIED PHYSICS, 65(12), June 15, 1989, pp. 4723-4729 the role of strained layer superlattices in threading dislocation reduction in the growth of Ge 0.5 Si 0.5 alloys on Si(100) substrates by molecular-beam epitaxy is discussed. The presence of germanium (Ge) in the base reduces the band-gap in proportion to the amount of Ge present. Devices of 40 GHz f t have been fabricated with devices capable of 60 GHz f t predicted. The current gain of most HBT devices can in principle be maintained with high base doping and, therefore, comparatively small base resistance. The latter improves f max and delays the onset of emitter de-biasing. Further, because current crowding in the emitter is reduced, the device may be able to sustain higher currents before base conductivity modulation and the Kirk Effect manifest themselves. The Ge₂Si 1-x base HBT is subject to a physical limitation because the covalent radius of Ge is larger than that of Si. A small lattice mismatch, therefore, exists between the two layers at each Si-Ge x Si 1-x interface. For a thin enough film of Ge x Si 1-x on a Si substrate the mismatch is accommodated by a compressive stress in the Ge x Si 1-x film. When the thickness exceeds a critical thickness, a high density of the misfit dislocations appear at the interface along with threading dislocations which extend from the interface to the surface. These dislocations will give rise to junction leakage particularly when decorated with heavy metal contaminants. Once misfit dislocations appear, the Ge x Si 1-x layer becomes nearly strain free since the stress is relieved by the plastic deformation at the interface. The critical thickness for the onset of misfit dislocations is inversely proportional to the concentration of Ge in the film. When using pure Ge the thickness of the film which can be achieved on a Si substrate before plastic deformation occurs is on the order of 1-3nm. Thus, the realization of a pure Ge base on a Si collector has not been possible in the past. So far it has only been shown that the presence of Ge increases the rate of wet oxidation while it does not affect the rate of dry oxidation. The APPLIED PHYSICS LETTERS, vol. 54(7), February 13, 1989, pp.644-646 article discloses the rates of oxidation of SiGe and of Si covered with a thin "marker" of Ge. These rates have been measured and compared with the rates of oxidation for pure Si, both for wet and dry ambient. Therefore, a need has arisen for a process for manufacturing a substantially pure and narrow epitaxial Ge base in a Si-based HBT. Such a layer is needed to continue to improve the switching speed bipolar transistors. SUMMARY OF THE INVENTION The present invention provides a process for forming a P-germanium layer over a layer of silicon having the features of claim 1. Another aspect of the present invention is a process for forming a P-germanium base for use in a heterojunction bipolar transistor (HBT) on a wafer having the features of claim 22. In accordance with the present invention, a germanium layer is grown by a solid phase epitaxial process to form a continuous layer of germanium (Ge). An N-Ge x Si 1-x layer is deposited approximately one micron thick on an N-Silicon (Si) substrate. Subsequently, a P-Ge x Si 1-x layer is deposited onto the N-Ge x Si 1-x . The substrate, having layers formed thereon, is heated to approximately 1000 degrees Centigrade (°C) in an oxidizing ambient which causes the P-germanium silicon layer to transform into a pure germanium layer. This occurs because the formation of SiO₂ essentially excludes Ge from the film. Thus, the Si is consumed leaving the Ge behind in the substrate. The residual Ge is left in the familiar diamond crystal structure and is therefore epitaxial to the substrate, though in a state of compressive stress. To alleviate the stress, the N-silicon substrate has an N-Ge x Si 1-x layer attached thereupon. Likewise, the N-Ge x Si 1-x layer has the newly formed P-Ge layer attached thereto for overcoming dislocation and interfacial lattice stress associated with the different lattice constants. The basic concept is that the critical thickness which can be achieved before the elastic limit is exceeded depends upon the magnitude of the lattice mismatch. The lattice mismatch in turn is determined by the relative amounts of Ge present in the two films. The N-Ge x Si 1-x is purposefully grown thick enough to become discommensurate with the N-Si substrate. It is therefore strain free, but has a lattice constant which is closer to that of Ge than to Si. The P-Ge layer that is formed atop this layer can be thicker than it could otherwise be if grown atop a Si substrate. Accordingly, the P-Ge film can be grown thicker than 1-3nm before becoming discommensurate. The n-Ge x Si 1-x film acts as a buffer layer between the P-Ge layer and the N-Si substrate. In accordance with the present invention, a device can be formed having a P-Ge base as the heterojunction bipolar junction transistor. In one embodiment, 230 nm (2300 angstroms) of P-Ge x Si 1-x is deposited to form a final base with of approximately 75 nm (750 angstroms). The present invention permits conventional CVD expitaxial growth techniques to be used which are very much more cost-effective than MBE and MOCVD techniques and permit larger diameter wafers to be used. The present device structure permits pure Ge base layers to be fabricated in a practical manner. BRIEF DESCRIPTION OF THE DRAWINGS Other aspects of the invention and their advantages will be appreciated with reference to the following detailed description taken in conjunction with the appended drawings in which: FIGURE 1 is an enlarged cross-sectional view of a workpiece used to form an integrated structure of the present invention; FIGURE 2 is an enlarged cross-sectional view of the workpiece following the steam oxidation step used for forming a continuous germanium layer; FIGURE 3 is a graph illustrating the relationship between the thickness of SiO₂, grown on the N-germanium silicon layer and the formed pure germanium layer; and FIGURES 4-9 are successive schematic magnified cross-sectional views of an integrated circuit structure illustrating the fabrication of a HBT having a germanium base according to the present invention. DETAILED DESCRIPTION OF THE INVENTION In accordance with the present invention, a germanium layer is formed which can act as a base in a heterojunction bipolar transistor (HBT). FIGURE 1 is an enlarged cross-sectional view of a workpiece, generally designated 10. Workpiece 10 comprises an N-substrate 12 made of silicon. Additionally, workpiece 10 comprises an N-germanium silicon layer 14 formed on substrate 12 by chemical vapor deposition. Formed onto layer 14 is a P-germanium silicon layer 16. In accordance with the present invention, layers 14 and 16, may be deposited to a desired thickness, depending on the proposed application for workpiece 10. Referring to FIGURE 2, a novel feature of the present invention is illustrated. If the temperature of workpiece 10 is increased to approximately 1000 degrees Centigrade (°C) in an oxidizing ambient, layer 16 in Figure 1 is transformed to a P-germanium layer 18 and a SiO₂ layer 22. The thickness of formed layer 18 is directly proportional to the time workpiece 10 is exposed to the high temperature. It has been observed that P-germanium silicon layer 16 structurally transforms into pure germanium layer 18. Film 14 is grown thick enough to cause dislocations at the interface between layer 14 and layer 12. There is a high density of dislocations between layer 12 and layer 14 after growth of layer 14. In addition a few dislocations thread upward through layers 14 and 16 to the surface. In order for the HBT to be useful, there must be little to no dislocations in layers 14 and 18. This can happen if all dislocations can be confined to the interface between layers 12 and 14. A suitable choice of deposition temperature can make this possible. The strain caused by the mismatch between the germanium layer and germanium silicon layer can cause elastic deformation if the change is excessive. If these dislocations can be confined to the plane of the junction, the device will function because the junctions are away from the plane. Referring to FIGURE 3, a graph illustrating the growth rate of layers 18 and 22 during the temperature excursion can be seen. A line 24 depicts the growth rate of germanium layer 18 during the oxidation process, while the temperature of workpiece 10 is increased. A line 26 depicts the growth rate of layer 22 during the oxidation process. As can be seen, the growth rates of germanium layer 18 and layer 22 are proportional to the time of oxidation. Accordingly, the thickness of layers 22 and 18 can be accurately and predictably controlled to create a desired workpiece 10. Referring to FIGURES 4 through 9, the processing steps to form a germanium base for a HBT 100 of the present invention are illustrated. Germanium layer 18 in FIGURE 2 is formed having a thickness of approximately 75 nm (750 angstroms) by initially depositing N-Ge x Si 1-x layer 14 in FIGURE 4 onto an silicon N-substrate 12. Layer 14 is deposited by CVD to approximately 1 µm (1 micron) to function as the buffer layer for device 100. P-Ge x Si 1-x layer 16 is deposited by CVD onto layer 14 in order to act as the future base of device 100. In its preferred embodiment, P-Ge x Si 1-x layer 16 has a thickness of approximately 230 nm (2300 angstroms) to eventually form P-germanium layer 18 of FIGURE 2 having a thickness of approximately 75 nm (750 angstroms). In an alternative embodiment, P-germanium silicon layer 16 has a thickness of approximately 150 nm (1500 angstroms) to eventually form P-germanium layer 18 having a thickness of approximately 50 nm (500 angstroms). In fabrication, germanium silicon layer 16 may have a dopant such as boron deposited therein to create varied resistivities of manufactured germanium layer 18. A layer 19 is deposited by means of conventional LPCVD process. The method of depositing silicon oxide layer 19 is well known in the art. When depositing the oxide layer 19, the deposition temperature will be approximately 650 to 850 degrees Centigrade. Layer 19 is deposited to a thickness of approximately 100 nm (1000 angstroms). A photoresist 30 is selectively formed onto oxide layer 19 to form an opening 32 for exposing oxide layer 19. A plurality of boron ions 34 are implanted by ion implantation to device 100 to form a doped region 36. Exposed region 36 is subsequently used as the P+ region for device 100. After doped region 36 has been formed, photoresist 30 is removed by an oxygen ashing method well known in the art. Photoresist 30 may be a Novolak™ composition. Referring now to FIGURE 5, after photoresist 30 has been removed, pursuant to the process described in FIGURE 4, a second photoresist 38 is formed onto device 100. Photoresist 38 is selectively deposited onto oxide layer 19 preferably made of TEOS to expose openings 40 for subsequent processing. In accordance with the present invention, phosphorous dopant is used to perform an isolation implant to create N+ regions 44. Subsequently, photoresist 38 is removed and an HF-wet chemical etch is performed to remove layer 19 completely from device 100. If a plasma etch is used a fluoride etchant is utilized for removing layer 19 such as CF₄. Referring now to FIGURE 6, and in accordance with the present invention, device 100 is exposed to a steam oxidation process to increase the temperature of device 100 to approximately 1000 degrees Centigrade (°C). If P-Ge x Si 1-x layer 16 is approximately 230 nm (2300 angstroms) thick, the oxidation will cause layer 16 to form a P-germanium crystalline layer 50 with a thickness of approximately 75 nm (750 angstroms). Likewise, in its alternative embodiment, if P-Ge x Si 1-x layer 16 is approximately 150 nm (1500 angstroms) thick, the resultant germanium layer 50 thickness will be approximately 50 nm (500 angstroms) thick. It should be understood that layer 50 is identical to layer 18 of FIGURE 2. In the process of growing oxide film 52, P-Ge x Si 1-x layer 16 converts to pure P-germanium layer 50. In accordance with the present invention, a silicon oxide 52 thermally grows on top of the germanium layer 50. Implants 42 and implant 34 become activated during the growth of film 52 forming isolation regions 44 and extrinsic base region 36, respectively. Referring to FIGURE 7, a photoresist layer (not shown) is deposited, exposed and developed so as to expose region 58 in film 52. Region 58 of film is then etched clear of oxide by conventional oxide etching techniques exposing a portion of base region 50. An n-type in situ doped polysilicon film of 250 nm (2500 Å) thickness is deposited on film 52 after the photoresist is removed. Alternatively, n-type SiC may be used. This film is then patterned and etched leaving structure 70 to serve as the emitter electrode touching film 50 which is the intrinsic base. Referring to FIGURE 8, another photoresist layer is deposited, exposed and developed so as to expose a region 69 over extrinsic base 36 of film 52. Oxide in the exposed region is etched away exposing region 36. The photoresist is stripped and a Pt film is sputter deposited and sintered at 450°C in an inert ambient such as nitrogen. Wherever the Pt touches Si or polysilicon it is converted to PtSi. The wafer is then exposed to aqua regia whereupon all Pt is removed except where PtSi has formed. This assures good ohmic contact to the extrinsic base and emitter. Referring to FIGURE 9, an aluminum or aluminum alloy layer 71 is deposited, patterned and etched so as to make electrical contact to the emitter and base regions. The collector is contacted in this embodiment through the backside of the wafer. FIGURE 9 depicts aluminum or aluminum alloy layer 71 interconnected to the extrinsic base region. The emitter 70 is contacted by the interconnect in a region out of the plane of this drawing. It should be noted that the collector region can be electrically contacted from the topside by opening one portion of oxide region 52 over isolation region 44 at the same time that the P+ contact is opened. Subsequently, the contact can be silicided simultaneously with the emitter and extrinsic base. Later, a contact can be made at region 44 at the same time that it is made to the emitter and extrinsic base. Alternatively, if another type of isolation is used such as dielectric or trench isolation, a topside collector contact may still be made by contacting an N+ region put into place specifically for that purpose and produced in identical manner as region 44 previously described. In accordance with the present invention, a germanium based heterojunction bipolar transistor (HBT) has been formed. As part of the present invention, other devices may be formed which would utilize a germanium layer. In the prior art, the method of choice for fabricating HBT's of III-V compounds, compound semiconductors and some Si-Ge transistors has been by means of MBE or MOCVD. These processes are typically limited to wafers of 75mm diameter or less and the throughput is very low, typically a few wafers per hour. In the more conventional approaches to fabricating Si-Ge transistors, the base width is determined by the difference in diffusion depths between an emitter and base diffusion. For base widths less than about 100nm, it is very difficult to control this difference with any degree of precision. Thus, the variability of base widths within a wafer or from wafer to wafer or from batch to batch is typically been quite large. In the method of the present invention, the base width can be controlled very precisely. With reference to FIGURE 3 when one controls the oxide thickness over a range of 20nm, the Ge layer base is controlled within a range of about 2-3nm. This allows for higher yields and lower cost. Another advantage of the present invention is that substantially pure Ge base layers can be fabricated to thicknesses of severaly ten nanometers (hundred angstroms) without forming large densities of dislocations between it and the underlying film. This occurs because the Ge layer base is grown on a Ge x Si 1-x substrate rather than a pure Si substrate. Thus, the critical thickness for the onset of plastic deformation (dislocations) is larger. In summary the present invention permits higher manufacturing throughput, better control of base width and provides a method for using a pure Ge base in a practical device.

Claims: A process for forming a P-germanium layer over a layer of silicon comprising the steps of: depositing an N-germanium silicon layer on the silicon layer; depositing a P-germanium silicon layer on said N-germanium silicon layer; and heating the wafer in an oxidizing ambient at a temperature of about 1000 degrees Centigrade until said P-germanium silicon layer transforms in a P-germanium layer under a layer of formed silicon dioxide. The process of claim 1, wherein the deposition of the N-germanium silicon layer is carried out by chemical vapor deposition. The process of claim 1, wherein the deposition of the P-germanium silicon layer is carried out by chemical vapor deposition. The process of claim 1, wherein the deposition of the N-germanium silicon layer is epitaxial to the silicon substrate. The process claim 1, wherein the deposition of the P-germanium silicon layer is epitaxial to the N-germanium silicon layer. The process of claim 1, wherein the thickness of the N- germanium silicon layer is such that its lattice is relaxed and free from stress due to the formation of dislocations at its interface with the silicon substrate. The process of claim 1, wherein the P-germanium silicon is in compressive stress and commensurate with the N-germanium silicon layer. The process of claim 1, wherein said heating step comprises the step of steam oxidizing the wafer. The process of claim 1, further comprising, before the step of heating the wafer in an oxidizing ambient, the step of depositing tetraethylorthosilane (TEOS) at a temperature between about 650 to 850 degrees Centigrade on the P-germanium silicon layer to form an oxide layer. The process of claim 1, wherein the step of depositing the P-germanium silicon layer comprises the step of depositing the P-germanium silicon layer to a thickness of approximately 230 nm. The process of claim 10, wherein said step of heating the wafer in an oxidizing ambient forms a layer of P-germanium of a thickness of approximately 75 nm. The process of claim 1, wherein said step of depositing a layer of N-germanium silicon comprises the step of growing an N-germanium silicon layer on the wafer to aproximately 1 µm before depositing the P-germanium silicon layer on the wafer. The process of claim 9, further comprising the step of forming a first photoresist pattern onto the oxide layer. The process of claim 13, further comprising the step of implanting boron ions into the wafer. The process of claim 14, further comprising the step of stripping the first photoresist from the wafer. The process of claim 15, further comprising the steps of forming a second photoresist pattern onto the oxide layer, implanting phosphorous dopant to create N+ isolation regions, and stripping said second photoresist from the wafer. The process of claim 16, further comprising the step of stripping the TEOS layer from the wafer with hydrofluoric acid. The process of claim 17, further comprising, after the step of heating the wafer in an oxidizing ambient of claim 1, the step of exposing a region of the P-germanium layer. The process of claim 18, further comprising the step of depositing a first conducting layer on the exposed region. The process of claim 19, further comprising the step of exposing a region of the wafer having boron implanted therein. The process of claim 20, further comprising the step of depositing a second conducting layer on the exposed region of the wafer. A process for forming a P-germanium base for use in a heterojunction bipolar transistor (HBT) on a wafer which comprises the steps of: forming an N-germanium silicon buffer layer onto a silicon N-substrate; depositing a P-germanium silicon layer on the buffer layer; depositing an oxide layer by LPCVD at a temperature between about 650 to 850 degrees Centigrade on the P-germanium silicon layer; forming a first photoresist pattern on the oxide layer; selectively implanting boron into the deposited layers to form a P+ region; stripping the first photoresist; forming a second photoresist pattern; implanting phosphorous to form N+ regions; stripping the second photoresist and the oxide layer from the P-germanium silicon layer; heating the wafer by steam oxidation to approximately 1000 degrees Centigrade to cause the P-germanium silicon layer to form a P-germanium layer, said heating step forming a silicon dioxide layer on the P-germanium layer; forming a third photoresist pattern; etching the wafer to form an exposed region of the P-germanium layer; depositing a conductive layer in the exposed region; selectively etching the wafer to expose the P+ region; and depositing aluminum on the exposed P+ region.

Inventors: BEAN KENNETH E, VERRET DOUGLAS P, BEAN, KENNETH E., VERRET, DOUGLAS P.
Applicants: TEXAS INSTRUMENTS INC, TEXAS INSTRUMENTS INCORPORATED
Application year: 1990
Main classification: H01L21
IPC codes: H01L21, H01L29