Driver for high voltage half-bridge circuits

Abstract: A driver circuit for a high-voltage switching power transistor has a first stage connected to the power transistor control terminal (CON) for turning the power transistor on and off, and a second stage connected to the power transistor control terminal (CON) acting as a current sink for capacitive current due to the transistor capacitances. The second stage is arranged to turn on when the power transistor control terminal voltage falls below a turn-on value and to be turned off when that voltage rises above a turn-on value. A driver circuit for a high-­ voltage half-bridge switching power circuit, having two such power transistors (T1, T2) connected in series, has similar upper and lower driver circuits (DU, DL) and a level shifting circuit (LS) for providing control pulses to the upper driving circuit.

Description: BACKGROUND OF THE INVENTION 1. Field of the Invention In many applications a load is to be supplied with a current of variable frequency or amplitude. To do this with high efficiency, and to minimize the size and cost of the components needed, the output power stages are preferably operated in a switched mode. One commonly used arrangement uses two power transistors, such as power MOSFET's or IGBT's, connected in series across the DC supply, with the load connected to the junction between the output transistors -- the so-called half-bridge circuit. Applications of such circuits include electronic ballasts for high intensity gas discharge (HID) lamps, switched mode power supplies having high switching frequencies, and motor drives for electronically commutated DC and AC motors. A commonly applied control method for such integrated circuits (ICs) is pulse width modulation (PWM) as the control signals to achieve current or power regulation, which in turn determines the arc current, motor torque, or the like. A major problem encountered in designing such half-bridge circuits is the drive for the upper one of the two power devices. This upper device is a high side switch referenced to the output of the half-bridge. This output is a voltage which is varied between approximately zero (0) volts and the DC supply line (rail) voltage; this supply or "rail" can be as high as 500 V for 230 volt power lines. To minimize the size of components, and to keep any noise produced by an inverter or switched mode amplifier from becoming audible, the half-bridge output circuit is frequently operated at a frequency above 20 kHz so that no audible noise is generated by the circuit. A drive circuit for a switching half-bridge output should satisfy many requirements, including the following: Breakdown voltage of at least 500 V Sufficient gate drive current for fast switching of the power transistors, thus keeping switching losses low Gate drive current limited to minimize electromagnetic interference Reliable prevention of simultaneous conduction by the two power devices, to prevent short-circuiting of the DC supply (shoot-through protection) Direct addressability by one output signal of a microcontroller for each half-bridge leg; that is, input signal levels of 5 to 15 V, without any external delay circuit Toleration of output voltage slew rates up to 5 to 10 V/ns during switching, particularly with inductive loads Switching frequency response to 500 kHz Low power consumption. 2. Description of the Prior Art Known discrete drive circuits fall into two categories: fast, but relatively inefficient, thus dissipating undesirably large amounts of power; or efficient but slow. European Patent Application 0 264 614 teaches that resistors should be inserted between each of the output transistors and the common node to which the load is connected, or alternatively the leading edge of the turn-on input signal should be delayed sufficiently to ensure that the other transistor has turned fully off. A relatively complex high voltage integrated circuit providing shoot-through protection is described in "An HVIC MOSFET/IGT Drive for Half-Bridge Topologies", HFPC, May 1988 Proceedings, pp. 237-245. U.S. Patent 4,740,717 teaches use of a hysteresis circuit in a driver for a half-bridge power stage, to prevent undesired changes in state of the output device due to noise produced in the integrated circuit. Other techniques for improving shoot-through protection include markedly different structures. Pulse transformers have been used successfully, but are expensive. Optical couplers provide good isolation to the upper device of a full wave output stage, but are often slow and not very reliable; and they consume considerable power for the internal light emitting diodes. SUMMARY OF THE INVENTION An object of the invention is to provide a half-bridge high voltage switching device having minimal levels of electromagnetic interference. Another object of the invention is to provide an interface driver circuit for a half-bridge output, which will be self-adapting to the gate current and capacitances of the output power devices. A further object of the invention is to protect against shoot-through caused by the Miller capacitance of one turned-off output device when the other output device is turned on. Yet another object is to enable control of the gate drive current of a transistor independent of the gate drive impedance when the transistor is off. According to the invention, these objects are achieved by providing two stages in the driver circuit, connected to the transistor control terminal, one for at least the turn-off signal, and the other stage functioning as a current sink for currents to the control terminal while the transistor is turned off. The driver circuit includes circuit portions for sensing the transistor control (gate) voltage, and for turning the second stage on when the control voltage has fallen below or risen above the turn-on/turn-off voltage in the case of a device with n-type or p-type conductivity, respectively. In a preferred embodiment of the invention, the circuit portion for sensing the transistor control voltage comprises a Schmitt trigger, whose triggering level in the falling (transistor turn-off) direction is below the transistor turn-on/turn-off voltage, and whose triggering level for a rising signal is higher than that voltage. In a further preferred embodiment of the invention, the current-sink stage comprises a transistor having one current-carrying electrode connected to the control terminal, and is controlled by a gate which receives one signal from the Schmitt trigger and another signal which is based on the input signal to the driver circuit. In yet another embodiment of the invention, a low voltage driver circuit for driving a high voltage half-bridge circuit has a lower driving circuit for driving the lower transistor of the half-bridge, and an upper driving circuit for the upper transistor, the upper and lower driving circuits having similar first and second stages for turning the respective transistor off, and sinking capacitance currents from the transistor control terminal. In still a further embodiment of the invention, a high-voltage half-bridge switching power circuit has upper and lower field-effect transistors in the output; a lower driving circuit having one stage for driving the output transistor gate and a second stage for sinking Miller capacitance currents from that gate; a level shift circuit providing turn-on and turn-off pulses to an upper driving circuit; and the upper driving circuit is schematically like the lower circuit except for addition of a latch providing the control signals for the first and second stages. BRIEF DESCRIPTION OF THE DRAWING The sole figure is a block diagram of a half-bridge circuit and driver in accordance with the invention. DESCRIPTION OF THE PREFERRED EMBODIMENT The high voltage half-bridge circuit shown in the figure has an upper field effect transistor T1 connected in series with an identical lower field effect transistor T2, between a high voltage source or rail V CC and ground. The load is connected to a terminal OUT which is the node common to the two transistors. The control electrodes or gates of the transistors T1 and T2 are connected to respective terminals G U and G L of a novel high voltage interface circuit 11. The interface circuit 11 is made as one integrated circuit, and contains four principal sub-circuits: upper and lower driving circuits DU and DL, which are similar schematically; a level shift circuits LS for control pulses to the upper driving circuit DU; and a control circuit CON which receives input signals from a microcontroller or other application-specific unit defining the timing and duration of turn-on of each of the transistors T1 and T2, performs protection functions and provides signals to the level shift and lower driving circuits. According to the invention, each driving circuit has an amplifier or buffer stage BUF whose output is connected to the respective terminal G U or G L to provide the gate control voltage and the gate turn-on and turn-off current; a transistor M1 having its drain electrode connected to the gate of the power transistor T1 or T2, which functions as a current sink for capacitances to the gate of the power transistor (Miller capacitance); and a sensing and delay circuit SWO which turns the transistor M1 on when the gate voltage on the respective terminal G U and G L falls below a selected minimum value, and turns the transistor M1 off when the same gate voltage rises above a predetermined higher voltage. For simplicity, the structure and operation of the control circuits SWO will be described with reference to the lower circuit, which includes a Schmitt trigger 13 to which the gate voltage at G L is connected. When used with a power transistor T2 having a gate turn-on/turn-off voltage at least 2.0 volts, and a supply voltage of 12 volts, provided by a supply 14 in the interface circuit 11, the trigger 13 is designed to switch at about 1.8 volts for a negative-going signal, and about 6 volts for a positive-going signal. The output of the trigger 13 is inverted in an inverter 15, and then provided as one input to a NAND gate 17. The output of the gate 17 is amplified in an inverting amplifier 19 and is applied as the control or gate voltage to the transistor M1. The driving circuit DL receives two input signals from the logic circuit CON: input IN L which is the turn-on/turn-off signal for the buffer BUF, and an inverted signal INN L which is the second input to the gate 17. The sensing and delay circuit SWO thus operates as follows: When a turn-on signal IN L is received, the output of BUF goes high to turn T2 on. At the same time, INN L goes low, so that the output of NAND gate 17 goes high, the output of inverter 19 goes low, and sink transistor M1 is turned off. As the gate voltage G L passes the rising trigger level of Schmitt trigger 13, the output of the trigger goes high, and the output of inverter 15 goes low. NAND gate 17 output remains high. When T2 is to be turned off, IN L and INN L go respectively low and high. Gate voltage G L drops at a slew rate determined by the current capacity of the amplifier BUF and the capacitances (mainly Miller effect) of the gate of T2. The output of gate 17 does not immediately change because trigger 13 does not change until the voltage G L falls below the T2 turn-off value, to the triggering value for the Schmitt trigger. Then the output of trigger 13 goes low, and the output of inverter 15 goes high. The other input of gate 17 having already gone high, the output of NAND 17 goes low, and via inverter 19 sink transistor M1 is turned on. Thus the low impedance of the sink is not applied to the gate of T2 until after T2 has been turned off. This keeps values of dV/dt from rising to such high levels that serious EMI fields are produced. Functionally similar portions of the upper driving circuit DU are identical schematically, and having exactly the same turn-on and turn-off functioning. Signals IN U and INN U are obtained from a latch which is set and reset by current pulses and from two current mirrors in the level shift circuit LS. This use of short current pulses in combination with the latch can reduce the static power consumption close to zero. Also, the latch can be arranged to insure that the latch is always in the reset state during power-up, thus ensuring that the transistor T1 is off. If one output transistor is turned on and off while the other remains off, each turn-on of the one induces a large Miller capacitance current in the gate circuit of the other. The circuit according to the invention prevents unwanted turn-on of the other (shoot through) by this current because of the current sink stage transistor M1. Desirably the control logic CON provides a short delay of about 500 ns between turn-off of one power transistor and turn-on of the other, further to prevent shoot-through. Further, this circuit should incorporate the usual fault protections; and, as is known, switching off both power transistors in the event of a fault signal. After a short delay, the lower transistor T2 is switched on to charge the bootstrap capacitor in power supply 14, while the upper transistor remains off. An integrated HVIC such as shown in the drawing may be made by principles described in "A Power IC with CMOS Analog Control" by Wacyk, Amato and Rumennik, IEEE International Solid-State Circuits Con., 1986, pp. 16-17. When the high voltage devices are LDMOS transistors designed by the RESURF principle, used with V CC = 500 VDC , 3 µm low voltage CMOS transistors appear suitable. Process architecture may be based on a dual poly, dual well CMOS process with self-aligned n and p wells. The CMOS circuitry in the floating drive DU is isolated from the p-type grounded substrate by an n+ buried layer and n-well diffusions. This design of the high voltage isolation for the floating CMOS is equivalent to that of the LDMOS transistors. Such a process can provide breakdown voltages for the floating well and LDMOS transistors exceeding 600 V, which provides ample margin for a 500 VDC supply rail. In a test circuit according to the invention, the transistor M1 was switched on when the power transistor gate voltage was below its minimum threshold, so that the power device remained completely turned off. The transistor M1 remained on while the voltage at G L was below 0.5 volts. Via the gate 17, the transistor M1 was turned off immediately after the signal IN went high. Thus this adaptive switching adapted automatically to the negative slope of the power device gate voltage, which is influenced by the size of the device (its gate and Miller capacitances), the value of the high voltage supply, and the power circuit configuration in general. Testing of an experimental chip showed good performance with a load of 800 ohms resistive in series with 1 mh inductance, up to 500 VDC. Also, operating with a supply voltage of 300 V at a frequency of 300 kHz and a large inductive load produced values of dV/dt exceeding 11 V/ns without malfunction of the circuit or chip. The transistor M1 and circuit SWO provide a dynamic change of the T2 gate discharge impedance which is dependent on actual gate voltage. This circuitry is thus generic in its application, because it adapts to a wide spread in power transistor parameters, the DC supply voltage, and the power stage configuration and operation in general. When using pulse width modulation, the performance of the drives DL and DU is critical. Drive currents should be relatively high to reduce switching times, and thus reduce switching losses. At the same time the switching speed has an upper limit imposed by the recovery time of the high voltage devices carrying the load currents and flywheel currents. It is desirable that the drive circuits be able to withstand values of dV/dt of 10 V/ns, while the gate current delivered by the buffer stage must be limited according to the value of the gate-drain (Miller) capacitance. To allow the use of a wide variety of power devices, the peak current deliverable by the HVIC 11 has been chosen to be 100 mA. The optimum drive current for specified power transistors is then obtained by external resistors (not shown). Alternatively, the rate of rise of the reverse voltage of the body diode may be limited by a turn-on snubber circuit. Such a circuit would also reduce the reverse recovery current amplitude at turn-on. Similarly, very rapid discharge of the gate capacitance by too large a gate current would cause undesirable electromagnetic interference (EMI) problems due to coupling of switching edges into the ground connection. The sink current may thus be desirably limited to 300 mA. It will be clear to those of ordinary skill in the art that many modifications and uses of the inventive circuits are possible. For example, the half-bridge circuit and drivers can be used for each of the phases of a polyphase motor, where each half-bridge is switched in phase sequence relative to the others. Both switching frequency and pulse width can be controlled to vary power levels applied to the load, and the response of the load to the amount of power delivered. Where the balanced drive of a half-bridge output is not required, but one end of the load must be at ground potential, a single driver circuit according to the invention will provide desirable adaptation to the characteristics of the power switching device, while providing high frequency response without false turn-on due to Miller capacitance affecting the gate voltage. The invention has been described with respect to power field-effect transistors, but it will be clear that the sensing and delay effect of the circuit SWO may be applied to any driving circuit where compensation for currents like the Miller effect is desirable.

Claims: An electronic circuit comprising: an electronic device (T1; T2) having a current path and a control terminal (G U ; G L ) for control of the current path; a driver circuit (DU; DL) being comprised of: a driver input (IN U , INN U ; IN L , INN L ) for receiving a driver input signal; a driver output connected to the control terminal; a buffer (BUF) having: a buffer input connected to the driver input; a buffer output connected to the driver output; a controllable current sink (MI) connected to the driver output and operative to discharge the driver output; a sensing and delay circuit (SWO) having: a first sensing input connected to the driver input; a second sensing input connected to the control terminal; a sensing output connected to the current sink, the sensing and delay circuit being operative to activate the current sink under combined control of a first control voltage at the first sensing input and of a second control voltage at the second sensing input being lower than a predetermined low value, and to deactivate the current sink under combined control of the first control voltage and of the second control voltage being higher than a predetermined high value. The electronic circuit of claim 1, wherein the sensing and delay circuit comprises: a Schmitt trigger (13) having a trigger input connected to the second sensing input and having a trigger output; a logic gate having a first gate input connected to the first sensing input, a second gate input coupled to the trigger output, and a gate output coupled to the sensing output. The electronic circuit of claim 1 or 2, comprising: a further electronic device (T2; T1) having a further current path and a further control terminal (G L ; G U ) for control of the further current path, the further current path being connected in series with the current path of the first-mentioned electronic device; a further driver circuit (DL; DU) with a further driver input (IN L , INN L ; IN U , INN U ) for receiving a further driver signal, and a further driver output connected to the further control terminal; wherein the first-mentioned driver circuit and the further driver circuit are functionally uniform. The electronic circuit of claim 3, wherein: the electronic device comprises a power transistor whose current path is connected between a high voltage supply node (V CC ) and an output node (OUT); the further electronic device comprises a further power transistor whose further current path is connected between the output node and a low voltage supply voltage node (GND). The electronic circuit of claim 4, including a level shifter coupled to the driver input and being operative to supply the driver input signals level-shifted with regard to the further driver signals supplied to the further driver circuit.

Inventors: WEGENER ARMIN, WEGENER, ARMIN
Applicants: PHILIPS NV, N.V. PHILIPS' GLOEILAMPENFABRIEKEN
Application year: 1990
Main classification: H03K17
IPC codes: H03K17, H02M1, H02M7