Parity substitution apparatus and method

Abstract: This invention relates to a sequential parity correction apparatus. More specifically, this invention relates to an apparatus and method of correcting parity errors in a fault tolerant computer system.

Description: This invention relates to a parity substitution apparatus. More specifically, this invention relates to an apparatus and method of substituting discordant parity data to remove parity errors in a fault tolerant computer system. In standard computer systems, errors in data processing can occur which will halt operation of the computer system. Such a system is known from, for example, EP-A-0 173 515. These errors can be caused by, among other things, erroneous data or erroneous microcode. Both data and microcode are stored in memory devices which occasionally fail, and faulty information will be accessed from the memory device. To help ensure the integrity of data, additional data called a parity bit is added to stored information. Generating and checking parity data are well known in the computer art. If a parity check indicates that faulty data exists, conventional computers generate an error indication, and operation is halted until an operator intervenes. Some systems have the capability of correcting single bit errors, but cannot correct double bit errors in a word. To overcome this difficulty, as well as provide other benefits, fault tolerant computers were developed which use "correctable" sources for some of the data, as well as error correction hardware and algorithms to correct errors. A correctable source refers to the ability of the computer to identify and correct faulty data stored in the device without the computer shutting down or requiring operator intervention. One implementation of fault tolerance is directed to data stored in a random access memory (RAM). A system was developed by which faulty data accessed from the RAM could be detected and corrected, without appreciably or adversely affecting the performance of the computer. A time-critical path refers to a data path which is the slowest, or among the slowest, with respect to a particular operation sought to be implemented and measured. The importance of a data path being denominated a time-critical path, is the realization that in operating a computer it does not matter whether other parts of the machine operate at very fast speeds. The overall system cannot operate any faster than its slowest path. Therefore, to enhance computer capabilities, time-critical paths are analyzed and methods are sought to increase their performance. The paths which data takes from its storage in RAM and its eventual use by a processing device are traditionally two such time-critical paths. The first path is from the RAM to the register. The second path is from the register through the ALU. Actually, the ALU is a separate time critical path. Typically, data in the RAM is accessed and temporarily stored in a RAM data register before the data is used. By use of a RAM data register, the effective time required to address data and use the data was reduced as data could be accessed from storage while a processing device was busy. The addition of a data register was crucial to increase the overall speed of a computer since data could be stored in the register in anticipation of its use and therefore accessed from the register much faster than directly out of the RAM. Fig. 1 shows a prior art fault tolerant implementation which used a parity checker and generator in a data path between a RAM data register and a ALU. In a memory storage device, such as a RAM array 10 which is correctable, there is stored: a data word 12 , parity data 14 for the stored data word 12 , and spare memory 16 is provided in the storage device to allow the RAM to be self-correcting. A processing device 18 , herein depicted as an ALU, executes instructions and process data accessed from the RAM array 10 . A RAM data register 20 enhances the access time of the ALU 18 to data stored in the RAM array 10 . A data path 30 carries both the data word 12 and the parity data 14 associated with the data word 12 . The data may be carried either serially or in parallel, as is well known to those skilled in the art. A parity checker 32 and parity generator 34 are interposed between the RAM data register 20 and the ALU 18 to test the data word 12 accessed from the RAM array 10 before it is processed by the ALU 18 . It is understood that in practice, a parity generator 34 and a parity checker 32 often share much of the same circuit elements. They are shown separated due to their functional distinctions and to ease understanding. A data path 40 provides the data word 12 and the parity data 14 to the parity checker 32 from the RAM data register 20 . Upon detection of an error, a control circuit 42 is provided an error signal from the parity checker 32 via a path 44 which pauses downstream registers (not shown) while the parity generator 34 generates the correct parity data 50 for the data word 12 . Only the data word 12 is supplied to the parity generator 34 on data path 52 to allow the parity generator 34 to generate good parity for all data accessed from the RAM array 10 , whether it is actually faulty or not. Thus, a data path 54 will provide the data word 12 and the generated parity 50 to the ALU 18 . When the generated parity 50 is ready, the control circuit 42 allows the processing of the data word 12 to continue. Then the ALU 18 may perform an instruction on the data word 12 , with the output of the ALU 18 appearing on a data path 56 to be sent to other registers and tested by other parity checkers. The control circuit 42 also initiates an error correction algorithm to correct the faulty data stored in the RAM, and to purge the system of erroneous data and calculations. The prior art sequential parity correction system, while acceptable for many applications, has the drawback that the parity checker 32 and parity generator 34 , a relatively slow device, are in a critical path with the ALU 18 . Therefore, the ALU 18 may not begin processing the data until after the parity checker 32 has determined whether a parity error has occurred, and the parity generator 34 has generated correct parity 50 . Usually, the data will be good, which means a needless delay has been added to the time-critical data path described above. The delay arises because the parity generator 34 generates correct parity 50 for each and every data word 12 regardless of whether an error has occurred. As discussed above, ALU's contain a time critical path. Some prior art systems had the practice of following an ALU with a parity generator whereby parity data for a result calculated by the ALU would have parity associated with it by generation of parity for the result. The method had two disadvantages: 1) a slow device was put in a time critical path; and 2) if the result was faulty, correct parity would be generated for the faulty data and downstream registers would not detect an error. To improve performance, parity prediction was implemented. Parity prediction is a method of calculating a data word's parity for the result calculated by the ALU. Parity prediction uses a separate circuit in parallel with the ALU to calculate the parity of an ALU result of an operation on data words A and B. The parity prediction uses A, B, and the parity for A and B to predict what the parity will be for the result of the operation on A and B. Therefore, the predicted parity is independent of the correct operation of the ALU as it is not based on the result. The prediction circuitry is outside any time critical path of the ALU and will allow downstream parity detectors to determine if a failure occurred. There may be other time critical paths which are slower still; therefore for certain applications the error correcting system of the prior art would be functional and useful. According to one aspect of the present invention there is provided a data processing system having a memory system coupled to provide a data word and an associated parity word to a processing device, and including a parity substituting apparatus comprising: means for parallel testing of parity for the data word and associated parity word input to the processing device to provide an error signal indicative of a parity error; means, for generating, in parallel with the processing device, another parity word for the data word input to the processing device, without regard to the correctness of the data word; means for, in response to the error signal, substituting said another parity word in place of said associated parity word with the data word and applying the data word with said another parity word to the processing device; and means for, in response to the error signal, pausing downstream registers from additional processing of data output from the processing device until said substitution of said parity words and said application to the processing device has occurred. According to another aspect of the present invention there is provided a method of processing parity data in a data processing system having a source memory for storing a plurality of data words and associated parity data words, and a processing device arranged to receive and process selected ones of data words read from the source memory, the method comprising the steps of: parallel testing the parity of each of said selected data words and associated parity words input to the processing device to provide an error signal indicative of a parity error; generating, in parallel with the data processing by the processing device, another parity for each of said selected data words input to the processing device, without regard to the correctness of said selected data words; in response to the error signal, substituting said another parity data word in place of said associated parity word with the data word and applying the data word and said another parity data word to the processing device; and in response to the error signal, pausing downstream registers from additional processing of data until said step of substituting said parity words and applying the data word to the processing device has been carried out. The following advantages may be achieved by the preferred embodiment described below: The present invention enhances the performance of computing-systems while preserving the-fault-tolerant characteristics of the correction system. With computing systems, there is always the desire to increase overall system speed. To increase speed, the time critical paths are analyzed and ways are sought to increase the performance of all such paths. The preferred embodiment allows an improvement in the speed and efficiency of sequential parity correction in the time-critical path between a correctable memory source and a processing device utilizing the data. A parity checker and generator are utilized, but these are taken out of the time-critical path between the RAM data register and the ALU and placed in parallel to the ALU data path. The parity checker tests the data input into the ALU without interfering with the ALU's operation. That is, while the testing is being performed, the ALU is executing its instructions and processing the data. If the data is good, processing continues and no delay has been added to the data path for parity checking. In the unlikely event that faulty data has been detected, the parity checker generates an error signal indicating that faulty data exists. This error signal is input to a control circuit which performs several functions. First, all downstream registers which may pass the data to other parity checkers to detect the faulty data are temporarily "paused." This prevents any downstream error detectors from freezing the system. Next, the ALU is commanded to pass, unchanged, the faulty data to the output. The data is combined with new parity data which has been generated by a parity generator connected to the parallel parity checker. This generated parity data is now correct for the data, though the data itself may be faulty, and is substituted for the data in the RAM data register to be re-input into the ALU. Once the data is substituted, which is a relatively fast operation, the control circuit allows the ALU to process the new data, and downstream registers are permitted to resume normal processing. A further advantage lies in that the actual algorithm used to correct the data is unchanged from that used in the prior art. The error correcting circuitry and method are not part of this disclosure. It must be appreciated that an error signal may be generated by the parity checker 32 upon either of two conditions. The first is that the data word 12 is incorrect and its parity data 14 is good. The second condition is that the parity data 14 is faulty, while the data word 12 is correct. The present invention does not discriminate between these two fault conditions. In the drawings: Fig. 1 is a block diagram of prior art circuitry for sequential parity error correction; and Fig. 2 is a block diagram of the preferred embodiment of the present invention. Fig. 2 is a block diagram of the preferred embodiment. As will be described, the present invention improves upon the performance of the prior art system. As in the case of the prior art, the invention uses a parity checker 100 and a parity generator 102 to verify data passing from a RAM data register 106 to an ALU 110 . However, the parity checker 100 and generator 102 are disposed out of the data path which couples the RAM data register 106 to the ALU 110 , allowing a direct connection via a data path 112 . The parity checker 100 tests the data in parallel with the ALU 110 through the use of parallel data path 114 and therefore does not delay the processing of data word 116 by the ALU 110 . The ALU 110 normally predicts parity, as described above, for the result of its operation instead of generating parity for the result. Thus, the output of the ALU 110 will be faulty if faulty data is input. As parity prediction relies upon the parity of the data word input, if this parity is wrong, erroneous prediction will occur. Thus, the parity must be generated for the data after a parity error has occurred. The original fault tolerant characteristics of the prior art system need to be preserved. By taking the parity generator 102 out of the direct path between the RAM data register 106 and the ALU 110 , the ALU 110 occasionally will have a data word 116 input for which the parity 120 is incorrect. If the system were allowed to continue, downstream destination registers and parity checkers would eventually detect the error and freeze the system. Thus parity generator 102 is provided to generate correct parity 122 for the data word 116 as in the prior art. The parity checker 100 generates an error signal indicating that a parity error exists for the data word 116 . As in the prior art, the error signal is supplied to a control circuit 124 via path 126 which pauses all registers and operations which may detect erroneous data and freeze the machine. The control circuit 124 has other functions in the present invention in addition to that described above. The control circuit 124 supplies a signal on path 130 to the ALU 110 to command the ALU 110 to pass the data word 116 appearing at its input unchanged to its output. As the downstream registers are paused, data appearing on line 132 cannot proceed except via the alternate path depicted by data paths 134 and 136 . On data path 134 , there appears only the data word 116 passed by the ALU 110 . Generated parity 122 , which is correct for the data word 116 appearing on data path 134 , is combined with the data word 116 with both proceeding along data path 136 to an input of a multiplexer 140 . The multiplexer 140 is inserted between the RAM array 142 and the RAM data register 106 . A first input of the multiplexer 140 is connected to the RAM array 142 to provide RAM array data to the RAM data register 106 , and ultimately to the ALU 110 . A second input of the multiplexer 140 is connected to the data path 136 as described above. An address select signal is supplied from the control circuit 124 to the multiplexer 140 via data path 144 . It is well known in the art on the use of a multiplexer to select one of a pair of inputs and subsequently output data from the multiplexer. In operation, a data word 116 accessed from the RAM array 142 is coupled to the first input of multiplexer 140 via data path 146 . In the absence of a detected error, the multiplexer 140 will have the first input selected by the control circuit 124 , which allows the data word 116 and its parity data 120 to be passed to the RAM data register 106 via coupling by data path 150 . The data word 116 and the parity data 120 are temporarily held in the RAM data register 106 until needed by the ALU 110 . When the ALU 110 is ready for the data, the data word 116 is input into the ALU 110 . During this time, the parity checker 100 begins to test the parity data 120 against the data word 116 to determine if a parity error exists. In the usual case, the parity test will determine that no error exists, which means that the system has not lost any time as the ALU 110 has been operating on the data word 116 . In the unlikely circumstance that a parity error exists, the parity checker 100 will detect the error and generate an error signal to pass to control circuit 124 via data path 126 . It is understood by those of ordinary skill in the art that an error indication could be as performed in the preferred embodiment, that is, by positively generating a signal when an error occurs. It is also known that an error signal could be the termination of a signal indicating that parity is good. The parity generator 102 generates parity for the data word 116 passed to it by the parity checker 100 coupled to the generator 102 via data path 152 . The control circuit 124 performs three functions upon receiving an error signal from the parity checker 100 . First, the control circuit 124 issues a signal which pauses all destination registers downstream from the ALU 110 and data path 132 . This prevents downstream parity checkers from detecting the parity error and freezing the system. Second, the control circuit 124 issues a command to the ALU 110 requiring it to pass the data word 116 to its output, unchanged. Thus, the original data word 116 appears at data paths 132 and 134 . Due to the fact that registers downstream from the ALU 110 and data path 132 are now paused, the data word 116 will not propagate downstream along data path 132 , but will only proceed along data path 134 to data path 136 . At data path 136 , the data word 116 (which was passed by the ALU 110 ), and the generated parity 122 (which was generated by the parity generator 102 ), are combined and both proceed to the second input of the multiplexer 140 . Third, the control circuit 124 issues an address select signal to the multiplexer 140 to command the multiplexer to select data appearing at its second input, instead of data appearing at its first input, as is the normal operating mode without an error indication. The third function of the control circuit 124 essentially substitutes the corrected parity data 122 for the original parity data 120 after the corrected parity data 122 has been associated with the data word 116 for which it had been generated. Thereafter, the data word 116 and the corrected parity data 122 proceed normally along data path 150 to the RAM data register 106 where it is temporarily stored. When the ALU 110 is ready to process the data word 116 , the data word 116 and the corrected parity word 122 are accessed from the RAM data register 106 . The data word 116 is input and processed by the ALU 110 , while the parity checker 100 tests the data word 116 against its corrected parity data 122 . The test will indicate that the data is good, therefore the control circuit 124 will now unpause the destination registers downstream from data path 132 , the ALU 110 will be allowed to process the data word 116 , and the multiplexer 140 will once again select data appearing on data path 146 to output to the RAM data register 106 . The ALU 110 will execute its instructions upon the data word 116 , and the output will proceed downstream to destination registers and parity checkers where no parity errors will be detected, and the system will continue to operate until the error correction method is complete and purges the data word 116 . The data paths of the system remain operating and unfrozen, the computer continues to operate without operator intervention. Thus, the desire of improving the performance of parity checking while preserving the fault tolerance characteristics of the computing system are achieved through the use of the novel and ingenious invention presently disclosed. While the above provides a full and complete disclosure of the preferred embodiments of the present invention, various modifications, alternate constructions and equivalents will occur to those skilled in the art given the benefit of this disclosure. For example, the reference to a RAM data register is only an embodiment. It would be known to a person of ordinary skill in the art to substitute any temporary storage device or method, such as a cache memory, for the register without departing from the present invention. Thus, the invention is not limited to the specific embodiment described herein, but is limited as defined by the appended claims.

Claims: A data processing system having a memory system (142) coupled to provide a data word (116) and an associated parity word (120) to a processing device (110), and including a parity substituting apparatus comprising: means (100) for parallel testing of parity for the data word (116) and associated parity word (120) input to the processing device (110) to provide an error signal indicative of a parity error; means (102), for generating, in parallel with the processing device (110), another parity word (122) for the data word (116) input to the processing device (110), without regard to the correctness of the data word (116); means (124) for, in response to the error signal, substituting said another parity word (122) in place of said associated parity word (120) with the data word (116) and applying the data word (116) with said another parity word (122) to the processing device (110); and means (124) for, in response to the error signal, pausing downstream registers from additional processing of data output from the processing device until said substitution of said parity words (120, 122) and said application to the processing device (110) has occurred. A data processing system according to claim 1, wherein the processing device is an arithmetic logic unit (110). A data processing system according to claim 1 or claim 2, wherein the parity substituting apparatus further comprises a multiplexer (140) coupled to select between said associated parity word (120) and said another parity word (122) for application to the processing device (110) in response to the error signal. A method of processing parity data in a data processing system having a source memory (142) for storing a plurality of data words (116) and associated parity data words (120), and a processing device (110) arranged to receive and process selected ones of data words (116) read from the source memory (142), the method comprising the steps of: parallel testing the parity of each of said selected data words (116) and associated parity words (120) input to the processing device (110) to provide an error signal indicative of a parity error; generating, in parallel with the data processing by the processing device, another parity for each of said selected data words (116) input to the processing device (110), without regard to the correctness of said selected data words (116); in response to the error signal, substituting said another parity data word (122) in place of said associated parity word (120) with the data word (116) and applying the data word (116) and said another parity data word (122) to the processing device; and in response to the error signal, pausing downstream registers from additional processing of data until said step of substituting said parity words (120, 122) and applying the data word (116) to the processing device has been carried out.

Inventors: CHAN RAYMOND SCOTT, CHAN, RAYMOND SCOTT
Applicants: TANDEM COMPUTERS INC, TANDEM COMPUTERS INCORPORATED
Application year: 1990
Main classification: G06F11
IPC codes: G06F11