Still/moving picture selection control circuit for video phone system

Abstract: A still/moving picture selection control circuit for selecting a still picture or a moving picture in a video phone system by the operation of a switch. The circuit includes a still selection unit (4) for outputting pulse signals, a one-frame signal generating unit (5) for generating one-frame signal, a movie signal generating unit (6) for generating or stopping movie control signals, a still/movie control unit (7) for applying a subcarrier frequency signal (fsc) to an A/D converter (1) when one-frame signal is outputted from the one-frame signal generating unit (5) or when movie control signal is outputted from the movie signal generating unit (6), a memory section (3) for storing the output signals of the A/D converter (1) to a RAM when the one-frame signal is outputted and for applying the signals stored in the RAM to a D/A converter (2) when the one-frame signal is not outputted.

Description: The present invention relates to a picture selection control circuit of a video phone system which can select the picture of video phone system with a still picture or a moving picture upon the operation of a switch. In a generally used video phone system, video signals being inputted are displayed on a screen as they are, but there is not provided an apparatus for selecting and displaying the video signals as a still picture or a moving picture. Accordingly, it is inconvenient for users who wish to see the screen in a still picture. JP-A-60200692 discloses a video conference communication system in which received picture signals are sorted into signals corresponding to a moving picture and signals corresponding to a still picture. At the conference receiving station there is provided a picture controller which enables selection between the receiving moving and still pictures. Therefore, it is an object of the present invention to provide a still/moving picture selection control circuit of a video phone system which can display inputted video signals as a still picture or a moving picture. Another object of the present invention is to provide a still/moving picture selection control circuit of a video phone system with a simple structure which can select inputted video signals as a still picture or a moving picture upon the operation of a switch. According to the present invention there is provided a still/moving picture selection control circuit for a video phone system comprising an analog/digital converter synchronized with a subcarrier frequency signal for converting analog input video signals to digital signals; a digital/analog converter synchronized with the subcarrier frequency signal for converting and outputting the output signals of the analog/digital converter to analog signals; a still selection unit for outputting pulse signals upon operation of a still switch; a one-frame signal generating unit synchronized with a vertical synchronizing signal for generating one-frame signals when pulse signals are outputted from the still selection unit; a movie signal generating unit for continuously outputting movie control signals upon operation of a movie switch and for disabling the output of movie control signals when one-frame signals are outputted by the one-frame signal generating unit; a still/movie control unit for applying the subcarrier frequency signal to the analog/digital converter only when the one-frame signals are outputted from the one-frame signal generating unit or the movie control signals are outputted from the movie signal generating unit; and a memory section for storing the output signals of the analog/digital converter to a RAM when the one-frame signals are outputted from the one-frame signal generating unit and for applying the signals stored in the RAM to the digital/analog converter when the one-frame signals are not outputted from the one-frame signal generating unit and the movie control signals are not outputted from the movie signal generating unit. For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example, to the accompanying drawings in which: Fig. 1 is a circuit diagram of a still/moving picture selection control circuit of a video phone system according to the present invention; and Figs. 2A to 2I are waveform views of each part of Fig. 1. Hereinafter, a preferred embodiment of the present invention will be described in detail with reference to Figs. 1 and 2 as follows: Referring to Fig. 1, the still/moving picture selection control circuit for a video phone system according to the present invention comprises a still selection unit 4 for outputting pulse signals by the closure of a still switch SW3; a one-frame signal generating unit 5 for generating one-frame signals synchronized with a vertical synchronizing signal when pulse signals are outputted from the still selection unit 4, a movie signal generating unit 6 for continuously outputting movie control signals by the closure of a movie switch SW4 and for stopping the output of movie control signals by the one-frame signals of the one-frame signal generating unit 5; a still/movie control unit 7 for applying the subcarrier frequency signal to an analog/digital converter 1 only when the one-frame signals are outputted from the one-frame signal generating unit 5 or the movie control signals are outputted from the movie signal generating unit 6; and a memory section 3 for storing the output signals of the analog/digital converter 1 in a RAM 31 when the one-frame signals are outputted from the one-frame signal generating unit 5 and for applying the signals stored in the RAM 31 to a digital/analog converter 2 when the one-frame signals are not outputted from the one-frame signal generating unit 5 and the movie control signals are not outputted from the movie signal generating unit 6. The still selection unit 4 is constituted in a manner that a connection node of a resister R1, a still switch SW3 and a capacitor C1 is connected to one terminal of an exclusive OR gate G2 and an AND gate G3 via an inverter G1, a connection node thereof is connected to the other terminal of the exclusive OR gate G2 via an integrator 41 consisting of a resistor R2 and a capacitor C2, and an output terminal of the exclusive OR gate G2 is connected to the other terminal of the AND gate G3, whereby a high potential pulse signal is outputted from the AND gate G3 according to the closure of the still switch SW3. The one-frame signal generating unit 5 is constituted in a manner that the output terminal of the AND gate G3, which is an output terminal of the still selection unit 4, is connected to a preset terminal ( PR ) of a flip-flop FF1 via an inverter G4. A vertical synchronizing signal input terminal (VS) is connected to clock terminals of the flip-flops FF1 and FF2 and one terminal of an AND gate G5. An output terminal Q1 of the flip-flop FF1 is connected to an input terminal D2 of the flip-flop FF2, and an output terminal Q2 of the flip-flop FF2 is connected to the other terminal of the AND gate G5, thereby outputting a high potential signal of one frame synchronized with a vertical synchronizing signal after a high potential pulse signal is outputted from the still selection unit 4. The movie signal generating unit 6 is constituted in a manner that an output terminal of the AND gate G5, which is an output terminal of the one-frame signal generating unit 5, is connected to a clock terminal (CK) of a flip-flop FF3 via an inverter G6, and a connection node of a resistor R3, a movie switch SW4 and a capacitor C3 is connected to a reset terminal ( RS ) of the flip-flop FF3, thereby outputting a movie control signal when the movie switch SW4 is closed and prohibiting the movie control signal from being output when a high potential signal of one frame is outputted from the one-frame signal generating unit 5. The still/movie control unit 7 is constituted in a manner that an output terminal of the AND gate G5, which is an output terminal of the one-frame signal generating unit 5, and an output terminal Q3 of the flip-flop FF3 are connected to one terminal of an AND gate G8 via an OR gate G10, the other terminal of the AND gate G8 being applied with a subcarrier frequency signal (fsc), and the output terminal of the AND gate G8 is connected to the analog/digital converter 1 to which video signals are applied, whereby the subcarrier frequency signal (fsc) is applied to the analog/digital converter 1 only when a high potential signal of one-frame is outputted from the one-frame signal generating unit 6 or when a movie control signal is outputted from the movie signal generating unit 6. The memory section 3 is constituted in a manner that the output terminal of the one-frame signal generating unit 5 is connected to a control terminal of the switch SW1 and one terminal of an OR gate G11 and is connected to a write enable terminal ( WE ) of a RAM31 via an inverter G7. An output terminal of an inverter G6, which is connected to the output terminal of the one-frame signal generating unit 5, and the output terminal Q3 of the flip-flop FF3 of the movie signal generating unit 6 are connected to the other terminal of the OR gate G11 and a control terminal of a switch SW2 via an AND gate G9. An output terminal of the OR gate G11 is connected to a chip selecting terminal (CS) of the RAM31 and the switches SW1 and SW2 are connected in parallel between the connection node of the analog/digital converter 1 and the digital/analog converter 2 and the RAM31, whereby the RAM31 comes to a writing-state and records the signals which are outputted from the analog/digital converter 1 when a high potential signal of one frame is outputted from the one-frame signal generating unit 5. The RAM31 comes to a reading-state and reads the signals recorded therein to output to the digital/analog converter 2 when a high potential signal of one-frame is not outputted from the one-frame signal generating unit 5 and a movie control signal is not outputted from the movie signal generating unit 6. The operation and effect of the present invention will be described hereinafter. When power is applied to a power terminal B + and the still switch SW3 is pressed down, a low potential signal, as shown in Fig. 2A, is applied to an input terminal of the inverter G1 and a high potential signal is outputted from the output terminal of the inverter G1. The high potential signal is applied to one input terminal of the exclusive OR gate G2 and AND gate G3 and then to the other input terminal of the exclusive OR gate G2 after being delayed for a predetermined time at the integrator 41 according to the resistor R2 and capacitor C2. Thus, a high potential signal is outputted from the exclusive OR gate G2 for the delay time and applied to the other input terminal of the AND gate G3 so that the AND gate G3 outputs high potential pulse signals as shown in Fig. 2B. The high potential pulse signals are inverted to low potential pulse signals at the inverter G4 and applied to a preset terminal ( PR ) of the flip-flop FF1 so that the flip-flop FF1 is preset and a high potential signal, as shown in Fig. 2D, is outputted from the output terminal Q1 and applied to an input terminal D2 of the flip-flop FF2. At this time, vertical synchronizing signals as shown in Fig. 2C are applied to the vertical synchronizing signal input terminal (VS), a low potential signal as shown in Fig. 2D is outputted from the output terminal Q1 of the flip-flop FF1 at the time that the vertical synchronizing signal is inputted first time, and at the same time a high potential signal as shown in Fig. 2E is outputted from the output terminal Q2 of the flip-flop FF2 and applied to the other side input terminal of the AND gate G5. Thereafter, a low potential signal is outputted from the output terminal Q2 of the flip-flop FF2 when the vertical synchronizing signal is inputted again. As a result, the AND gate G5 accomplishes the AND operation of the signals as shown in Figs. 2C and 2E and outputs high potential signals for one frame period. The high potential signal outputted from the AND gate G5 is applied to one input terminal of the AND gate G8 through the OR gate G10, and thereby the subcarrier frequency signal (fsc) is applied to the analog/digital converter 1 through the AND gate G8. Accordingly, video signals which are inputted to the video signal input terminal (Vi) are synchronized with the subcarrier frequency signal (fsc) at the analog/digital converter 1 and converted to digital signals, and then synchronized again with the subcarrier frequency signal (fsc) at the digital/analog converter 2 and converted to analog signals and outputted to a video signal output terminal (Vo). At this time, the high potential signal which is outputted from the AND gate G5 of the one-frame signal generating unit 5 is applied to a control terminal of the switch SW1 to close the switch and applied to the chip selecting terminal (cs) of the RAM31 to select the RAM31 through the OR gate G11. The high potential signal is inverted into a low potential signal by the inverter G7 and applied to the write enable terminal ( WE ) of the RAM31 so that the RAM31 comes to a writing-state. Accordingly, the signals which are outputted from the analog/digital converter 1 are stored in the RAM31 through the switch SW1. Furthermore, the high potential signal which is outputted from the AND gate G5 is inverted into a low potential signal, as shown in Fig. 2G, by the inverter G6 and applied to the clock terminal (CK) of the flip-flop FF3 so that a high potential signal, as shown in Fig. 2H, is outputted from the output terminal Q3 of the flip-flop FF3 and a low potential signal is outputted from the output terminal Q3 thereof. Thereafter, when a low potential signal, as shown in Fig. 2F, is outputted from the AND gate G5 of the one-frame signal generating unit 5, a low potential signal is outputted from the OR gate G10 so that the subcarrier frequency signal (fsc) does not pass through the AND gate G8, thereby the analog/digital converter 1 does not carry out the analog/digital converting operation. At this time, since the low potential signal outputted from the AND gate G5 is applied to the control terminal of the switch SW1, the switch SW1 opens and the low potential signal is inverted into a high potential signal by the inverter G7 and applied to a write enable terminal ( WE ) of the RAM31. And, the low potential signal outputted from the AND gate G5 is inverted into a high potential signal, as shown in Fig. 2G, by the inverter G6 and applied to one side input terminal of the AND gate G9. Since a high potential signal outputted from the output terminal Q3 of the flip-flop FF3 is applied to the other input terminal of the AND gate G9, a high potential signal is outputted from the AND gate G9 and the high potential signal is applied to the control terminal of the switch SW2 to close the switch. The high potential signal outputted from the AND gate G9 is applied to a chip selecting terminal (cs) of the RAM31 through the OR gate G11, thereby the RAM31 comes to a reading-state. Accordingly, digital signals stored in the RAM31 are read and pass through the switch SW2 and are converted into analog signals by the digital/analog converter 2 being synchronized with the subcarrier frequency signal (fsc) and then outputted to the video signal output terminal (Vo). As a result, at this time the signals stored in the RAM31 are continuously outputted for one frame period so that still pictures can be displayed. Meanwhile, when the movie switch SW4 is short-circuited, a low potential signal, as shown in Fig. 2I, is applied to the reset terminal ( RS ) of the flip-flop FF3, so that the flip-flop FF3 is reset and movie control signals are outputted therefrom. That is, since a low potential signal, as shown in Fig. 2H, is outputted from the output terminal Q3 of the flip-flop FF3, a low potential signal is outputted from the AND gate G9, thereby the RAM31 is not selected and the switch SW2 is opened. Furthermore, at this time a high potential signal which is a movie control signal is outputted from the output terminal Q3 of the flip-flop FF3, and since the high potential signal is applied to the AND gate G8 through the OR gate G10, the subcarrier frequency signal (fsc) is applied continuously to the analog/digital converter 1 through the AND gate G8. Accordingly, video signals being inputted to the video signal input terminal (Vi) are converted into digital signals at the analog/digital converter 1 by being synchronized with the subcarrier frequency signal (fsc), converted into analog signals at the digital/analog converter 2, being synchronized with the subcarrier frequency signal (fsc), and outputted continuously to the video signal output terminal (Vo), whereby moving pictures are displayed.

Claims: A still/moving picture selection control circuit for a video phone system comprising: an analog/digital converter (1) synchronized with a subcarrier frequency signal for converting analog input video signals to digital signals; a digital/analog converter (2) synchronized with the subcarrier frequency signal for converting and outputting the output signals of the analog/digital converter to analog signals; a still selection unit (4) for outputting pulse signals upon operation of a still switch; a one-frame signal generating unit (5) synchronized with a vertical synchronizing signal for generating one-frame signals when pulse signals are outputted from the still selection unit; a movie signal generating unit (6) for continuously outputting movie control signals upon operation of a movie switch and for disabling the output of movie control signals when one-frame signals are outputted by the one-frame signal generating unit; a still/movie control unit (7) for applying the subcarrier frequency signal to the analog/digital converter only when the one-frame signals are outputted from the one-frame signal generating unit or the movie control signals are outputted from the movie signal generating unit; and a memory section (3) for storing the output signals of the analog/digital converter to a RAM when the one-frame signals are outputted from the one-frame signal generating unit and for applying the signals stored in the RAM to the digital/analog converter when the one-frame signals are not outputted from the one-frame signal generating unit and the movie control signals are not outputted from the movie signal generating unit.

Inventors: HONG SAM PYO, HONG, SAM PYO
Applicants: GOLD STAR CO, GOLDSTAR CO. LTD.
Application year: 1990
Main classification: H04N7
IPC codes: H04N7, A01G17, H04N5