Amplifier arrangement

Abstract: The gain of a cascode amplifier arrangement comprising a first transistor (N1), a second transistor (N2), a current source (J1), an input terminal (1) and an output terminal (3) is increased by adding an amplifier (A) having a non-inverting input (v1), an inverting input (v2) and an output (v0), which are coupled to a reference voltage terminal(2), to the mutually coupled electrodes of the first transistor (N1) and the second transistor (N2), and to the control electrode of the second transistor (N2) respectively. As a result of this, the unity-gain-­ bandwidth remains substantially the same.

Description: The invention relates to an amplifier arrangement for amplifying an input signal, the arrangement comprising an input terminal for receiving the input signal, a first transistor having a control electrode, a first main electrode coupled to a first supply-voltage terminal, and a second main electrode, a second transistor having a control electrode, a first main electrode coupled to the second main electrode of the first transistor, and a second main electrode coupled both to a second supply-voltage terminal via a first current source and to an output terminal for supplying an output signal, the control electrode of the second transistor being coupled to an output of an amplifier, the second main electrode of the first transistor being coupled to an inverting input of the amplifier, and a non-inverting input of the amplifier being coupled to a first reference-voltage terminal for receiving a first reference voltage. Such an amplifier arrangement is known from Japanese patent application JP-A-59-12603. In general, such an amplifier arrangement can be used for amplifying a voltage in integrated semiconductor circuits. The first and second transistors are connected in cascode arrangement, as is known inter alia from the book "CMOS analog circuit design" by P.E. Allen and D.R. Holberg, published in 1987, see Fig. 6.3-1 on page 288. Fig. 1 shows this known cascode amplifier arrangement in which the control electrode of the second transistor N2 is coupled to a reference voltage terminal 2 for receiving a reference voltage Vref1. The first transistor N1 converts the input voltage Vin applied at its control electrode into a current which is proportional to the input voltage and which produces potential variations on the first main electrode of the second transistor N2. These variations, amplified by the gain factor of the second transistor N2, appear on the output terminal 3 of the amplifier arrangement. The overall gain is therefore equal to the product of the gain factors of the first transistor N1 and the second transistor N2. Consequently, the second transistor N2 makes the gain of the arrangement higher than that of an amplifier arrangement comprising only one transistor. This also results in an increased output impedance. In order to achieve a large unity-gain-bandwidth by means of this cascode arrangement large bias currents and transistors having a very short channel length are needed. However, this results in the output impedance and hence the gain being reduced substantially. Consequently, this known cascode arrangement is not capable of providing both a large unity-gain-bandwidth and a high gain. In order to provide both a high gain and a large unity-gain-bandwidth the above mentioned Japanese patent application discloses a cascode arrangement wherein, as shown in Fig. 2, the control electrode of the second transistor N2 is coupled to an output V0 of an amplifier A, the second main electrode of the first transistor N1 is coupled to an inverting input V2 of the amplifier A and a first reference-voltage terminal 2 is coupled to a non-inverting input V1 of the amplifier. A quite similar approach is known from Electronic Engineering, Vol. 53, No. 647, January 1981, pages 59, 63-65, London GB, M.A. Rehman, MOSFET Analog integrated circuits Part 3. In the cascode arrangement known from the Japanese patent application the potential of the first main electrode of the second transistor N2 is maintained substantially constant by employing the amplifier A. This is achieved by negative feedback of the potential variations on said electrode to the control electrode of the second transistor N2 via the amplifier A. This causes the gain of the amplifier arrangement to increase by the gain of said amplifier A without the unity-gain-bandwidth being adversely affected. The amplifier A need not to have a large bandwidth. As a result of this, the amplifier A can be of simple construction and can be integrated on a small surface area. In the known amplifier arrangement the input signal Vin is applied to the control electrode of the first transistor N1. A drawback of this construction is the rather limited voltage swing of the input signal. Therefore, it is an object of the invention to provide an amplifier arrangement having more input voltage swing. In accordance to the invention the amplifier arrangement is characterized in that the amplifier arrangement further comprises an input transistor having a control electrode coupled to the input terminal, a first main electrode coupled to the second supply-voltage terminal via a bias current source and a second main electrode coupled to the first main electrode of the second transistor, and in that the control electrode of the first transistor is coupled to a further reference-voltage terminal for receiving a further reference voltage. The control electrode of the first transistor is now coupled to a reference voltage and the input terminal is coupled to the control electrode of the input transistor. The input transistor forms a folded cascode with the second transistor allowing a greater input voltage swing. A first embodiment of an amplifier arrangement in accordance with the invention may be characterized in that the amplifier comprises a third transistor having a control electrode coupled to the inverting input of the amplifier, a first main electrode coupled to the non-inverting input of the amplifier and a second main electrode coupled both to the output of the amplifier and via a second current source to the second supply-voltage terminal, the first reference-voltage terminal being coupled to the first supply-voltage terminal. The amplifier is constituted by means of the third transistor, as known per se from the above mentioned Japanese patent application. A second embodiment of an amplifier arrangement in accordance with the invention may be characterized. in that the control electrode of the third transistor is coupled to the inverting input of the amplifier via a level-shifting circuit comprising a fourth transistor having a control electrode coupled to the inverting input of the amplifier, a first main electrode coupled both to the second supply-voltage terminal via a third current source and to the control electrode of the third transistor, and a second main electrode coupled to the first supply-voltage terminal. The level shifting circuit provides a lower potential on the first main electrode of the second transistor as compared with the first embodiment, so that the output voltage swing of the amplifier arrangement can be larger. This is of particular importance in the case of low supply voltages. A third embodiment of an amplifier arrangement in accordance with the invention may be characterized in that a ladder network (S1..Sn) is arranged between the inverting input of the amplifier and the first main electrode of the second transistor and the second main electrode of the third transistor and the output of the amplifier, the ladder network comprising n cascoded ladder elements, n being equal or greater than 1, each comprising a first ladder transistor and a second ladder transistor, i being a sequence number smaller than or equal to n, each ladder element having four terminals, a first terminal being coupled to the first main electrode of the first ladder transistor, a second terminal being coupled to both the control electrode of the first ladder transistor and to the first main electrode of the second ladder transistor, a third terminal being coupled to the second main electrode of the first ladder transistor and to the control electrode of the second ladder transistor, and a fourth terminal being coupled to the second main electrode of the second ladder transistor, each ladder element having its first terminal and its second terminal coupled respectively to the third terminal and to the fourth terminal of a preceding ladder element, the first terminal and the second terminal of the first ladder element being coupled to the inverting input of the amplifier and the second main electrode of the third transistor respectively, and the third terminal and the fourth terminal of the last ladder element being coupled to the first main electrode of the second transistor and to the output of the amplifier respectively. The addition of each ladder element leads to an increase in the gain of the amplifier arrangement, so that a very high gain can be attained. This is because every transistor in a ladder element provides an amplification of the voltage on its first main electrode to the voltage on its second main electrode, so that the overall gain increases by the gain factor of said transistor. A fourth embodiment of an amplifier arrangement in accordance with the invention may be characterized in that a ladder network is arranged between the second main electrode of the third transistor and the output of the amplifier and the first supply-voltage terminal and the second supply-voltage terminal, the ladder network comprising m cascoded ladder elements, m being equal or greater than 1, each comprising a first ladder transistor and a second ladder transistor and a current source, j being a sequence number smaller than or equal to m, each ladder element having six terminals, a first terminal being coupled to the first main electrode of the first ladder transistor and to the control electrode of the second ladder transistor, a second terminal being coupled to second main electrode of the first ladder transistor, a third terminal being coupled to the first main electrode of the second ladder transistor, a fourth terminal being coupled to the current source, a fifth terminal being coupled to the second main electrode of the first ladder transistor and the sixth terminal being coupled both to the control electrode of the first ladder transistor and to the current source, each ladder element having its first terminal and its second terminal coupled respectively to the fifth terminal and to the sixth terminal of a preceding ladder element, the third terminal and the fourth terminal of a ladder element being coupled to the first supply-voltage terminal and the second supply-voltage terminal respectively, the first terminal and the second terminal of the first ladder element being coupled to the second main electrode of the third transistor and to the output of the amplifier respectively, and the fifth terminal and the sixth terminal of the last ladder element being coupled to one another. The addition of each ladder element also in this case leads to an increased overall gain, so that again a very high gain van be obtained. Moreover, in order to achieve a constant voltage swing of the output signal, the difference between the first and second supply voltages need not increase when a ladder element is added. The invention will now be described in more detail, by way of example, with reference to the accompanying drawings, in which Fig. 1 shows a prior-art amplifier arrangement, Fig. 2 shows a prior-art amplifier subcircuit for use in an amplifier arrangement according to the invention, Fig. 3 shows a Bode diagram of the subcircuits shown in Fig. 1 and 2, Fig. 4 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 5 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 6 shows a subcircuit for use in an amplifier arrangement according to the. invention, Fig. 7 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 8 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 9 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 10 shows a subcircuit for use in an amplifier arrangement according to the invention, Fig. 11 shows an amplifier arrangement according to the invention comprising subcircuits as shown in Figs. 2 and 4-10. Fig. 1 shows a prior-art amplifier arrangement. The arrangement comprises a first transistor N1, having its control electrode coupled to an input terminal 1 and having its first main electrode coupled to a first supply-voltage terminal Vss, and a second transistor N2 having its control electrode coupled to a first reference-voltage terminal 2, having its first main electrode coupled to the second main electrode of the transistor N1, and having its second main electrode coupled both to the second supply-voltage terminal Vdd by a first current source J1 and to an output terminal 3. The input voltage Vin is applied to the input terminal 1 and the reference voltage Vref1 is applied to the reference-voltage terminal 2. The output voltage Vout appears on the output terminal 3. The transistor N1 converts the input voltage Vin into a proportional current, which produces potential variations on the first main electrode of the transistor N2. These variations appear on the output of the amplifier arrangement, amplified by the gain factor of the transistor N2. In order to obtain an arrangement having a large gain-bandwidth product the transistors N1 and N2 should both have a short channel and carry a large current. However, this limits the output impedance and hence the gain of the arrangement. Therefore, in the case of a high gain the unity-gain-bandwidth will be small. Fig. 2 is a circuit diagram of a prior art amplifier arrangement in which like parts bear the same reference numerals as in Fig. 1. In this arrangement the control electrode of the transistor N2 is coupled to the output v0 of an amplifier A, whose non-inverting input v1 is coupled to the reference-voltage terminal 2 and whose inverting input v2 is coupled to the first main electrode of the transistor N2. The amplifier A provides negative feedback of the potential on the first main electrode of the transistor N2 to the control electrode of this transistor. In comparison with the prior-art cascode amplifier arrangement of Fig.1 the gain of the arrangement has increased by the gain factor of the amplifier A without a reduction of the unity-gain-bandwidth. The gain can now assume any desired value, the addition of the amplifier A always resulting in an improved performance of the amplifier arrangement. Fig. 3 gives a Bode diagram of the amplifier arrangements shown in Figs. 1 and 2, the gain G being plotted logarithmically as a function of the frequency f, which is also plotted logarithmically. In this Figure the symbols Aorig, Aadd and Atot respectively represent the direct voltage gain of the prior-art amplifier arrangement, of the amplifier A shown in Fig. 2, and of the amplifier arrangement in accordance with the invention. The frequencies f3, f2 and f1 represent the respective 3-dB frequencies and the frequencies f5, f4 and f5 represent the respective unity-gain-bandwidth frequencies. In addition, the frequency-response characteristics of the amplifier arrangements shown in Figs. 1 and 2 have a pole situated at a frequency f6. The gain enhancement obtained by the addition of the amplifier A relative to the direct voltage gain Aorig of the prior-art amplifier arrangement is indicated by an arrow, which gain enhancement is equal to the direct voltage gain Aadd. If the unity-gain-bandwidth frequency f4 of the amplifier is smaller than the pole frequency f6 of the prior-art amplifier arrangement the amplifier arrangement in accordance with the invention is less susceptible to instability. The dimensioning of the components used in the amplifier and the currents through these components then dictate the frequency-response characteristic and hence the unity-gain bandwidth of the amplifier. For further information on relationships between components and frequency-response characteristics reference is made to the second edition of the book "Analysis and design of analog integrated circuits" by P.R. Gray and R.G. Meyer, published in 1984. Starting on page 67 this book describes the relationship between transistor dimensions and parasitic capacitances determining the frequency response. Fig. 4 shows a first implementation of the amplifier arrangement of Fig. 2, in which like parts bear the same reference numerals as in Fig. 2. In this implementation the amplifier A comprises a third transistor N3 having its control electrode coupled to the inverting input v2 of the amplifier A, having its first main electrode coupled both to the non-inverting input v1 of the amplifier A and to the supply-voltage terminal Vss, and having its second main electrode coupled both to the supply-voltage terminal Vdd by means of a second current source J2 and to the output v0 of the amplifier A. The transistor N3 provides negative feedback between the first main electrode of the transistor N2 and its control electrode. As a result of the presence of the transistor N3 an increase of the voltage on the first main electrode of the transistor N2 gives rise to a decrease of the voltage on the control electrode of the transistor N2, so that the voltage on the first main electrode of the latter will decrease. This results in negative feedback and hence a stabilisation of the voltage. Fig. 5 shows a second implementation of the amplifier arrangement, in which like parts bear the same reference numerals as in Fig. 4. The control electrode of the transistor N3 is coupled to the inverting input v2 of the amplifier A by a level-shifting circuit, which comprises a fourth transistor P1 having a control electrode coupled to the inverting input v2 of the amplifier A, having a first main electrode coupled to the supply-voltage terminal Vss, and having a second main electrode coupled both to the supply-voltage terminal Vdd by a third current source J3 and to the control electrode of the transistor N3. Since the transistor P1 is of a conductivity type opposite to that of the other transistors the voltage on the inverting input v2 of the amplifier A is at least equal to the threshold voltage of the transistor N3 minus the threshold voltage of the transistor P1. Consequently, the output voltage Vout will have a larger maximum voltage swing than the output voltage Vout in the arrangement shown in Fig. 4, where the voltage on the inverting input v2 of the amplifier A is at least equal to the threshold voltage of the transistor N3. Fig. 6 shows a third implementation of the amplifier arrangement, in which like parts bear the same reference numerals as in Fig. 4. In this Figure a ladder network is arranged between the inverting input v2 of the amplifier A and the first main electrode of the transistor N2 on the one hand and the second main electrode of the transistor N3 and the output v0 of the amplifier A on the other hand. The ladder network comprises n cascoded ladder elements Si, each comprising two transistors Nia and Nib, where i is a sequence number smaller than or equal to n. Each ladder element Si has four terminals, the first terminal i1 being coupled to the first main electrode of the transistor Nia, the second terminal i2 being coupled both to the control electrode of the transistor Nia and to the first main electrode of the transistor Nib, the third terminal i3 being coupled both to the second main electrode of the transistor Nia and to the control electrode of the transistor Nib, and the fourth terminal i4 being coupled to the second main electrode of the transistor Nib. Each ladder element Si has its first terminal i1 and its second terminal i2 coupled respectively to the third terminal i3 and to the fourth terminal i4 of a preceding ladder element Si-1, the first and the second terminal i1 and i2 of the first ladder element S1 being coupled to the inverting input v2 of the amplifier A and the second main electrode of the transistor N3 respectively, and the third and the fourth terminal n3 and n4 of the last ladder element Sn being coupled to the first main electrode of the transistor N2 and the output v0 of the amplifier A respectively. The function of each ladder element Si is to increase the gain of the entire circuit arrangement. To this end each transistor amplifies the voltage on its first main electrode to the voltage on its second main electrode and thus augments the overall gain by its gain factor. Moreover, negative feedback is provided of the potential on the first main electrode of each transistor to its control electrode. For the transistor N1a this is achieved by means of the transistor N3, for the transistor N1b by the transistor Ni1 etc. When this ladder network is used the difference between the two supply voltages Vdd and Vss should be adequate for the number of ladder elements used. Fig. 7 shows a fourth implementation of the amplifier arrangement for use in accordance with the invention, in which like parts bear the same reference numerals as in Fig. 4. The arrangement also comprises a ladder network in order to increase the gain. The ladder network is coupled between the second main electrode of the transistor N3 and the output v0 of the amplifier on the one hand and the two supply-voltage terminals Vss and Vdd on the other hand. The ladder network comprises m cascoded ladder elements Pj, which each comprise two transistors Njc and Njd and a current source Jj+5, j being a sequence number larger than n and smaller than or equal to n+m. Each ladder element Pj comprises six terminals, the first terminal j1 being coupled to the first main electrode of the transistor Njc and to the control electrode of the transistor Njd, the second terminal j2 being coupled to the second main electrode of the transistor Njc, the third terminal j3 being coupled to the first main electrode of the transistor Njd, the fourth terminal j4 being coupled to the current source Jj+5, the fifth terminal j5 being coupled to the second main electrode of the transistor Njc, and the sixth terminal j6 being coupled both to the control electrode of the transistor Njc and to the current source Jj+5. Each ladder element Pj has its first terminal j1 and its second terminal j2 coupled respectively to the fifth terminal j5 and the sixth terminal j6 of a preceding ladder element Pj-1, the third terminal j3 and the fourth terminal j4 of a ladder element Pj being coupled to the supply-voltage terminals Vss and Vdd respectively, the first terminal j1 and the second terminal j2 of the first ladder element Pn+1 being coupled to the second main electrode of the transistor N3 and the output v0 of the amplifier A respectively, and the fifth terminal j5 and the sixth terminal j6 of the last ladder element Pm being coupled to one another. An advantage of this construction of the ladder network is that the supply-voltage difference need not increase as the number of network elements Sj increases. Each additional ladder element Sj provides both cascoding of a transistor in the cascade circuit and negative feedback of the potential on the first main electrode of the transistor Njc by means of a transistor Njd. This results in an increased gain of the arrangement and it enables any desired value to be obtained by changing the number of ladder elements. Fig. 8 shows a fifth implementation of the amplifier arrangement used in accordance with the invention, in which like parts bear the same reference numerals as in Fig. 2. In this arrangement the amplifier A is formed by means of a folded cascode circuit, employing a third, a fourth, a fifth and a sixth transistor P2, P3, N4 and N5, a second current source J4 and a third current source J5, a second reference voltage terminal 4 and a third reference voltage terminal 5 for applying the reference voltages Vref2 and Vref3 respectively. The transistor P2 is coupled to the inverting input v2 of the amplifier A via its control electrode and to the second supply-voltage terminal Vdd by means of the current source J4 via its first main electrode. The transistor P3 has its control electrode coupled both to the non-inverting input v1 of the amplifier A and to the reference-voltage terminal 2 for the reference voltage Vref1, has its first main electrode coupled to the first main electrode of the third transistor P2, and has its second main electrode coupled to the first supply-voltage terminal Vss. The transistor N4 is coupled to the reference-voltage terminal 4 for the reference voltage Vref2 via its control electrode and to the first supply-voltage terminal Vss via its first main electrode. The transistor N5 is coupled to the reference voltage terminal 5 for the reference voltage Vref3 via its control electrode, to the second main electrodes of both the transistor P2 and the transistor N4 via its first main electrode, and to the second supply-voltage terminal Vdd by the current source J5 and to the output v0 of the amplifier A via its second main electrode. The transistors P2 and P3 are both of a conductivity type opposite to that of the other transistors and together constitute a differential pair. Consequently, the signal on the inverting input V2 of the amplifier A is amplified to the second main electrode of the transistor N4, after which the transistor N4 again amplifies the signal to the output v0 of the amplifier A. This arrangement also has the advantage that the output voltage swing can be comparatively large because in the balanced state the voltage on the inverting input V2 of the amplifier A is dictated by the reference voltage Vref1. Fig. 9 shows a sixth implementation of the amplifier arrangement for use accordance with the invention, in which like parts bear the same reference numerals as in Fig. 8. In this embodiment, however, the transistor P3 and the current source J4 are replaced by a transistor N6, which has its control electrode coupled both to the non-inverting output v1 of the amplifier A and to the reference-voltage terminal 2 for the reference voltage Vref1, which has its first main electrode coupled to the first main electrode of the transistor P2, and which has its second main electrode coupled to the second supply-voltage terminal Vdd. This modification of the circuit arrangement as shown in Fig. 8 has the advantage that the current which was drained via the transistor P3 is saved. In the balanced state the voltage on the inverting input v2 of the amplifier A is equal to the reference voltage Vref1 minus at least the threshold voltage of both the transistor N6 and the transistor P2, so that again a maximum voltage swing on the output 3 is attainable. Fig. 10 shows a seventh implementation of the amplifier arrangement for use in accordance with the invention, in which like parts bear the same reference numerals as in Fig. 5. Both the transistor P1 and the transistor N3 in this arrangement are cascoded by means of the transistor P4 and the transistor N7 respectively. Thus, the transistor P4 is arranged between the first main electrode of the transistor P1 and the current source J3, which transistor P4 has its control electrode coupled to the inverting input v2 of the amplifier A, its first main electrode to the current source J3, and its second main electrode to the transistor P1. Moreover, the transistor N7 is arranged between the second main electrode of the transistor N3 and the output v0 of the amplifier A and has its control electrode coupled to the first main electrode of the transistor P4, its first main electrode to the second main electrode of the transistor N3 and its second main electrode to the current source J2. This arrangement also enables a comparatively large output voltage swing to be obtained. Cascoding in this way results in an increase in the overall gain, as compared with the arrangement shown in Fig. 5, by the gain factor of the transistor N7. The transistors P1 and P4 are of a conductivity type opposite to that of the other transistors and operate as source followers. Fig. 11 shows an operational amplifier in accordance with the invention comprising amplifier arrangements as shown in Fig. 2. The operational amplifier comprises a symmetrical input stage I and two mutually similar output stages EF and GH. The input stage I comprises two transistors N8 and N9 arranged as a differential pair and having their mutually coupled first main electrodes coupled both to the supply voltage terminal Vss by a current source J6 and to the supply voltage terminal Vdd by two transistors N10 and N11 which are arranged completely in parallel. The first main electrodes of the transistors N10 and N11 are connected to the corresponding electrodes of the transistors N8 and N9, a reference voltage Vref4 being applied to the control electrodes of the transistors N10 and N11. The control electrodes of the transistors N8 and N9 are coupled to a terminal 1EF and a terminal 1GH respectively, the terminal 1EF being arranged to receive an input signal VinEF and the terminal 1GH being arranged to receive an input signal VinGH. The input stage I drives the output stages EF and GH via the second main electrodes of the transistors N8 and N9, which output stages each comprise an amplifier section, EE and GG respectively, and a current-source section, FF and HH respectively. The amplifier section EE comprises a transistor P1E, having its control electrode coupled to a terminal 1E arranged to receive a reference voltage VrefE, having its first main electrode coupled to the supply voltage terminal Vdd, and having its second main electrode coupled to an inverting input of an amplifier E, to a first main electrode of a transistor P2E, and to the second main electrode of the transistor N8. The second main electrode of the transistor P2E is coupled to an output terminal 3EF arranged to supply an output signal VoutEF and the control electrode of the transistor P2E is coupled to an output of the amplifier E, which has its non-inverting input coupled to a terminal 2E arranged to receive a reference voltage Vref1E. The current-source section FF comprises a transistor N1F having its control electrode coupled to a terminal 1F arranged to receive a reference voltage VrefF, having its first main electrode coupled to the supply voltage terminal Vss, and having its second main electrode coupled to an inverting input of an amplifier F and to a first main electrode of a transistor N2F. The second main electrode of the transistor N2F is coupled to the output terminal 3EF and the control electrode of the transistor N2F is coupled to an output of the amplifier F, which has its non-inverting input coupled to a terminal 2F arranged to receive a reference voltage Vref1F. The amplifier section GG comprises a transistor P1G having its control electrode coupled to a terminal 1G arranged to receive a reference voltage VrefG, having its first main electrode coupled to the supply voltage terminal Vdd, and having its second main electrode coupled to an inverting input of an amplifier G, to a first main electrode of a transistor P2G and to the second main electrode of the transistor N9. The second main electrode of the transistor P2G is coupled to an output terminal 3GH arranged to supply an output signal VoutGH, and the control electrode of the transistor P2G is coupled to an output of the amplifier G, which has its non-inverting input coupled to a terminal 2G arranged to receive a reference voltage Vref1G. The current-source-section HH comprises a transistor N1H having its control electrode coupled to a terminal 1H arranged to receive a reference voltage VrefH, having its first main electrode coupled to the supply voltage terminal Vss, and having its second main electrode coupled to an inverting input of an amplifier H and to a first main electrode of a transistor N2H. The second main electrode of the transistor N2H is coupled to the output terminal 3GH and the control electrode of the transistor N2H is coupled to an output of the amplifier H, which has its non-inverting input coupled to a terminal 2H arranged to receive a reference voltage Vref1H. In the operational amplifier of this construction both the transistors N8 and P2E and the transistors N9 and P2G each constitute a folded cascode pair, the transistors N10 and N11 dictating the voltages on the input terminals 1EF and 1GH depending on the reference voltage Vref4 and the current of the current source J6. As a result of the use of said folded cascode pairs the relevant voltages can be controlled in such a manner that the input signals VinEF and VInGH can each assume a maximum amplitude dictated by the supply voltages. An alternative to the illustrated method of driving the two output stages EF and GH, in which the input stage I is dispensed with, is to apply the respective input signals VinEF and VinGH either to the terminals 1E and 1G or to the terminals 1F and 1H. However, the last-mentioned driving method means that the functions of the output-stage sections EE and FF and those of the output-stage sections GG and HH are interchanged. The operational amplifier shown herein thus comprises two output stages operating similarly to the amplifier arrangement shown in Fig. 2 but in which the input signals VinEF and VinGH are each applied via a folded cascode pair, the transistors P1E and P1G merely being co-decisive for the bias currents in the amplifier. The amplifier sections EE, EF, GS and HH can each be implemented in various ways, for example like one of the amplifier arrangements in the preceding Figures. In case of sections EE and SS the supply voltages and the conductivity type of the transistors shown in the preceding figures should be reversed. In all cases the terminal 1 shown in the preceding figures must be connected to a reference voltage. For an optimum operation of the amplifier arrangements shown in all the Figures the current sources coupled to the relevant output terminals should have a high impedance in order to obtain a high output impedance and a high gain. The current source sections FF and HH shown in Fig. 11 are exemplary of such current sources.

Claims: An amplifier arrangement for amplifying an input signal, the arrangement comprising an input terminal (1EF;1) for receiving the input signal, a first transistor (P1E;N1) having a control electrode, a first main electrode coupled to a first supply-voltage terminal (V dd ), and a second main electrode, a second transistor (P2E;N2) having a control electrode, a first main electrode coupled to the second main electrode of the first transistor (P1E;N1), and a second main electrode coupled both to a second supply-voltage terminal (V ss ) via a first current source (FF;J1) and to an output terminal (3EF;3) for supplying an output signal, the control electrode of the second transistor (P2E;N2) being coupled to an output ( ;V0) of an amplifier (E;A), the second main electrode of the first transistor (P1E;N1) being coupled to an inverting input (- ;V2) of the amplifier (E;A), and a non-inverting input (+;V1) of the amplifier (E;A) being coupled to a first reference-voltage terminal (2E;2) for receiving a first reference voltage, characterized in that the amplifier arrangement further comprises an input transistor (N8) having a control electrode coupled to the input terminal (1EF), a first main electrode coupled to the second supply-voltage terminal (V ss ) via a bias current source (J6) and a second main electrode coupled to the first main electrode of the second transistor (P2E), and in that the control electrode of the first transistor (P1E) is coupled to a further reference-voltage terminal (1E) for receiving a further reference voltage. An amplifier arrangement as claimed in Claim 1, characterized in that the amplifier (E;A) comprises a third transistor (N3) having a control electrode coupled to the inverting input (V2) of the amplifier (A), a first main electrode coupled to the non-inverting input (V1) of the amplifier (A) and a second main electrode coupled both to the output (V0) of the amplifier (A) and via a second current source (J2) to the second supply-voltage terminal (V ss ), the first reference-voltage terminal (2) being coupled to the first supply-voltage terminal (V dd ). An amplifier arrangement as claimed in Claim 2, characterized in that the control electrode of the third transistor (N3) is coupled to the inverting input (V2) of the amplifier (A) via a level-shifting circuit comprising a fourth transistor (P1) having a control electrode coupled to the inverting input (V2) of the amplifier (A), a first main electrode coupled both to the second supply-voltage terminal (V ss ) via a third current source (J3) and to the control electrode of the third transistor (N3), and a second main electrode coupled to the first supply-voltage terminal (V dd ). An amplifier arrangement as claimed in Claim 2, characterized in that a ladder network (S1..Sn) is arranged between the inverting input (V2) of the amplifier (A) and the first main electrode of the second transistor (N2) and the second main electrode of the third transistor (N3) and the output (V0) of the amplifier (A), the ladder network comprising n cascoded ladder elements (S1,Si,Sn), n being equal or greater than 1, each comprising a first ladder transistor (Nia) and a second ladder transistor (Nib), i being a sequence number smaller than or equal to n, each ladder element (Si) having four terminals, a first terminal (il) being coupled to the first main electrode of the first ladder transistor (Nia), a second terminal (i2) being coupled to both the control electrode of the first ladder transistor (Nia) and to the first main electrode of the second ladder transistor (Nib), a third terminal (i3) being coupled to the second main electrode of the first ladder transistor (Nia) and to the control electrode of the second ladder transistor (Nib), and a fourth terminal (i4) being coupled to the second main electrode of the second ladder transistor (Nib), each ladder element (Si) having its first terminal (i1) and its second terminal (i2) coupled respectively to the third terminal (i3) and to the fourth terminal (i4) of a preceding ladder element (Si-1), the first terminal (i1) and the second terminal (i2) of the first ladder element (S1) being coupled to the inverting input (V2) of the amplifier (A) and the second main electrode of the third transistor (N3) respectively, and the third terminal (n3) and the fourth terminal (n4) of the last ladder element (Sn) being coupled to the first main electrode of the second transistor (N2) and to the output (V0) of the amplifier (A) respectively. An amplifier arrangement as claimed in Claim 2, characterized in that a ladder network (P1..Pn) is arranged between the second main electrode of the third transistor (N3) and the output (V0) of the amplifier (A) and the first supply-voltage terminal (V dd ) and the second supply-voltage terminal (V ss ), the ladder network comprising m cascoded ladder elements (P1,Pj,Pm), m being equal or greater than 1, each comprising a first ladder transistor (Njc) and a second ladder transistor (Njd) and a current source (Jj+5), j being a sequence number smaller than or equal to m, each ladder element (Pj) having six terminals, a first terminal (j1) being coupled to the first main electrode of the first ladder transistor (Njc) and to the control electrode of the second ladder transistor (Njd), a second terminal (j2) being coupled to second main electrode of the first ladder transistor (Njc), a third terminal (j3) being coupled to the first main electrode of the second ladder transistor (Njd), a fourth terminal (j4) being coupled to the current source (Jj+5), a fifth terminal (j5) being coupled to the second main electrode of the first ladder transistor (Njc) and the sixth terminal (j6) being coupled both to the control electrode of the first ladder transistor (Njc) and to the current source (Jj+5), each ladder element (Pj) having its first terminal (j1) and its second terminal (j2) coupled respectively to the fifth terminal (j5) and to the sixth terminal (j6) of a preceding ladder element (Pj-1), the third terminal (j3) and the fourth terminal (j4) of a ladder element (Pj) being coupled to the first supply-voltage terminal (V ss ) and the second supply-voltage terminal (V ss ) respectively, the first terminal (j1) and the second terminal (j2) of the first ladder element (P1) being coupled to the second main electrode of the third transistor (N3) and to the output (V0) of the amplifier (A) respectively, and the fifth terminal (j5) and the sixth terminal (j6) of the last ladder element (Pm) being coupled to one another. An amplifier arrangement as claimed in Claim 1, characterized in that the amplifier (A) comprises a third transistor (P2) having a first main electrode, a second main electrode and a control electrode, which is coupled to the inverting input (V2) of the amplifier (A), a fourth transistor (P3;N6) having a control electrode coupled to the non-inverting input (V1) of the amplifier (A), a first main electrode coupled to the first main electrode of the third transistor (P2), and a second main electrode, a fifth transistor (N4) having a control electrode coupled to a second reference-voltage terminal (4) for receiving a second reference voltage, a first main electrode coupled to the first supply-voltage terminal (V dd ), and a second main electrode, and a sixth transistor (N5) having a control electrode coupled to a third reference-voltage terminal (5) for receiving a third reference voltage, a first main electrode coupled to the second main electrode of both the third transistor (P2) and the fifth transistor (N4) and a second main electrode coupled both to the second supply-voltage terminal (V ss ) via a second current source (J5) and to the output (V0) of the amplifier (A). An amplifier arrangement as claimed in Claim 6, characterized in that the first main electrode of the fourth transistor (P3) is coupled to the second supply-voltage terminal (V dd ) via a third current source (J4) and the second main electrode of the fourth transistor (P3) is coupled to the first supply-voltage terminal (V dd ). An amplifier arrangement as claimed in Claim 6, characterized in that the second main electrode of the fourth transistor (N6) is coupled to the second supply-voltage terminal (V ss ). An amplifier arrangement as claimed in any one of the preceding Claims, characterized in that the amplifier arrangement further comprises a reference transistor (N10) having a first main electrode coupled to the first main electrode of the input transistor (N8), a second main electrode coupled to the first supply-voltage terminal (V ss ) and a control electrode coupled to a second further reference-voltage terminal (Vref4).

Inventors: BULT KLAAS, GEELEN GODEFRIDUS JOHANNES GER, BULT, KLAAS, GEELEN, GODEFRIDUS JOHANNES GERTRUDIS MARIA
Applicants: PHILIPS ELECTRONICS NV, PHILIPS ELECTRONICS N.V.
Application year: 1990
Main classification: H03F1
IPC codes: H03F1, H03F3