Semiconductor device having two conductor layers and production method thereof

Abstract: A semiconductor device includes a base layer (1, 5), a chip region (CA) formed on the base layer, a peripheral region (PA) which surrounds the chip region on the base layer, and a patterned stacked structure formed on the base layer in both the chip region and the peripheral region, where the patterned stacked structure includes a lower layer (2) which is formed on the base layer, an intermediate layer (4) which is formed on the lower layer and an upper layer (3) formed on the intermediate layer. The upper layer and the intermediate layer are aligned to one side surface of the lower layer in at least a part of the chip region, and the intermediate layer and the upper layer cover one side surface of the lower layer in at least a part of the peripheral region.

Description: BACKGROUND OF THE INVENTION The present invention generally relates to semiconductor devices and production methods thereof, and more particularly to a semiconductor device such as an electrically programmable read only memory (EPROM) which has upper and lower conductor layers having an insulator layer interposed therebetween and a method of producing such a semiconductor device including a process of patterning the upper and lower conductor layers by a kind of self-alignment. With the increase in the integration density of semiconductor devices, there are now more strict demands to reduce the area occupied by each element of the semiconductor device. In order to satisfy such demands and to form fine patterns with a high accuracy, it is becoming essential to make a self-alignment patterning using an anisotropic dry etching. First, a description will be given of an example of a conventional method of patterning using the anisotropic dry etching. In FIG.1A, a lower layer 20 is formed on a substrate 80, and an upper layer 30 is formed on the lower layer 20 and the substrate 80. When a resist mask layer 60 is formed on the upper layer 30 and a patterning is made using the anisotropic dry etching, a portion of the upper layer 30 remains at the stepped portion as a side wall portion 31 as shown in FIG.1B. This side wall portion 31 is often used effectively as an insulator layer, a mask which is used when implanting impurities and the like. On the other hand, there are cases where the upper and lower layers 30 and 20 are made of materials having large etching rates. In such cases, when the upper and lower layers 30 and 20 shown in FIG.2A are patterned by a kind of self-alignment, a side wall portion 32 may remain after the patterning as shown in FIG.2B. This side wall portion 32 may come off the substrate 80 during subsequent processes and adhere on another part of the substrate 80. In other words, the side wall portion 32 may become a contamination source and interfere with or prevent the formation of fine patterns on the surface of the substrate 80. Next, a more detailed description will be given of the above described problems encountered in storage and control electrodes of an EPROM, by referring to FIG.3. FIG.3 shows a cross section of an essential part of a storage transistor in the so-called FLOTOX type EPROM. A storage electrode 52 which is made of a polysilicon layer, for example, is formed on a semiconductor substrate 1 via a gate insulator layer 51. A control electrode 53 is formed on the storage electrode 52 via an insulator layer 54 which is made of Si₃N₄, for example. A source/drain region 56, an interlayer insulator 57 and an interconnection layer 58 are formed as shown. A stepped portion of some sort always exists on the substrate 1 (semiconductor chip). For example, an alignment mark which is made of polysilicon as in the case of the storage electrode 52 is formed at a peripheral region of the chip, and a stepped portion is formed by the provision of this alignment mark. For this reason, when the insulator layer 54 and an upper polysilicon layer which constitutes the control electrode 53 are successively formed on the alignment mark and the upper polysilicon layer and a lower polysilicon layer which constitutes the alignment mark are patterned by the self-alignment at the same time as the forming of the storage and control electrodes 52 and 53, a Si₃N₄ side wall portion is formed as described above. If a stepped portion exists in the lower polysilicon layer within the chip region, an isolated Si₃N₄ side wall portion is formed similarly. Therefore, when an isolated side wall portion is generated in the above described manner, there is a problem in that it is impossible to pattern the storage and control electrodes 52 and 53 by the self-alignment unless a measure is taken to prevent the side wall portion from coming off the substrate in a latter process. As a result, the integration density cannot be improved. A Japanese Laid-Open Patent Application No.1-276737 proposes a method of producing a semiconductor device, in which at least a peripheral portion of a first layer which constitutes a mark pattern is covered by a second layer. However, there is no suggestion in this proposal to eliminate the problems of the side wall portion when patterning the upper and lower polysilicon layers by the self-alignment. When patterning the stacked structure which includes a lower layer, an interlayer insulator and an upper layer which are formed in this sequence, the interlayer insulator is etched by an anisotropic etching. If the stacked structure were etched by an isotropic etching, the edge of the interlayer insulator would be etched further towards the inside compared to the upper and lower layers. For this reason, the isotropic etching cannot be applied to the interlayer insulator, and the anisotropic etching must be used for the interlayer insulator. But on the other hand, a side wall portion of the interlayer insulator will be generated by the anisotropic etching. In order to prevent the generation of the side wall portion of the interlayer insulator, it is possible to take one of the following three measures. According to a first measure, the edge of the lower layer is completely covered by the interlayer insulator and the upper layer covers the interlayer insulator in its entirety. According to a second measure, the edge of the lower layer is patterned to have a downwardly spreading taper, and the edge of the lower layer is completely covered by the interlayer insulator which is covered by the upper layer in its entirety. According to a third measure, the edge of the lower layer is not self-aligned, and the edges of the interlayer insulator and the upper layer are located on the inside of the edge of the lower layer. However, the first and third measures require a positioning margin for the upper and lower layers, and it is impossible to form fine patterns. On the other hand, it is difficult to control the width of the lower layer when the second measure is taken, and the width of the lower layer cannot be made extremely small because of the tapered edge. Therefore, in order to form fine patterns, it is necessary to pattern the upper and lower layers by a self-alignment. In addition, to prevent the problem introduced when the second measure is taken, the lower layer must be patterned by an anisotropic etching. There is also known from patent document DE-A-3 106 202 an EEPROM device implemented with stacked conductive layers. The device incorporates a MIS memory transistor having a floating gate electrode, and a MIS type transistor portion having a gate electrode formed by patterning the same conductor layer as the floating gate electrode in the periphery of the memory transistor portion. SUMMARY OF THE INVENTION Accordingly, it is a general object of the present invention to provide a novel and useful semiconductor device and production method thereof, in which the problems described above are eliminated. Another and more specific object of the present invention is to provide a semiconductor device comprising : a base layer, a chip region formed on said base layer, and a peripheral region which surrounds said chip region on said base layer, said chip region including electrically coupled elements which form part of an electric circuit and interconnection means interconnecting said electrically coupled elements, said peripheral region being a region other than said chip region and including no elements which form said electric circuit, said device comprising : a patterned stacked structure formed on said base layer in both said chip region and said peripheral region, said patterned stacked structure including a lower layer which is formed on said base layer, an intermediate layer which is formed on said lower layer and an upper layer formed on said intermediate layer; said upper layer and said intermediate layer being aligned to one side surface of said lower layer in at least a part of said chip region away from a region where said intermediate layer and said upper layer extend beyond said lower side surface; said region where said intermediate layer and said upper layer extend beyond said lower side surface being confined to at least a part of said peripheral region. According to the semiconductor device of the present invention, it is possible to prevent a side wall layer made up of the intermediate layer from coming off the base layer in the peripheral region. As a result, it is possible to improve the production yield and reduce the cost of the semiconductor device. Still another object of the present invention is to provide a method of producing a semiconductor device having a base layer, a chip region formed on said base layer, and a peripheral region which surrounds said chip region on said base layer, said chip region including electrically coupled elements which form part of an electric circuit and interconnection means interconnecting said electrically coupled elements, said peripheral region being a region other than said chip region and including no elements which form said electric circuit; said circuit comprising the step of preparing a stacked structure having said base layer, a patterned lower layer formed on a surface of said base layer, an intermediate layer which covers the surface of said base layer in its entirety including said lower layer and an upper layer which covers the surface of said intermediate layer in its entirety, said lower layer having an etching rate greater than an etching rate of said intermediate layer, whereby the steps of patterning said upper and lower layers in said chip region on said base layer are effected so that said upper layer and said intermediate layer are self-aligned to one side surface of said lower layer in at least a part of said chip region away from a region where said intermediate layer and said upper layer extend beyond said lower layer side surface; said region where said intermediate layer and said upper layer extend beyond said lower layer side surface being confined to at least a part of said peripheral region, and patterning said upper layer in said peripheral region so that said intermediate layer and said upper layer cover one side surface of said lower layer in at least a part of said peripheral region. According to the method of the present invention, it is possible to improve the integration density and production yield of the semiconductor device, as well as to reduce production costs. Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS Figs. 1A and 1B are cross sectional views for explaining an example of a conventional method of patterning using the anisotropic dry etching; Figs. 2A and 2B are cross sectional views for explaining another example of the conventional method of patterning upper and lower layers having large etching rates; Fig. 3 is a cross sectional view showing an essential part of a FLOTOX type EEPROM; Figs. 4A through 4C are cross sectional views for explaining an embodiment of a semiconductor device according to the present invention; FIGS.5A through 5C are cross sectional views for explaining an embodiment of a method of producing a semiconductor device according to the present invention; FIGS.6A through 6C are plan views for explaining the formation of a specific pattern; and FIGS.7A through 7G are cross sectional views at various parts of the structure shown in FIG.6C. DESCRIPTION OF THE PREFERRED EMBODIMENTS First, a description will be given of an embodiment of a semiconductor device according to the present invention, by referring to FIGS.4A through 4C. FIGS.4A through 4C respectively show a stacked structure having a substrate 1 such as a silicon wafer, a lower layer 2 formed on the substrate 1, an intermediate layer 4 formed on the lower layer 2, and an upper layer 3 formed on the intermediate layer 4. In FIG.4A, the upper layer 3 covers a portion of one side surface of the lower layer 2 while the other side surface of the lower layer 2 is patterned together with the upper layer 3 by a kind of self-alignment. In FIG.4B, both side surfaces of the lower layer 2 are patterned together with the upper layer 3 by the self-alignment. In FIG.4C, the upper layer 3 covers both side surfaces of the lower layer 2. According to this embodiment of the semiconductor device, at least the stacked structure shown in FIG.4A or 4B exists within the chip area, while at least the stacked structure shown in FIG.4A or 4C exists in the peripheral region of the chip. In other words, in the peripheral region, the upper layer 3 covers a portion of or all of the side surfaces at the stepped portions of the lower layer 2. On the other hand, in the chip region, a portion of or all of the patterns made up of the upper and lower layers 3 and 2 are patterned by the self-alignment. Next, a description will be given of an embodiment of a method of producing a semiconductor device according to the present invention, by referring to FIGS.5A through 5C. As shown in FIG.5A, the surface of the substrate 1 such as the silicon wafer is thermally oxidized to form a SiO₂ insulator layer 5. Then, the polysilicon lower layer 2 is formed by a known chemical vapor deposition (CVD). The lower layer 2 is selectively masked by a resist layer (not shown), and the lower layer 2 is partially removed in a peripheral region PA. In other words, the lower layer 2 is patterned by an anisotropic etching. This process corresponds to the patterning of the alignment mark described before. In FIG.5A, CA denotes a chip region. Next, as shown in FIG.5B, a known CVD is used to successively form a Si₃N₄ intermediate layer 4 and a polysilicon upper layer 3 on the entire surface of the substrate 1, and a resist layer 6 is formed on the upper layer 3. The resist layer 6 is formed so as to mask the stepped portion of the lower layer 2 in the peripheral region PA. Then, as shown in FIG.5C, a known anisotropic dry etching is used to successively etch the upper layer 3, the intermediate layer 4 and the lower layer 2 which are exposed through openings in the resist layer 6. As a result, the pattern shown in FIG.4B is formed in the chip region CA, and the pattern shown in FIG.4A is formed in the peripheral region PA. Because the upper layer 3 and the intermediate layer 4 are not etched at the stepped portion of the lower layer 2, no isolated side wall portion is generated as described before in conjunction with FIGS.2A and 2B. When simultaneously etching the upper and lower layers 3 and 2, it is desirable that the etching rate of the upper layer 3 is greater than the etching rate of the lower layer 2 and the etching rate of the lower layer 2 is set greater than the etching rate of the intermediate layer 4. In addition, the etching rate of the insulator layer 5 is set greater than the etching rate of the intermediate layer 4. However, the etching rate of the upper layer 3 need not be greater than that of the lower layer 2 if no side wall portion of the upper layer 3 would remain on the intermediate layer 4 after the etching. For example, even when the upper and lower layers 3 and 2 have the same etching rate, no side wall portion of the upper layer 3 would remain after the etching if the upper and lower layers 3 and 2 have the same thickness. For example, the upper and lower layers 3 and 2 may be made of a material selected from a group including polysilicon and polycide. The insulator layer 5 may be made of a material selected from a group including SiO₂. The intermediate layer 4 may be made of a material selected from a group including SiN and Ta₂O₃. Next, a description will be given of the formation of a specific pattern by patterning the upper and lower layers 3 and 2 with the self-alignment, by referring to FIGS.6A through 6C. For example, a SiO₂ layer which becomes a gate insulator layer is formed on a substrate such as a silicon wafer, and a polysilicon layer is formed on the surface of the substrate to a thickness of 100 to 500 nm. Then, this structure is patterned as shown in FIG.6A. In FIG.6A, the polysilicon lower layer 2 is removed except for the portion within the chip region CA and the portion above an alignment mark AM within the peripheral region PA. In other words, the lower layer 2 is patterned by an anisotropic etching. The alignment mark AM is normally arranged on a scribe line SL. Openings 21 and 22 are formed in the lower layer 2 and these openings 21 and 22 reach the SiO₂ layer. Then, a Si₃N₄ intermediate layer having a thickness of 10 to 50 nm and a polysilicon upper layer having a thickness of 100 to 500 nm are successively formed on the entire substrate surface. Thereafter, a resist layer 7 is formed on the upper layer as shown in FIG.6B. A resist layer portion 7₁ of the resist layer 7 masks the stepped portion of the lower layer 2 at the periphery of the chip region CA. A resist layer portion 7₂ of the resist layer 7 extends across the opening 21. A resist layer portion 7₃ of the resist layer 7 masks the stepped portion of the lower layer 2 within the opening 22. A resist layer portion 7₄ of the resist layer 7 masks an isolated portion of the substrate surface exposed within the opening 22. In addition, resist layer portions 7₅ and 7₆ of the resist layer 7 respectively mask a portion of or all of the stepped portion of the lower layer 2 making up the alignment mark AM. Next, a known anisotropic dry etching is used to remove the upper layer which is exposed through the openings in the resist layer 7, and to thereafter remove the intermediate layer and the lower layer 2 which are exposed through the openings in the resist layer 7. As a result, patterns 8₁ through 8₆ in which at least the uppermost layer is made of polysilicon are formed as shown in FIG.6C. A description will now be given of cross sections of the patterns 8₁ through 8₆ by comparing FIG.6C with FIGS.7A through 7G. In FIGS.7A through 7G, it is assumed that a SiO₂ layer (not shown) which becomes the gate insulator layer covers the surface of the substrate 1. A cross section of the pattern 8₁ along a line A-A in FIG.6C is as shown in FIG.7A. In FIG.7A, there is a portion where the stepped portion of the lower layer 2 is covered by the upper layer 3, and there is a portion where the upper and lower layers 3 and 2 are patterned by the self-alignment. In other words, the structure shown in FIG.7A corresponds to the structure shown in FIG.4A. Although the pattern 8₁ which does not form an element is formed in the periphery of the chip region CA, no serious problems are introduced from the point of view of the utilizing efficiency of the chip area. A cross section of the patterns 8₃ and 8₄ along a line B-B in FIG.6C becomes as shown in FIG.7B. The pattern 8₃ forms the structure shown in FIG.4A and surrounds the pattern 8₄. The pattern 8₄ is made up of the upper layer 3 which makes contact with the substrate 1 via the intermediate layer 4. This pattern 8₄ is used for a gate electrode of a transistor which makes up an input/output circuit provided in the periphery of the chip region CA. Since the number of such transistors is small, the existence of the pattern 8₃ which does not form an element in the periphery of these transistors does not introduce serious problems from the point of view of the utilizing efficiency of the chip area. Cross sections of the patterns 8₅ along lines C-C and D-D in FIG.6C are respectively shown in FIGS.7C and 7D. The structures shown in FIGS.7C and 7D respectively correspond to the structures shown in FIG.4B and 4C. The pattern 8₅ is patterned so that a portion of the upper layer 3 above the stepped portion of the lower layer 2 constituting the alignment mark AM is removed by an etching. For this reason, a side wall portion 41 which is isolated from the intermediate layer 4 is generated in the cross section along the line C-C as shown in FIG.7C. However, as shown in FIG.7E which shows a perspective view of this side wall portion 41, the extension of the side wall portion 41 is covered by the upper layer 3 and will not come off during the latter process. Of course, a cross section of the pattern 8₆ also has the structure shown in FIG.7D. Cross sections of the pattern 8₂ along lines F-F and G-G in FIG.6C respectively are as shown in FIGS.7F and 7G. In the cross section along the line F-F shown in FIG.7F, an isolated side wall portion 42 is also formed, but an extension of this side wall portion 42 is covered by the upper layer 3 which prevents the side wall portion 42 from coming off. As shown in FIG.7F, the upper layer 3 which forms the pattern 8₂ makes contact with the substrate 1 via the intermediate layer 4 within a region which corresponds to the opening 21 shown in FIG.6A. On the other hand, in a region between the openings 21 shown in FIG.6A, the upper and lower layers 3 and 2 are patterned by the self-alignment as shown in the cross section along the line G-G in FIG.7G and the lower layer 2 becomes an isolated layer 23. In addition, the upper layer 3 becomes a continuous layer 24 which extends across the isolated layers 23. This structure can thus be used for the EPROM. In other words, the isolated layers 23 can be used as the storage electrodes, and the continuous layer 24 which extends in one direction can be used as the common control electrode. Therefore, it is possible to obtain the storage electrode 52 and the control electrode 53 which are patterned by the self-alignment as shown in FIG.3. The present invention is not limited to the application to EPROMs. The present invention can be applied similarly to any semiconductor devices having a floating gate, such as an electrically erasable PROM (EEPROM). In the described embodiments, the upper layer 3, the intermediate layer (interlayer insulator) 4 and the lower layer 2 are etched with the self-alignment using the anisotropic dry etching. However, only the intermediate layer 4 needs to be etched by an anisotropic etching for the reasons described before. Any suitable etching may be used for the upper and lower layers 3 and 2. In other words, the upper layer 3 may be etched by an anisotropic etching or an isotropic etching, and the lower layer 2 may similarly be etched by an anisotropic etching or an isotropic etching, as long as the intermediate layer 4 is etched by an anisotropic etching.

Claims: A semiconductor device comprising : a base layer (1, 5), a chip region (CA) formed on said base layer, and a peripheral region (PA) which surrounds said chip region on said base layer, said chip region including electrically coupled elements which form part of an electric circuit and interconnection means interconnecting said electrically coupled elements, said peripheral region being a region other than said chip region and including no elements which form said electric circuit, said device comprising : a patterned stacked structure formed on said base layer (1, 5) in both said chip region (CA) and said peripheral region (PA), said patterned stacked structure including a lower layer (2) which is formed on said base layer, an intermediate layer (4) which is formed on said lower layer and an upper layer (3) formed on said intermediate layer; said upper layer and said intermediate layer being aligned to one side surface of said lower layer in at least a part of said chip region away from a region where said intermediate layer and said upper layer extend beyond the edge of said lower surface; said region where said intermediate layer and said upper layer extend beyond said edge of said lower surface being confined to at least a part of said peripheral region. The semiconductor device as claimed in claim 1, characterized in that there is further provided a substrate (1) on which said base layer (5) is formed, said intermediate layer (4) being made of a material having an etching rate smaller than an etching rate of a material making up said base layer (5), said lower layer (2) being made of a material having an etching rate greater than the etching rate of the material making up said intermediate layer. The semiconductor device as claimed in claim 1 or 2, characterized in that said upper and lower layers (3, 2) are made of a material selected from a group including polysilicon and polycide. The semiconductor device as claimed in any of claims 1 to 3, characterized in that said base layer (5) is made of a material selected from a group including SiO₂. The semiconductor device as claimed in any of claims 1 to 4, characterized in that said intermediate layer (4) is made of a material selected from a group including SiN and Ta₂O₃. A method of producing a semiconductor device having a base layer (1, 5), a chip region (CA) formed on said base layer, and a peripheral region (PA) which surrounds said chip region on said base layer, said chip region including electrically coupled elements which form part of an electric circuit and interconnection means interconnecting said electrically coupled elements, said peripheral region being a region other than said chip region and including no elements which form said electric circuit; said method comprising the step of preparing a stacked structure having said base layer (1, 5), a patterned lower layer (2) formed on a surface of said base layer, an intermediate layer (4) which covers the surface of said base layer in its entirety including said lower layer and an upper layer (3) which covers the surface of said intermediate layer in its entirety, said lower layer having an etching rate greater than the etching rate of said intermediate layer, whereby the steps of patterning said upper and lower layers (3, 2) in said chip region (CA) on said base layer (1, 5) are effected so that said upper layer (3) and said intermediate layer (4) are self-aligned to one side surface of said lower layer (2) in at least a part of said chip region away from a region where said intermediate layer and said upper layer extend beyond the edge of said lower surface; said region where said intermediate layer and said upper layer extend beyond said said edge of the lower surface being confined to at least a part of said peripheral region, and patterning said upper layer (3) in said peripheral region (PA) so that said intermediate layer (4) and said upper layer (3) cover one edge surface of said lower layer (2) in at least a part of said peripheral region. The method as claimed in claim 6, characterized in that said base layer (5) is formed on a substrate (1), said base layer having an etching rate greater than the etching rate of said intermediate layer (4). The method as claimed in claim 6 or 7, characterized in that said upper layer (3) has an etching rate greater than an etching rate of said lower layer (2). The method as claimed in any of claims 6 to 8, characterized in that said upper and lower layers (3, 2) are made of a material selected from a group including polysilicon and polycide. The method as claimed in any of claims 6 to 9, characterized in that said base layer (5) is made of a material selected from a group including SiO₂. The method as claimed in any of claims 6 to 10, characterized in that said intermediate layer (4) is made of a material selected from a group including SiN and Ta₂O₃. The method as claimed in any of claims 6 to 11, characterized in that said two patterning steps use an anisotropic dry etching for etching at least said intermediate layer (4). A method as claimed in any one of claims 6 to 12, characterized in that said lower layer is patterned to expose side surfaces of said lower layer and parts of the surface of said base layer, and in that the step of patterning said upper layer (3) is effected so that said upper layer and said intermediate layer (4) are self-aligned to one edge surface of said lower layer (2) in at least a part of said chip region (CA) on said base layer (1,5). The method as claimed in any of claims 6 to 13, characterized in that said step of patterning said upper layer (3) intentionally leaves a patterned stacked structure on said base layer (1, 5) in said peripheral region (PA), said intermediate layer (4) and said upper layer of said patterned stacked structure covering at least one side surface of said lower layer (2).

Inventors: KAJITA TATSUYA, KAJITA, TATSUYA
Applicants: FUJITSU LTD, FUJITSU LIMITED
Application year: 1990
Main classification: H01L29
IPC codes: H01L29, H01L21, H01L27, H01L23