Direct conversion receiver with dithering local carrier frequency for detecting transmitted carrier frequency

Abstract: An FSK receiver includes first and second channel paths to which the received FSK signals are applied. Each channel path includes a mixer circuit, a low-pass filter connected to the mixer circuit, and a limiting amplifier connected to the low-pass filter. A voltage-controlled oscillator generates a local carrier and a phase shifter applies its output to the mixer circuits with a 90° phase difference therebetween. A frequency detector is coupled to one of the limiting amplifiers for generating a signal representative of the deviation frequency of the received FSK signal. An average circuit detects an average value of the signal. A comparator circuit detects whether the frequency representative signal lies in or outside of the neighborhood of the average value. A ramp voltage of constant amplitude is periodically generated if the signal is detected as lying outside of the neighborhood and maintained at an instantaneous value if the signal is detected as lying in the neighborhood. The voltage-­ controlled oscillator is responsive to the ramp generator to control the frequency of the local carrier in search of the transmitted carrier frequency.

Description: The present invention relates to a direct conversion receiver in which the radio frequency is directly converted to a baseband signal. In a conventional superheterodyne receiver, high-frequency and intermediate-frequency filters both of high-selectivity type are required to remove image frequencies. To achieve small size and low assembly cost, direct frequency conversion technique has been employed in a homodyne receiver in which the radio frequency of the received signal is converted directly to a baseband frequency in a manner as shown and described in United States Patents 4,193,034 and 4,254,503. With the direct conversion receiver, orthogonal, or quadrature local carrier frequencies are tuned to the transmitted carrier to provide zero intermediate frequency (homodyne) and baseband signals are detected by mixers as beats in quadrature between the transmitted carrier and the local carriers in quadrature. The outputs of the mixers are passed through low-pass filters to remove noise, and fed through limiting amplifier stages to a discriminator. Because of the zero intermediate frequency, no need exists to remove image frequencies which are present in conventional superheterodyne receivers in which high-selectivity filters are used in the high-frequency and intermediate frequency amplifiers. Another advantage of the zero intermediate frequency is that the channel filter for attenuating signals from adjacent channels can be implementedwithlow-frequencyactivefilterson integrated circuits. However, one disadvantage is that the bandwidth in which acceptable level of sensitivity can be obtained is narrow. Since the amount of information contained in a single bit, E B , is given by E B = 2 × F D /B R , (where F D is maximum frequency deviation as a modulating digital signal varies between a mark and a space, and B R represents the transmission speed), and the beat frequency F B Is represented by F B = (F C ± F D ) - F L (where, F C and F L are the transmitted carrier frequency and the local carrier frequency, respectively). If there is no difference between F C and F L , then the beat frequency F B is equal to the maximum frequency deviation F D and the marks and spaces have equal values for information quantity E B . However, if there is a frequency offset ΔF between the transmitted and local carriers due to tuning errors, beat frequency F B is given by F B = ± F D - ΔF. Therefore, beat frequency F B varies between F D - AF for a "mark" and F D + ΔF for a "space." This implies that information quantity E B is less for "marks" than for "spaces", and hence, a low signal to noise ratio. In the specification of European patent application number 85301005.6, which was published under number 153835 on September 4, 1985, there was proposed a radio pager for receiving FSK signals which had optimally narrow gaussian band pass filters (F1,F2) and a phase lock loop (11,12,13,14) for preventing local oscillator drift controlled In dependance upon a deviation frequency which was accurately controlled at a transmitter and was derived from a decoder logic circuit. A feature of an orthogonal detection receiver to be described below by way of example is that it has a wide range of acceptable sensitivity obtained by fluctuating the local carrier frequency in search of the transmitted carrier frequency when the deviation frequency of the received signal (or the frequency of the baseband signals) lies outside of a predetermined range and by holding the local carrier frequency the deviation frequency lies within the predetermined range. In a particular arrangement to be described below as an example there is a receiver for receiving a digitally modulated radio signal which Includes a voltage-controlled crystal oscillator nominally at the transmitted frequency, a mixer circuit for directly converting the frequency of the received signal to a baseband frequency. A low-pass filter is connected to the mixer circuit, and a limiting amplifier is connected to the low-pass filter. A frequency detector is coupled to the limiting amplifier for generating a signal representative of the deviation frequency minus the offset frequency of the received signal. An average circuit detects an average value of the signal from the frequency detector and supplies it to a comparator circuit for detecting whether the frequency representative signal lies in or outside of the neighborhood of the average value. A ramp generator is provided for periodically generating a ramp voltage of constant amplitude if the signal is detected as lying outside of the neighborhood and holding the ramp voltage at an instantaneous value if the signal is detected as lying in the neighborhood. The voltage-controlled crystal oscillator is responsive to an output voltage of the ramp generator to control the frequency of the local carrier. Preferably the receiver includes a phase-locked loop for controlling the voltage-controlled crystal oscillator. The phase-locked loop comprises a second voltage-controlled oscillator of LC network which is responsive to the output voltage of the ramp generator. First and second variable frequency dividers are connected respectively to the outputs of the first voltage-controlled crystal oscillator and the second voltage-voltage controlled oscillator. A phase detector detects a phase difference between the output signals of the first and second variable frequency dividers. A low-pass filter applies a filtered output of the phase detector to the second voltage-controlled oscillator. The dividing factors of the first and second variable frequency dividers are established by a digital control signal. This eliminates the need for keeping many different types of crystal resonators for assembly and maintenance purposes. In addition, power savings can be obtained by cutting off one of the channel paths if the frequency representative signal Is detected as lying outside of the neighborhood of the average value. The following description and drawings disclose, by means of an example, the invention which is characterised in the appended claims, whose terms determine the extent of the protection conferred hereby. In the drawings:- Fig. 1 is a block diagram of an orthogonal detection radio receiver according to a first embodiment of the present invention; Fig. 2 is a waveform diagram associated with the D-type flip-flop of Fig. 1; Fig. 3 is a circuit diagram of the AFC circuit of Fig. 1; Fig. 4 is a waveform diagram associated with the circuit of Fig. 3; Fig. 5 is a waveform diagram illustrating relationships between the output of the ramp generator, the local carrier and the Q-channel output during the hunting and hold modes of the ramp generator; Fig. 6 is a graph showing the sensitivity characteristic of the present invention in comparison with those of a conventional superheterodyne receiver and a conventional orthogonal detection receiver with no automatic frequency control; Fig. 7 is a block diagram of a phase-locked loop according to a modified embodiment of the invention; Fig. 8A is a circuit diagram of the low-pass filters of Fig. 1, and Fig. 8B is an equivalent circuit of the gyrator circuit of Fig. 8A; and Fig. 9 is a block diagram of a power saving receiver according to a further embodiment of the present invention. Referring now to Fig. 1, there is shown a radio receiver for frequency shift keyed (FSK) signals on an RF carrier. Received radio signals F C ± F D - ΔF, where F C is a carrier wave frequency, F D is the FSK modulation deviation and ΔF is the frequency offset, are amplified by a high-frequency amplifier stage 1 and fed to mixers 2 and 3 to which local carriers in quadrature are supplied from a 90° phase shifter 4. The output of a voltage-controlled crystal oscillator (VCXO) 5 is fed to the shifter 4 where it is shifted by +45° and -45° to generate local carriers in quadrature. The outputs of mixer circuits 2 and 3 are fed to low-pass filters 7 and 9, respectively. The low-pass filtered signals are then fed to high-gain limiting amplifier stages 8 and 10, respectively. The output signal A of limiting amplifier stage 8 is fed to the clock input of a digital demodulator, or D-type flip-flop 11, as an in-phase channel signal, and the output signal B of limiting amplifier stage 10 is fed to the D input of the flip-flop 11 as a quadrature channel signal. The signal B is further fed to an automatic frequency controller 6 whose output is applied to the local oscillator 5. If the input signal is in the 'mark' condition, i.e., nominally F D -kHz below the local oscillator frequency, the outputs of the mixer stages 2 and 3 will consist of two sine waves at F D kHz in quadrature. After the limiting amplifiers 8 and 10, the data at the clock and D inputs of flip-flop 11 are thus F D -kHz square waves in quadrature as shown in part a of Fig. 2. If the D-type flip-flop 11 is positive-edge clocked, then the Q output will be constant logical 0 condition. If the input signal is in the 'space' condition, i.e., F D -kHz above the local oscillator frequency, the relative phase of the data at the flip-flop 11 inputs has shifted by 180° as indicated in part b of Fig. 2, and the Q output of flip-flop 11 is now a logical 1. The output of D-type flip-flop 11 is passed through a low-pass filter 12 to remove noise and applied to a threshold decision circuit 13 in which any ambiguities between two significant logic levels are eliminated. In Fig. 3, the AFC circuit 6 generally comprises a discriminator 20, a low-pass filter 21, an average circuit 22, an offset circuit 23, a pair of comparators 24, 25, an AND gate 26 and a ramp generator 27. Discriminator 20 is essentially an edge detector comprising an exclusive OR gate 30 which receives a direct version of the output signal B from the output of limiting amplifier stage 10 and a delayed version of the signal B via a delay line 31 with a delay period T. As illustrated in Fig. 4, the output of discriminator 20 is in the form of pulses C of duration T which occur at the leading edge of each output pulse of the signal B. The output signal C from discriminator 20 is applied to low-pass filter 21 which includes an RC network including elements 32-34 through which the input signal C is fed to a voltage follower 35, the output of which is coupled by a feedback capacitor 36 to a junction between resistors 32 and 33. The RC low-pass filter 21 produces a voltage D whose amplitude is representative of the frequency ±F D - ΔF of the signal B. The output D of the low-pass filter 21 is then fed to average circuit 22 which is formed by a first-order RC integrator comprising a resistor 37 and a capacitor 38 coupling the resistor 37 to ground. The time constant of this RC integrator is much greater than the reciprocal of the transmission speed B R . The output E of the average circuit represents an average value of the frequency of signal B over time. Since the frequency of the signal B varies between F D - ΔF and I-F D - ΔFI, average circuit 22 removes the offset component ΔF producing an output voltage E representative of the deviation frequency F D . The voltage E from average circuit 22 is applied through a voltage follower 39 of the offset circuit 23 to a junction between resistors 41 and 42 which are series-connected between constant current sources 40 and 43 which are, in turn, coupled to a voltage source and ground, respectively. The effect of this offset circuit is to add to the average voltage E a positive offset voltage +ΔV to generate a high reference voltage V H = E + ΔV at a junction between constant current source 40 and resistor 41 and a negative offset voltage -Δ V to generate a low reference voltage V L = E - ΔV at a junction between constant current source 43 and resistor 42. The high reference voltage V H is applied to the positive input of a comparator 24 for making a comparison with the average voltage E and the low reference voltage V L is applied to the negative input of a comparator 25 for comparison with the average value E. As shown in Fig. 4, comparator 24 generates a high voltage output F 1 when the average value E is lower than the reference voltage V H , while comparator 25 produces a high voltage output F 2 when the average value E is higher than the reference value V L . The outputs of comparators 24 and 25 are applied to AND gate 26 to produce coincidence pulses G. It is seen from Fig. 4 that the output of AND gate 26 is high when the instantaneous value of signal D lies in the range ΔV on each side of the average value E. Since the signal D can be given by K x ΔF, where K (=V/kHz) is the sensitivity of discriminator 20, the output of AND gate 26 is high if K × ΔF is smaller than ΔV. Assume that K = 10 mV/kHz and ΔV is 10 mV, a coincidence pulse G is generated when ΔF is lower than 1 kHz. Coincidence pulses G are supplied to ramp generator 27 as a switching pulse. Ramp generator 27 is constructed of a pair of grounding circuits, or switches 44 and 45 which respond to the coincidence pulse G by grounding the Q and Q outputs of an SR latch 46. The outputs of SR latch 46 are supplied as on-off signals respectively to constant current sources 54 and 55 which are connected between the voltage source and ground. A capacitor 56 is connected to a junction 57 between constant current sources 54 and 55. When the Q output of SR latch 46 is high, constant current source 54 charges the capacitor 56 to develop a voltage at junction 57. When the Q output is high, constant current source 55 presents a short-circuit path across the capacitor 56 to allow it to quickly discharge. A comparator 47 is provided for making a comparison with the voltage at junction 57 with a higher reference voltage V CH developed by a reference voltage source comprising a constant current source 50 and a resistor 51. A comparator 48 compares the voltage at junction 57 with a lower reference voltage V CL developed by a circuit formed by a constant current source 52 and a resistor 53. The outputs of comparators 47 and 48 are fed to the reset and set inputs of SR latch 46, respectively. If the voltage at junction 57 exceeds the higher threshold V CH , SR latch 46 is reset and the Q output goes high to discharge capacitor 56. If the voltage at junction 57 drops below the lower threshold V CL , SR latch 46 is set and the Q output goes high to switch constant current source 54 to a low-impedance state, causing capacitor 56 to be charged, developing a ramp voltage H (see Fig. 5). In the absence of a coincidence pulse G, this process is repeated at a rate higher than the rate at which the signal is received so that there is at least one ramp voltage during a data bit period. Under this condition the ramp generator is said to be in a free running (hunting) mode in search of an optimum local carrier frequency. When a coincidence pulse G is supplied, constant current sources 54 and 55 are both switched to high-impedance state, keeping capacitor 56 in an open circuit to hold a voltage obtained at the instant the pulse C is applied. The ramp generator under this condition is said to be in a hold mode to lock the local carrier frequency at the optimum frequency. The voltage developed by capacitor 56 is supplied to the control input of VCXO 5, and therefore, the local carrier frequency F L is varied, or "dithered" between the high and low sides of the transmitted carrier frequency F C as shown in Fig. 5. Since the AFC circuit 6 has no way of knowing on which side the beat frequency F B is offset, the periodic variation of local carrier frequency F L has the effect of detecting a point at which the offset can be minimized. As a result, the baseband signals A and B are caused to periodically vary in frequency in a manner as shown in Fig. 5. Therefore, for each data bit period there is at least one coincidence pulse G, i.e., a situation in which the difference between the transmitted and local carrier frequencies F C and F L is reduced to a level below a prescribed value. It is seen therefore that, when a coincidence pulse G is generated, ramp generator 27 switches to a hold mode and the local carrier frequency F L is controlled with a voltage developed across capacitor 56 which is held constant until the local carrier frequency again deviates from the transmitted carrier and the signal D goes beyond the range of thresholds V H and V L , reinitiating a search for the transmitted carrier frequency. As shown in Fig. 6, the dithered automatic frequency control on VCXO 5 results in an improved sensitivity which can be comparable with the sensitivity attained by superheterodyne receivers. Namely, the present invention improves the 1-dB sensitivity range of the conventional homodyne receiver from the current 2-kHz range to a 6-kHz range. While the homodyne principle is advantageous for small volume production of radio receivers, the local carrier frequency must be adjusted on a per receiver basis to a particular value to which it is assigned, and different types of crystal resonators must therefore be prepared for inventory control for assembly and maintenance purposes. To reduce the assembly and maintenance costs, the output signal of voltage-controlled crystal oscillator 5 of Fig. 1 is preferably controlled in a phase-locked loop in a manner as shown in Fig. 7. In Fig. 7, the output voltage from AFC circuit 6 is applied to the control input of voltage-controlled crystal oscillator 5. The output of VCXO 5 is applied to a programmable counter, or variable frequency divider 61 which is preset to an arbitrary value N by a binary control signal supplied from a read-only memory 64 to count the VCXO output pulse and divide its frequency by the factor N. The output of frequency divider 61 is applied to one input of a phase detector 62 to the second input of which is applied the output of a second variable frequency divider 63 which is also preset to N by the output of ROM 64. The output of phase detector 62 is filtered by a low-pass filter 65 and supplied to a voltage-controlled oscillator 66 of LC (inductor capacitor) network. The output of VCO 66 is fed to the second frequency divider 63 to divide is frequency by N. The output signal of VCO 66 is supplied to phase shifter 4 as a local carrier. Since VCXO 5 is driven with a ramp voltage when the local carrier generated by VCO 66 goes beyond a prescribed range, the frequency of VCXO 5 is linearly varied over a predetermined range in search of the transmitted carrier frequency. This results in a corresponding variation in the output of phase detector 62 and drives VCO 66 in such a direction that the output of phase detector 62 reduces to zero. Therefore, the local carrier frequency supplied to phase shifter 4 varies linearly corresponding to the linear variation of the output of VCXO 5. Therefore, if the output of ROM 64 is of 14-bit wide, the local carrier frequency of each receiver can be chosen to correspond to one of (2 15 - 1) possible frequency values. Another disadvantage of the homodyne receiver is that, since the input signals to low-pass filters 7 and 9 are the baseband signals which lie in the frequency range of several kilohertz, implementation of these low-pass filters with an active filter of ladder network would require the use of capacitors of few thousands picofarads to several tens of thousands picofarads. Due to the impossibility of circuit integration, the capacitors of these sizes with the necessary resistors are mounted on a separate board and connected by lead wires to a voltage follower which is created on an Integrated circuit chip as part of the low-pass filter. To overcome this disadvantage, each of the low-pass filters 7 and 9 comprises a gyrator filter as shown in Fig. 8A. The equivalent circuit of the gyrator filter is shown in Fig. 8B as comprising an inductance L1 and a capacitance C 1 . In Fig. 8A, the gyrator filter comprises an Input voltage follower 70, transconductance amplifier stages 71, 72, 73 and 74, and an output voltage follower 75. Transconductance amplifier stages 71 - 74 are biased by a biasing circuit 76. The output signal from mixer 2 or 3 is fed through input voltage follower 70 to the noninverting input of transconductance amplifier stage 71 of which the inverting Input Is coupled to biasing circuit 76. The output of transconductance amplifier 71 is coupled to the Inverting input of transconductance amplifier 72 whose noninverting input is coupled to the biasing circuit 76. The output of the second transconductance amplifier 72 is fed back to the noninverting input of the first transconductance amplifier 71. In a manner similar to the first and second transconductance amplifiers 71 and 72, the output of transconductance amplifier 71 is coupled to the noninverting Input of amplifier 73 whose output is fed to the inverting input of the fourth transconductance amplifier 74. The output of amplifier 74 is fed back to the noninverting input of amplifier 73. The output of third transconductance amplifier 73 Is coupled through the output voltage follower 75 to the limiter 8 or 10. The inverting and noninverting inputs of amplifiers 73 and 74 are coupled to the biasing circuit 76. To simulate the inductance L 1 , a capacitor C 2 is connected across the noninverting and inverting inputs of amplifier 73. The capacitor C 1 of Fig. 8B is connected across the input of voltage follower 75 and the biasing potential. With the circuit configuration just described, the following relations hold: I 01 = G·V 1 I 02 = G·V 2 I 1 = G·V c V c = I c /jωC 2 I 02 = I 01 + I c where, I 01 = input current to the noninverting input of amplifier 71; I 02 = output current from amplifier 74; I 1 = output current from amplifier 72; I c = current flowing through capacitor C 2 ; G = the transconductance of each of the transconductance amplifiers 71 to 74; V 1 = voltage at the noninverting input of amplifier 71; V 2 = voltage at the input of voltage follower 75; and V c = voltage at the output of amplifier 74. Substituting Equations (4) and (5) into Equations (1) to (3) gives: (V 1 - V 2 )/I 1 = jωC 2 /G·G By letting L 1 = C 2 /G · G, Equation (6) can be represented as: (V 1 - V 2 )/I 1 = jωL 1 Therefore, the inductance L 1 of Fig. 8B can be simulated with the four transconductance amplifiers 71 to 74 and capacitor C 2 of Fig. 8A. A still another disadvantage of orthogonal detection is that since orthogonal detection requires two systems for in-phase and quadrature signals its power consumption is larger than that of superheterodyne receivers. To reduce power consumption, power supplies to one of the systems of the orthogonal detection receiver are cut off when the AFC 6 is in a hunting mode. Fig. 9 is a block diagram of another embodiment which employs a power saving circuit. This power saving circuit comprises a power control switch 80 which cuts off the power line from a power voltage source 81 to mixer 2, low-pass filter 7 and limiter 8 of the in-phase channel during the time the ramp generator 27 of AFC 6 is in a hunting mode (the absence of a coincidence pulse G) and which supplies power during the time the ramp generator 27 is in a hold mode (the presence of a coincidence pulse G). Since the fact that ramp generator 27 is in a hunting mode indicates that the received signal is very weak or no signals are received at all, it is sufficient for the receiver to operate with one channel, i.e., with the quadrature-channel, under such circumstances. The foregoing description shows only preferred embodiments of the present invention. Various modifications are apparent to those skilled in the art without departing from the scope of the present invention which is only limited by the appended claims. Therefore, the embodiments shown and described are only illustrative, not restrictive.

Claims: A receiver for receiving a digitally modulated radio frequency signal, comprising a voltage-controlled oscillator (5) for generating a local carrier, a mixer circuit (2, 3) for mixing the received signal with the local carrier for converting the frequency of the received radio signal to a baseband frequency, a low-pass filter (7, 9) for filtering a baseband signal from the mixer circuit (2, 3), a limiting amplifier (8, 10) connected to receive the output of the low-pass filter (7, 9), and a ramp generator (27) for generating a ramp voltage signal for controlling the voltage-controlled oscillator (5), characterized by a frequency detector (20, 21), connected to the output of the limiting amplifier (8,10) for generating a signal representative of a variation frequency of the received radio signal which is equal to the deviation frequency of the received signal resulting from modulation of transmitted carrier minus an offset frequency equal to the difference between the transmitted carrier and the local carrier, an average circuit (22) connected to the output of the frequency detector (20, 21) for producing a voltage representative of the deviation frequency, a reference voltage source (23) connected to the output of the average circuit (22) for establishing high and low reference voltages respectively above and below the voltage produced by the average circuit (22), by a predetermined amount, a comparator (24, 25) for determining whether the output of frequency detector (20, 21) lies in or outside of the range between said high and low reference voltages, and in that said ramp generator (27) periodically generates a ramp voltage signal of constant amplitude when the output of the frequency detector (20, 21) is determined by the comparator (24, 25) as lying outside of said range and causing the ramp voltage signal to remain at an instantaneous value which the ramp generator attained at the instant the frequency detector output is determined by the comparator as lying in said range. A receiver as claimed in claim 1, characterized in that said voltage-controlled oscillator (5) is a voltage-controlled crystal oscillator. A receiver as claimed in claim 1 or 2, characterized in that the frequency detector (20, 21) includes an edge detector (20) for generating a pulse at a transition of a pulse from the limiting amplifier (8, 10) and a second low-pass filter (21) for low-pass filtering the pulse from the edge detector (20). A receiver as claimed in claim 1, 2 or 3, characterized in that the average circuit (22) comprises a first-order integrator (37) having a time constant greater than a reciprocal of transmission rate of the received signal. A receiver as claimed in claim 1, 2, 3, or 4, characterized in that said ramp generator (27) is oscillated so that there is at least one ramp voltage during a symbol interval. A receiver as claimed in claim 1, 2, 3, 4, or 5, characterized in that the ramp generator (27) includes: a capacitor (56) connected to the control input of said voltage-controlled local oscillator (5); first and second comparators (47, 48) for comparing a voltage developed in said capacitor with high and low thresholds and generating a first signal when said voltage is higher than the high threshold and a second signal when said voltage is lower than the low threshold; a latch circuit (46) for assuming a first logic state in response to said first signal and a second logic state in response to said second signal; series-connected first and second constant current sources (54, 55) respectively responsive to said first and second logic states, a junction between the first and second constant current sources being coupled to said capacitor for causing it to be charged and discharged in response to said logic states; and switch means (44, 45) for causing said constant current sources to present an open circuit to said capacitor if said signal is detected as lying in said neighbourhood. A receiver as claimed in claim 2, further comprising a phase-locked loop, comprising: a second voltage-controlled oscillator (66) for generating a second local carrier as the first-mentioned local carrier; first and second variable frequency dividers (61, 63) connected respectively to outputs of the voltage-controlled crystal oscillator (5) and said second voltage-controlled oscillator (66); a phase detector (62) for detecting a difference in phase between outputs of the first and second variable frequency dividers (61, 63); a low-pass filter (65) for low-pass filtering the output of the phase detector (62) and applying the filtered output to the second voltage-controlled oscillator (66); and means (64) for equally setting the first and second variable frequency dividers (61, 63). A receiver as claimed in claim 7, characterized in that said setting means comprises a read only memory. A receiver as claimed in claim 1, characterized in that said low-pass filter (7, 9) comprises a gyrator circuit (71-75) and a capacitor (C 1 ) connected to the output of the gyrator circuit. A receiver as claimed in claim 9, characterized in that said gyrator circuit includes: first and second transconductance amplifiers (71, 72), each having first and second input terminals and an output terminal, the first input terminal of the first transconductance amplifier (71) being connected to the second input terminal of the second transconductance amplifier (72), and the output terminal of the second transconductance amplifier (72) being connected to the second input terminal of the first transconductance amplifier (71); third and fourth transconductance amplifiers (73, 74), each having first and second input terminals and an output terminal, the first input terminal of the third transconductance amplifier stage being connected to the second input terminal of the fourth transconductance amplifier, and the output terminal of the fourth transconductance amplifier being connected to the second input terminal of the third transconductance amplifier and the output terminal of said first transconductance amplifier, the first capacitor being connected to the second input of the fourth transconductance amplifier; a second capacitor (C 2 ) connected to the second input terminal of said third transconductance amplifiers (73, 74); and means (76) for biasing the first input terminals of the first and third transconductance amplifiers (71, 73) and biasing the second input terminals of the second and fourth transconductance amplifiers (72, 74). A receiver as claimed in any of the preceding claims 1 to 10, characterized in that said receiver includes first and second channel paths to which the received FSK signals are applied, each channel path including said mixer circuit (2, 3), said low-pass filter (7, 9), and said limiting amplifier (8, 10), a phase shifter (4) for producing local carriers in quadrature phase relationship with the local carrier supplied from the voltage-controlled oscillator (5) and respectively applying the quadrature phase local carriers to the mixer circuits (2, 3), and a demodulator (11, 12, 13) connected to the outputs of the limiting amplifiers (8, 10). A receiver as claimed in claim 11, characterized in that a power saving circuit (80) is provided for cutting off power supplies to one of said channel paths when the output of the frequency detector (20, 21) is determined by the comparator (24, 25) as lying outside of said range. A receiver for receiving a frequency shift keyed (FSK) signal transmitted on a radio-frequency carrier, comprising first and second channel paths to which the received FSK signal is applied, said first and second channel paths including respectively first and second mixers (2,3), first and second low-pass filters (7,9) respectively connected to the first and second mixers (2,3), and first and second limiting amplifiers (8,10) respectively connected to the first and second low-pass filters (7,9), a demodulator (11,12,13) coupled to the first and second limiting amplifiers (8,10) for demodulating said received FSK signal, a first voltage controlled oscillator (5) of crystal type for producing a local carrier, a ramp generator (27) for producing a ramp voltage signal for controlling the voltage controlled oscillator (5), and a phase shifter (4) for imparting a phase shift to a carrier to produce local carriers in quadrature phase relationship and supplying the local carriers to the mixers (2,3), respectively, characterized by a frequency detector (20,21) connected to the second limiting amplifier (10) for detecting a nominal deviation frequency of the received FSK signal resulting from modulation of transmitted carrier and producing an offset signal representative of a frequency offset of the output of the second limiting amplifier (10) from the nominal deviation frequency, a second voltage controlled oscillator (66), first and second variable frequency dividers (61,63) connected respectively to the outputs of the first and second voltage controlled oscillators (5,66), means (64) for equally setting the first and second variable frequency dividers (61,63), a phase detector 62 for detecting a phase difference between the outputs of the first and second variable frequency dividers (61,63), an average circuit (22) connected to the output of the frequency detector (20,21) for producing a voltage representative of said nominal deviation frequency, a reference voltage source (23) connected to the average circuit (22) for establishing high and low reference voltages respectively above and below the voltage produced by the average circuit (22) by a predetermined amount, a comparator (24,25) for determining whether the output of the frequency detector (20,21) lies in or outside of the range between said high and low reference voltages, and a third low-pass filter (65) for low-pass filtering the output of the phase detector (62) and applying the filtered output to the second voltage controlled oscillator (66), in that the ramp generator (27) periodically produces a ramp voltage signal of constant amplitude when the output of the frequency detector (20,21) is determined by the comparator (24,25) as lying outside of said range and causing the ramp voltage signal to remain at an instantaneous value which the ramp generator (27) attained at the instant the frequency detector output is determined by the comparator as lying in said range and in that said phase shifter (4) is responsive to the output of the second voltage-controlled oscillator (66) for generating said quadrature local carriers. A receiver as claimed in claim 13, characterized in that said setting means comprises a read only memory (64). A receiver as claimed in claim 13 or 14, characterized in that each of said first and second low-pass filters (7, 9) comprises a gyrator circuit (71-75) and a capacitor (C 1 ) connected to the output of the gyrator circuit.

Inventors: MINAMI YOICHIRO, MINAMI, YOICHIRO
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1990
Main classification: H04L27
IPC codes: H04L27