Television signal processor

Abstract: A main signal motion detection signal and a multiplex motion detection signal are operated to obtain a compensated motion detection signal. This signal is a motion detection signal for a portion other than a portion of aspect ratio of 4:3. Thus provided is a television signal processor eliminating quality difference of images between at the portion of aspect ratio of 4:3 and at the other portion.

Description: The present invention relates to a television receiver having a motion detector which detects motions of images represented by received television signals, and more particularly to a television signal processor which receives video signals of greater aspect ratio than the conventional television system having 4:3 aspect ratio (ratio of horizontal and vertical length), and which also regenerates television signals compatible with the conventional television system. More than 30 years have been passed since the color television broadcasting of the present NTSC (National Television System Committee) system started in Japan in 1960. During this period of time, various television systems have been advocated to meet the requirement for high-definition video images, following improvement of the television receivers. TV programs are also changed from those taken in studios and by relay broadcasting to movies of cinema size which has video images of higher-definition accompanied with vivid reality. The present broadcasting has specifications such as 525 scanning lines, interlace scanning of 2:1, luminance signal horizontal band width of 4.2 MHz, and aspect ratio of 4:3 (Refer to "Color Television" by Nihon Hoso Kyokai, published by Nihon Hoso Shuppan Kyokai, 1961). When a movie is broadcasted as a TV program, it is transmitted so that both left and right ends of its video image are cut off to make its aspect ratio 4:3 which fits the present television receiver, or that image invalid areas are provided at upper and lower parts of an image plane to make an image valid area have the aspect ratio of movies. As described above, when movies or other programs with vivid reality are transmitted or broadcasted, a part of the video image is cut off, or the area of the video image is made smaller, resulting in that the idea and intent of the producer or the director can not be fully understood. If signals of greater aspect ratio than 4:3 are transmitted as they are, a usual receiver cannot receive them. If the aspect ratio is m:3 (m is a real number greater than 4), a video signal band of m/4 is required in order to obtain the same horizontal resolution as the present broadcasting when the number of scanning lines and frame frequency are the same as in the present broadcasting. But in order, to effectively utilize the radio wave resources, the transmitting band should not be merely expanded. Therefore, a television receiver which receives the video signal of aspect ratio of more than 4:3, namely of wide aspect ratio, has been proposed (for example, refer to Japanese Laid-Open Patent Publication No. 63-36681). In order to explain the conventional television signal processor, there is described below a method in which images of wide aspect ratio are transmitted and received. Fig. 10 shows a signal process to transmit an image of wide aspect ratio. A transmission side forms a main signal by time-axis-multiplexing a signal which is formed by time-axis-expanding a portion of aspect ratio 4:3 (a center panel portion), and a signal which is formed by time-axis-compressing low frequency components of portions of aspect ratio of other than 4:3 (side panel portions). This main signal vestigial sideband amplitude modulates a video carrier. This vestigial sideband amplitude modulated television signal is properly multiplexed by a signal (multiplex signal) which is formed by time-axis-expanding a high frequency component of the side panel portions, and then it is transmitted. At a a reception side,the television signal is separated and demodulated into the main signal and the multiplex signal to regenerate the image of wide aspect ratio by doing the reverse of the process at the transmission side. The reception side has a YC separation circuit and a scan-converter circuit in order to obtain images of high definition In order to control the YC separation circuit and the scan-converter circuit, a motion detection circuit is required which detects motion information of the main and multiplex signals respectively (Japanese Laid-Open Patent Publication No. 58-130685). However, in the television signal processor receiving the image of wide aspect ratio of the above configuration, the conventional motion detection circuit can not acquire satisfactory high-definition image. If an object is moved, for example, in the horizontal direction, a spectral distribution of the low frequency components of the side panel portions is different from that of the center panel portion because the low frequency components of the side panel portions are time-axis-compressed to be transmitted, so that a motion detection signal of the center panel portion is different from a motion detection signal of the side panel portions. The high frequency components of the side panel portions are time-axis-expanded and transmitted, so that a motion detection signal of them is also different from that of the center panel portion. As a result, there is a problem that quality of the images at the center panel portion and the side panel portions are uneven especially when a moving image is displayed because of the difference of the motion detection signals. An object of the present invention is to provide a television signal processor, which is compatible with the existing television system, and which can regenerate a television signal having a horizontally longer aspect ratio without difference of quality of images between at a portion of aspect ratio 4:3 (a center portion portion) and at other portions (side panel portions). In order to achieve the above object, a television signal processor of the present invention comprises: demodulating means for demodulating a television signal to obtain a main signal and a multiplex signal, the television signal being formed by multiplexing said main signal and multiplex signal in modulated form, said main signal containing a video signal corresponding to a center panel portion having an aspect ratio 4:3 of a video image having a larger aspect ratio than 4:3 and low frequency components of a video signal corresponding to side panel portions which are the remaining parts of said video image and said multiplex signal containing high frequency components of the video signal corresponding to the side panel portions; time-axis processing means for time-axis-processing said multiplex signal; motion detection means for detecting a motion of said main signal to obtain a first motion detection signal and detecting a motion of an output of said time-axis processing means to obtain a second motion detection signal; main signal processing means for dividing the main signal into a luminance signal and a chrominance signal according to said first motion detection signal; multiplex signal processing means for dividing an output of said time-axis processing means into another luminance signal and another chrominance signal according to said second motion detection signal; and composing means including synthesizing means for synthesizing outputs of said main signal processing means and said multiplex signal processing means, and scan-converting means for scan-converting the synthesized result, characterized in that said motion detection means includes time-axis-compressing means for time-axis-compressing said first motion detection signal, time-axis-expanding means for time-axis-expanding said first motion detection signal, and switching means for selectively outputting an output of said time-axis-compressing means at a period corresponding to the center panel portion and an output of said time-axis-expanding means at a period corresponding to the side panel portion to obtain a third motion detection signal, said third motion detection signal being supplied to said scan converting means for controlling said scan converting means. By compensating the motion detection signal in the above configuration, an image of aspect ratio greater than 4:3 can be displayed without quality difference of the images between at the center panel portion and at the side panel portion. As it is obvious from the above explanation, the present invention can obtain the image of horizontally longer aspect ratio by regenerating the television signal, which carries the video image of aspect ratio greater than that of the existing system and can also be compatibly received by the existing television set, and can display the image of aspect ratio greater than 4:3 without the quality difference of the images between at the center panel portion and at the side panel portions by compensating the motion detection signals. Fig. 1 is a block diagram of a television signal processor of the present invention. Fig. 2 is a block diagram of one example of a demodulation circuit provided in the television signal processor of the present invention. Fig. 3 is a block diagram of a main signal processing circuit provided in the television signal processor of the present invention. Fig. 4 is a block diagram of a multiplex signal processing circuit provided in the television signal processor of the present invention. Fig. 5 is a block diagram of a composing circuit provided in the television signal processor of the present invention. Fig. 6 is a block diagram of a motion detection compensation circuit of a first embodiment provided in the television signal processor of the present invention. Fig. 7 is a block diagram of a motion detection compensation circuit of a second embodiment provided in the television signal processor of the present invention. Fig. 8 is a block diagram of a motion detection compensation circuit of a third embodiment provided in the television signal processor of the present invention. Fig. 9 is a block diagram of another example of the demodulation circuit provided in the television signal processor of the present invention. Fig. 10 is an explanation diagram of the conventional signal processing of wide aspect ratio. Fig. 11 is a block diagram of one example of a control signal generation circuit provided in the television signal processor of the present invention. Fig. 12 is a diagram showing wave forms of outputs S1 and S2 of the control signal generation circuit provided in the television signal processor of the present invention. Fig. 13 is a block diagram of one example of a YIQ separating circuit provided in the television signal processor of the present invention. Fig. 14 is a block diagram of one example of a scan-converter circuit provided in the television signal processor of the present invention. Fig. 15 is a block diagram of one example of the motion detection circuit provided in the television signal processor of the present invention. Fig. 1 is a block diagram of a television signal processor of the present invention. 21 indicates an antenna, 1 is a demodulation circuit, 2 is a control signal generation circuit, 3 is a main signal processing circuit, 4 is a motion detection compensation circuit, 5 is a multiplex signal processing circuit, 6 is a composing circuit, and 7 is a time-axis processing circuit. A multiplexed signal formed by properly multiplexing a main signal and a multiplex signal by means of a signal processing shown in Fig. 10 is received via the antenna 21 and is separated and demodulated into the main signal and the multiplex signal. The signal does not have to be received via the antenna and can also be received via a cable. The main signal processing circuit 3 receives the main signal (MAIN) and an output M1 of the motion detection compensation circuit 4, and separates the main signal into main signals Ym, Im, and Qm, and then time-axis-compresses a center panel portion into main signals Yc, Ic, and Qc, and time-axis-expands side panel portions to main signals YsL, IsL, and QsL. The time axis processing circuit 7 receives the multiplex signal SUB and outputs a multiplex signal SUB1 which has been time-axis-processed. The time-axis processing circuit 7 time-axis-compresses the signal which has been time-axis-expanded at the transmission side. The time-axis processing circuit 7 time-axis-expands the signal which has been time-axis-compressed at the transmission side. Accordingly, the time-axis processing circuit 7 performs the reverse time-axis processing or adjustment to that of the transmission side in order to retain regular time relationships between the transmitting and reception sides as a whole. The multiplex signal processing circuit 5 receives SUB1 and an output M2 of the motion detection compensation circuit 4 and separates SUB1 into multiplex signals YsH, IsH, and QsH. The motion detection compensation circuit 4 inputs the main signal, an output S1 of the control signal generation circuit 2, and SUB1, and outputs the first, second, and third motion detection signals M1, M2, and M3. The composing circuit 6 adds the main signals YsL, IsL, and QsL and the multiplex signals YsH, IsH, and QsH, selects the added result or the main signals Yc, Ic, and Qc according to an output S2 of the control signal generation circuit 2, and scan-converts the selected signals according to the third motion detection signal M3 to obtain signals Y, I, and Q. The control signal generation circuit 2 generates from the main signal and outputs the control signals S1 and S2. Fig. 11 is a block diagram of one example of the control signal generation circuit 2. 80 is a horizontal synchronous signal separating circuit, 81 is a clock generating circuit, 82 is an address generating circuit, and 83 is a ROM. The horizontal synchronous signal separating circuit 80 separates a horizontal synchronous signal HD from the main signal and outputs it. The clock generating circuit 81 inputs the main signal and outputs a clock CK of, for example, frequency 4 times higher than that of a chrominance sub-carrier synchronized with a color burst. The address generation circuit 82 outputs an address which is counted down or counted up by means of the CK. The address generation circuit 82 has the output reset by means of the HD. ROM 83 inputs the output of the address generation circuit 82 and outputs the control signals S1 and S2. S1 and S2 shows a wide image plane of aspect ratio 16:9 as shown in Fig. 12 and become 0 at the side panel portions and 1 at the center panel portions. Hereinafter explained is a case where the demodulation circuit 1 utilizes a method shown in Fig. 2. In this case, the vestigial side band of a video signal is amplitude modulated by means of the main signal formed by time-axis-multiplexing a signal obtained by time-axis-expanding (preferably 4/3 times expanding) a portion of aspect ratio 4:3 (the center panel portion) of the video signal which is taken from on original video image having aspect ratio greater than 4:3 at the transmission side, and a signal obtained by time-axis-compressing low frequency components of aspect ratio greater than 4:3 (preferably 1/5 times compressed). This television signal, which is the vestigial side band amplitude modulated signal, is multiplexed by a multiplex signal which is formed by time-axis-expanding (preferably 4 times expanding) high frequency components of the side panel portions, double-side-band-modulating thereby a carrier which has the same frequency as the video carrier and a phase 90 degree different from that of the video carrier, and band-limiting the modulated signal by an inverse Nyquist filter having a frequency characteristic reverse to that of a Nyquist filter of the receiver up to a video intermediate frequency amplifying stage. Fig. 2 is a block diagram of one example of the demodulation circuit 1 of the television signal processor of the present invention. In Fig. 2, 22 is a tuner, 23 is a first filter, 24 is a second filter, 25 is a carrier regeneration circuit, 26 is a first detector, 27 is a phase-shifter, and 28 is a second detector. The signal transmitted from the transmission side is received at the antenna 21, transformed into the intermediate frequency in the tuner 22, and band-limited in the first filter 23. The first filter 23 is a Nyquist filter whose amplitude and phase frequency characteristics meet the Nyquist characteristics. The output signal of the first filter is supplied to the first detector 26 and the carrier regeneration circuit 25. In the carrier regeneration circuit 25, the carrier I1 for synchronous detection is regenerated from the output signal of the first filter 23. The band-limited signal from the filter 23 is synchronously detected using the carrier I1 in the first detector 26. The output of the first detector 26 is the main signal. The output of the tuner 22 is band-limited by means of the second filter 24. The second filter 24 suppresses quadrature distortion from the main signal to the multiplex signal. The output signal of the second filter 24 is synchronously detected by means of a carrier I2 which has been formed by phase-shifting, in the phaseshifter 27, the carrier I1 acquired from the carrier regeneration circuit 25. The phase-shifting direction of the carrier I2 is made the same as at the transmission side (90 degrees in this example). The detection output of the second detector 28 is the multiplex signal. Fig. 3 is a block diagram of one example of the main signal processing circuit 3. 41 is a YIQ separating circuit, 42 is a time-axis-compression circuit, and 43 is a time-axis expanding circuit. The main signal and the output M1 of the motion detection compensation circuit are inputted into the YIQ separating circuit 41, and the main signal is divided into Ym, Im and Qm according to M1. For instance, the motion detection compensation circuit 4 outputs M1=0 at a pixel of a still image, and outputs M1=1 at a pixel of a moving image. According to M1, the main signal is separated into Ym, Im, and Qm. The time-axis processing reverse to that shown in Fig. 10 is performed on the signals Ym, Im, and Qm. The signals, which have been time-axis-expanded at the transmission side, at the center panel portion are then time-axis-compressed (preferably 3/4 times compressed) by means of the time-axis compression circuit 42, and become signals Yc, Ic, and Qc. The other signals time-axis-compressed at the transmission side are time-axis-expanded (preferably 5 times expanded) by means of the time-axis expansion circuit 43, and become signals YsL, IsL, and QsL. In the time-axis compression circuit 42 and time-axis expansion circuit 43, the time-axis processing and adjustment reverse to those at the transmission side respectively are done in order to assure the regular time relationships between the transmission and reception sides as a whole. Fig. 13 is a block diagram of one example of the YIQ separating circuit 41. 410 is a frame comb filter, 411 is a line comb filter, 412 is a switcher, 413 is a band-pass filter (BPF), and 414 is a color demodulation circuit. The frame comb filter 410 receives the main signal and outputs a sum signal between frames. The line comb filter 411 receives the main signal and outputs a sum signal between lines. The switcher 412 chooses the output signal of the frame comb filter 410 when the output M1 of the motion detection compensation circuit 4 is 0, and chooses the output signal of the line comb filter 411 when the output M1 of the motion detection compensation circuit 4 is 1. Then the switcher 412 outputs the luminance signal Ym formed by suppressing dot interruption of the main signal. The band-pass filter 413 separates the chrominance signal from the main signal, and the Im and Qm signals are demodulated by the color demodulation circuit 414 and are outputted. Fig. 4 is a block diagram of one example of the multiplex signal processing circuit 5. 51 is the YIQ separating circuit. The signal SUB1 time-axis-compressed (preferably 1/4 times compressed) in the time-axis processing circuit 7 is inputted into the YIQ separating circuit 51. The YIQ separating circuit 51 works in the same way as the YIQ separating circuit 41 and outputs the luminance signal YsH, the chrominance signal IsH, and the chrominance signal QsH according to the output M2 of the motion detection compensation circuit 4. The explanation of the YIQ separating circuit 51 is omitted because it has basically the same working principle and circuit configuration as those of the YIQ separating circuit 41. Fig. 5 is a block diagram of the composing circuit 6. 61 is a switcher, 62 is an adder, and 63a-c are scan-converter circuits. The signals YsL, IsD, and QsL are added to the signals YsH, IsH, and QsH respectively in the adder 62 and become the signals Ys, Is, and Qs to be inputted into the switcher 61. In the switcher 61, the signals Yc, Ic, Qc and Ys, Is, Qs are switched according to the output S2 of the control signal generation circuit. S2 is a control signal for choosing the signals Yc, Ic, and Qc during a period corresponding to the center panel portion, and choosing the signals Ys, Is, and Qs, the output of the adder 62, during a period corresponding to the side panel portions. The output Y′, I′, and Q′ are scan-converted in the scan-conversion circuits 61a-c according to the output M3 of the motion detection compensation circuit 4 and become double speed signals Y, I, and Q to be outputted. Fig. 14 is a block diagram of scan-conversion circuit 63a. 631 is an inter-field interpolation circuit, 632 is an intra-field interpolation circuit, 633 is a selection circuit, 634 a and b are time-axis compression circuits and 635 is a switcher. Hereinafter explained is a case where the signal Y′ is scan-converted and made the double speed signal Y. The inter-field interpolation circuit 631 receives the signal Y′ and outputs the signal of the last field as an interpolation signal. The intrafield interpolation circuit 632 adds two successive lines of one field and multiplies the added result by 1/2, and then outputs the multiplied result as an interpolation signal. The selection circuit 633 chooses and outputs the output of the inter-field interpolation circuit 631 when the output M3 of the motion detection compensation circuit 4 is 0, and the selection circuit 633 chooses and outputs the output of the intra-field interpolation circuit 632 when the output M3 of the motion detection compensation circuit 4 is 1. The time-axis compression circuits 634 a and b time-axis-compress the signal Y′ and the output signal of the selection circuit 633 by 1/2, and outputs Y0 and Y1. The switcher 635 alternately switches Y0 and Y1 to output the double speed signal Y. The signals I′ and Q′ are converted into the double speed signals I and Q respectively by the scan-converter circuits 63 b and c in the same way as above. Hereinafter explained is the motion detection compensation circuit 4 used in the television signal processor of the present invention. Fig. 6 is a block diagram of one example of the motion detection compensation circuit 4 of the television signal processor of the present invention. 70 is a first motion detection circuit, 71 is a second motion detection circuit, 72 is a time-axis compression circuit, 73 is a time-axis expansion circuit, and 74 is a switcher. The first motion detection circuit 70 receives the main signal and outputs the main signal motion detection signal M1. Similarly, the second motion detection circuit 71 receives the multiplex signal and outputs the multiplex signal motion detection signal M2. The signal, corresponding to the center panel portion, of the output of the first motion detection circuit 70 is time-axis-compressed by the time-axis compression circuit 72, and the signal, corresponding to the side panel portions, of the output of the first motion detection circuit 70 is time-axis-expanded by the time-axis expansion circuit 73. The switcher 74 is controlled by means of the control signal S1, and outputs the output of the time-axis compression circuit 72 as the motion detection signal M3 for scan-conversion during the period corresponding to the center panel, and outputs the output of the time-axis expansion circuit 73 as the motion detection signal M3 for scan-conversion during the other period corresponding to the side panel portions. The time-axis expansion and compression can be done by changing the writing and reading clock of a memory, and the time-axis expansion and compression ratios are decided according to the ratio of the time-axis processing at the transmission side. The motion detection signals M1, M2, and M3 can be 1 bit data, which become 0 when the motion detection circuit detects a still image and become 1 when the motion detection circuit detects a moving image, for example. Or classifying the images into 4 kinds, the motion detection signal can be 2-bit data, which becomes 00 when a completely still image is detected, 01 when a relatively still image is detected, 10 when a relatively moving image is detected, and 11 when a completely moving image is detected. The images can be classified into even more number of types. Accordingly, the motion detection signals M1, M2, and M3 provide the motion information of each pixel necessary for each of the YIQ separating circuit and the scan-conversion circuit to perform different processings according to the motion of the images. As shown in Fig. 5, the motion detection signal M3 has been subjected to the same time-axis compression and expansion as those performed for the main and multiplex signals to obtain the Y, I, Q signals. Fig. 15 is one example of the first or second motion detection circuit 70 or 71. 701a and 701b are each a frame memory, 702 is a low-pass filter (LPF), 703 is a band-pass filter (BPF), 704 is a selection circuit, 705 is a motion signal conversion circuit, and 706 and 707 are subtractors. Hereinafter explained is a case of the first motion detection circuit 70 in which the main signal is inputted. A difference between the main signal and a delayed signal obtained by delaying the main signal by 1 frame by means of the frame memory 701a is obtained by the subtractor 706, and further band-limited by the low-pass filter 702 (for instance, of passing band of about 2MHz). The output of the low-pass filter 702 is for detecting the motion of the low frequency component of the luminance signal. The low-pass filter 702 outputs a value closer to 0 at a still portion of the luminance signal and outputs a greater value at a moving image portion. A difference between the main signal and a delayed signal obtained by delaying the main signal by 2 frames by means of two frame memories 701a and 701b is obtained by the subtractor 707, and further band-limited by the band-pass filter 703 (for instance, of passing band of about ±1.5 MHz having a central frequency of 3.58 MHz). The output of the band-pass filter 703 is for detecting the motion of the high frequency component of the luminance signal and the motion of the chrominance signal. The band-pass filter 703 outputs a value closer to 0 at a still portion of the high frequency component of the luminance signal and at a still portion of the chrominance signal, and outputs a greater value at a moving image portion. The selection circuit 704 outputs greater value one of the outputs of the low-pass filter 702 and the band-pass filter 703. The motion signal conversion circuit 705 outputs 0 when the output of the selection circuit 704 is smaller than a predetermined threshold value, and outputs 1 when it is larger than the threshold value. The threshold value is predetermined, and if this threshold value is set near 0, the output M1 of the first motion detection circuit becomes 1 in most of the cases, and the image is detected as a moving image. Fig. 7 is another embodiment of the motion detection compensation circuit 4 used in the television signal processor of the present invention. 70 is the first motion detection circuit, 71 is the second motion detection circuit, 72 is the time-axis compression circuit, 73 is the time-axis expansion circuit, 74 is the switcher, and 75 is a calculation circuit. The first motion detection circuit 70 receives the main signal and outputs the main signal motion detection signal M1. Similarly, the second motion detection signal 71 receives the multiplex signal and outputs the multiplex signal motion detection signal M2. As for the output of the first motion detection circuit 70, its center panel portion is time-axis-compressed by means of the time-axis compression circuit 72 and at the same time the side panel portions are time-axis-expanded by means of the time-axis expansion circuit 73. On the other hand, the outputs of the second motion detection circuit 71 and of the time-axis expansion circuit 73 are subjected to a calculation in the calculation circuit 75, and the calculated result is inputted into the switcher 74. The switcher 74 is controlled by the control signal S1, outputs the output of the time-axis compression circuit 72 as the motion detection signal M3 for scan-convention during the period corresponding to the center panel portion, and outputs the output of the operational circuit 75 as the motion detection signal M3 for scan-conversion during the other period corresponding to the side panel portions. The calculation circuit 75, for example, outputs greater value one of the two input signals in order to prevent an error operation such as performing the still image processing on a moving image. The calculation circuit 75 can also prevent the error operation as above by outputting a logical sum of the two input signals. In addition, the calculation circuit 75 can also prevent the error operation as above by outputting an arithmetic sum of the two input signals. Fig. 8 is a further embodiment of the motion detection compensation circuit 4 used in the television signal processor of the present invention. 70 is the first motion detection circuit, 71 is the second motion detection circuit, 76 is a first time-axis expansion circuit, 73 is a second time-axis expansion circuit, 77 is a first time-axis compression circuit, 72 is a second time-axis compression circuit, 78 is a first calculation circuit, 79 is a second calculation circuit, 75 is a third calculation circuit, and 74 is the switcher. The first motion detection circuit 70 receives the main signal and outputs a motion detection signal M10. Similarly, the second motion detection signal 71 receives the multiplex signal and outputs a motion detection signal M20. The output of the first motion detection circuit 70 is time-axis-expanded by means of the first time-axis expansion circuit 76 and then is operated together with the output M20 of the second motion detection circuit 71 in the second calculation circuit 79, whose output becomes the multiplex signal motion detection signal M2. The output M20 of the second motion detection circuit 71 is time-axis-compressed by means of the first time-axis compression circuit 77 and is operated together with the output of the first motion detection circuit 70 in the first calculation circuit 78, whose output becomes the main signal motion detection signal M1. Further, as for the output M1 of the first operational circuit 78, its signal corresponding to the center panel portion is time-axis-compressed by means of the second time-axis compression circuit 72, and at the same time its signal corresponding to the side panel portions is time-axis-expanded by means of the second time-axis expansion circuit 73. On the other hand, the output M2 of the second operational circuit 79 is operated with the output of the second time-axis expansion circuit 73 in the third calculation circuit 75, whose output is inputted into the switcher 74. Each of the first, second, and third calculation circuits 78, 79, and 75 for example, outputs greater value one of the two input signals in order to prevent an error operation such as performing the still image process on a moving image. Each of the first, second, and third calculation circuits 78, 79, and 75 can also prevent the error operation as above by outputting a logical sum of the two input signals. In addition, each of the calculation circuits 78, 79 and 75 can also prevent the error operation as above by outputting an arithmetic sum of the two input signals. The switcher 74 is controlled by the control signal S1, outputs the output of the second time-axis compression circuit 72 as the motion detection signal M3 for scan-conversion during the period corresponding to the center panel portion, and outputs the output of the third operational circuit 75 as the motion detection signal M3 for scan-conversion during the other period corresponding to the side panel portions. The motion detection compensation circuit shown in Fig. 8 can be modified to a configuration in which there is no third operational circuit 75, namely, the outputs of the second time-axis compression and expansion circuits 72 and 73 are inputted into the switcher 74. Hereinafter explained is a case in which the demodulation circuit 1 of the main and multiplex signals has a configuration shown in Fig. 9. 220 is a tuner, 230 is a filter, 260 is a video detector, 250 is a carrier regenerator, 290 is a YC separating circuit, 30 is a delay line, and 31 is a differentiation circuit. A frequency interleaving method is such that a multiplex signal is multiplexed in the first and third quadrants positioned in conjugate to a chrominance sub-carrier in the temporal-vertical frequency plane of the television signals (refer to Japanese Laid-Open Patent Publication No. 59-171387). In this case, the signal which has been transmitted from the transmission side is received at the antenna 21, and is converted into the intermediate frequency band in the tuner 220. The filter 230 is a Nyquist filter of which the amplitude and phase frequency characteristics meet the Nyquist characteristics. The band-limited signal is supplied to the video detector 260 and the carrier regenerator 250. In the carrier regenerator 250, the carrier for synchronous detection is regenerated. The output signal of the filter 230 is synchronously detected by means of the carrier in the video detector 260. The output of the video detector 260 is the main signal. On the other hand, the output of the video detector 260 is separated in the YC separating circuit 290 into the luminance signal Y and the chrominance signal C superposed by the multiplex signal. The luminance signal Y is not shown in the drawing. The chrominance signal C superposed by the multiplex signal is delayed by one field period (262H) by means of the delay line 30, and the multiplex signal is separated by differentiating the multiplex signal from the multiplex-signal-superposed chrominance signal C in the differentiation circuit 31. In Fig. 9, the antenna is shown, however, the transmitting route may not necessarily be a wireless system but may be a cable system. In the present invention, the multiplex signal can be a signal which is multiplexed on a vertical over-scan portion (vertical over-scan) of the television signal or which is multiplexed on the upper and lower portions of the vertical scan.

Claims: A television signal processor, comprising: demodulating means (1) for demodulating a television signal to obtain a main signal and a multiplex signal, the television signal being formed by multiplexing said main signal and multiplex signal in modulated form, said main signal containing a video signal corresponding to a center panel portion having an aspect ratio 4:3 of a video image having a larger aspect ratio than 4:3 and low frequency components of a video signal corresponding to side panel portions which are the remaining parts of said video image and said multiplex signal containing high frequency components of the video signal corresponding to the side panel portions; time-axis processing means (7) for time-axis-processing said multiplex signal; motion detection means (4) for detecting a motion of said main signal to obtain a first motion detection signal and detecting a motion of an output of said time-axis processing means to obtain a second motion detection signal; main signal processing means (3) for dividing the main signal into a luminance signal and a chrominance signal according to said first motion detection signal; multiplex signal processing means (5) for dividing an output of said time-axis processing means into another luminance signal and another chrominance signal according to said second motion detection signal; and composing means (6) including synthesizing means (61,62) for synthesizing outputs of said main signal processing means and said multiplex signal processing means, and scan-converting means (63a-63c) for scan-converting the synthesized result, characterized in that said motion detection means (4) includes time-axis-compressing means (72) for time-axis-compressing said first motion detection signal, time-axis-expanding means (73) for time-axis-expanding said first motion detection signal, and switching means (74) for selectively outputting an output of said time-axis-compressing means (72) at a period corresponding to the center panel portion and an output of said time-axis-expanding means (73) at a period corresponding to the side panel portion to obtain a third motion detection signal, said third motion detection signal being supplied to said scan converting means (63a-63c) for controlling said scan converting means. A television signal processor according to claim 1, wherein said motion detection means further includes operating means (75) for operating on an output of said time-axis expanding means (73) and said second motion detection signal, and wherein switching means (74) selectively outputs the output of said time-axis-compressing means (72) at the period corresponding to the center panel portion and an output of said operating means (75) at the period corresponding to the side panel portion to obtain the third motion detection signal. A television signal processor according to claim 2, wherein said operating means (75) compares the two signals inputted thereto and outputs the larger value one. A television signal processor according to claim 1, wherein said motion detection means further includes: another time-axis expanding means (76) for time-axis-expanding said first motion detection signal; another time-axis compressing means (77) for time-axis compressing said second motion detection signal; first operating means (78) for operating on said first motion detection signal and an output of said another time-axis compressing means, an output of said first operating means being fed to said time-axis compressing means and said time-axis expanding means; second operating means (79) for operating on said second motion detection signal and an output of said another time-axis expanding means; and third operating means (75) for operating on an output of said time-axis expanding means and an output of said second operating means, and wherein switching means (74) selectively outputs the output of said time-axis-compressing means (72) at the period corresponding to the center panel portion and an output of said third operating means (75) at the period corresponding to the side panel portion to obtain the third motion detection signal. A television signal processor according to claim 4, wherein each of said first, second and third operating means compares the two signals inputted thereto and outputs the larger value one. A television signal processor according to claim 1, wherein said demodulating means comprises a tuner (22) for converting the television signal into an intermediate frequency signal, a Nyquist filter (23) for band-limiting an output of said tuner, carrier regenerating means (25) for regenerating a carrier I1 from an output of said Nyquist filter, first detecting means (26) for synchronously detecting the output of said Nyquist filter by means of said carrier I1 to obtain said main signal, a filter (24) for suppressing quadrature distortion from the output of said tuner, and second detecting means (28) for synchronously detecting an output of said filter by means of a carrier I2 having the same frequency as and 90 degree different phase from said carrier I1 to obtain said multiplex signal. A television signal processor according to claim 1, wherein said demodulating means comprises a tuner (220) for converting the television signal into an intermediate frequency signal, Nyquist filter (230) for band-limiting an output of said tuner, carrier regenerating means (250) for regenerating a carrier I from an output of said Nyquist filter, detecting means (260) for synchronously detecting the output of said Nyquist filter by means of said carrier I to output said main signal, YC separating means (290) for separating an output of said detecting means, delaying means (30) for delaying an output of said YC separating means by 1 field, and means (31) for differentiating the output of said YC separating means and an output of said delaying means to obtain said multiplex signal. A television signal processor according to claim 1, wherein said main signal processing means (3) separates said main signal into said luminance signal and said chrominance signal according to said first motion detection signal, time-axis-compresses the center panel portion, and time-axis-expands the side panel portion. A television signal processor according to claim 1, wherein said time-axis processing means (7) time-axis-compresses the multiplex signal.

Inventors: ABE YOSHIO, INOUE SHUJI, KAGEYAMA SADASHI, UWABATA HIDEYO, YASUMOTO YOSHIO, ABE, YOSHIO, INOUE, SHUJI, KAGEYAMA, SADASHI, UWABATA, HIDEYO, YASUMOTO, YOSHIO
Applicants: MATSUSHITA ELECTRIC IND CO LTD, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Application year: 1990
Main classification: H04N5
IPC codes: H04N11, H04N7, H04N5, H04N9