A METHOD OF ADJUSTING THE PHASE OF A CLOCK GENERATOR WITH RESPECT TO A DATA SIGNAL

Abstract: In a method of adjusting the phase of a clock generator with respect to a data signal (50) an auxiliary signal (52) is generated by comparing the data signal (50) and a clock signal (51). The auxiliary signal (52) exhibits a disuniform representation corresponding to various data bit sequences. The data sequences are detected and combined with the auxiliary signal to generate a phase adjustment signal (54) with a uniform representation corresponding to the various data bit sequences and having an average value depending upon the phase difference between clock signal and data signal. Further, a reference signal (55) may be generated, representing the average value of the phase adjustment signal (54) which corresponds to ideal phase state. This reference signal (55) in combination with the phase adjustment signal (54) may be used for an even more precise adjustment of the phase of the clock generator with respect to the data signal.

Description: A method of adjusting the phase of a clock generator with respect to a data signal The invention concerns a method of adjusting the phase of a clock generator with respect to a data signal. More particularly, it concerns phase and frequency adjustment of a clock generator whose frequency is lower than that of the data signal. To avoid external synchronization in demultiplexing of a serial data signal it is desirable to regenerate a clock signal on the basis of the incoming data stream. In this connection it is necessary to be able to relate the fre- quency and phase of the regenerated clock with respect to the data signal. This poses some problems if the bit pattern in the data signal is very irregular. It is known from e.g. Engel Roza: "Analysis of Phase- locked Timing Extraction Circuits for Pulse Code Trans¬ mission", IEEE Transactions on Communications, COM-22, No. 9, p. 1236, September 1974 to regenerate a clock signal by means of analog processing of the incoming data signal. This analog processing consists of a non- linear signal processing with subsequent filtration. The method has the drawback that exact phase reference to data is lost. Further, the dimensioning of such an ana¬ log circuit is very complex, so this solution is also vitiated by lack of flexibility. Further, in demultiplexing of a data signal, with a view to obtaining an operation frequency as high as possible for the demultiplexer, attention is paid to the imple¬ mentation of the clock controlled elements since it is usually these which limit the rate. It is therefore pre¬ ferred that clock controlled elements operate at a lower clock frequency than the data stream. This may be realized with a circuit known per se as shown in fig. 1, where the first memory elements in the demultiplexer are clocked with a differential clock signal whose frequency is half as great as the frequency of the data signal. The two first memory elements are triggered by the posi¬ tive clock phase and the negative clock phase, respec- tively, so that two successive data bits are clocked into their respective memory elements. Since the conver¬ sion rate of the demultiplexer is in principle limited by the working rate of the memory elements, this confi¬ guration in reality doubles the maximally obtainable rate with respect to the conventional method where the full clock frequency is regenerated. This parallel de¬ multiplexing may moreover be extended to comprise e.g. four input memory elements which are triggered by clock signals with a frequency which is one fourth of the data frequency, the respective clock signals being mutually phase shifted 90°. It is known from EP 0 027 289 to perform phase compari¬ son between a data signal and a clock signal whose fre- quency is half as great as the frequency of the data signal. However, this known circuit is inexpedient since differentiation and rectification of the data signal are performed prior to the phase comparison, which involves uncertainty in the phase between the regenerated clock and the data signal. Moreover, the circuit comprises delay elements which are to delay the signal corres¬ ponding to a phase rotation of 90°, which either re¬ quires using a clock signal whose frequency is twice as great as the frequency of the data signal, or using a - 3 - passive delay. The drawbacks of a clock signal having a high frequency are mentioned before, and the use of a passive delay entails that the circuit will be data fre¬ quency dependent. The object of the invention is to provide a digital method in the adjustment of the phase difference of a regenerated clock frequence with respect to a data sig¬ nal. It is desirable to provide a method entailing that the phase difference between the clock signal and the data stream is related directly to the data stream, and where the frequency of the regenerated clock signal is preferably half the frequency of the data signal. This object is achieved, as stated in claim 1, by gene¬ rating an auxiliary signal in the comparison of data signal and clock signal, said auxiliary signal exhibit¬ ing a disuniform representation corresponding to various data bit sequences; and detecting said various data bit sequences and combining them with the auxiliary signal to provide a phase adjustment signal with a uniform representation corresponding to the various data bit sequences. This provides a digital phase adjustment signal whose average value is an expression of the phase difference between the data signal and the clock signal, so that it may be used directly for adjustment of a voltage controlled oscillator. When the reference signal mentioned in claim 2 is com- bined with the phase adjustment signal, an improved phase adjustment signal will be obtained, which is di¬ rectly proportional to the phase deviation from ideal phase, irrespective of the frequency of shifts between data bit sequences. Claims 3 and 4 define specified embodiments of the method described in claims 1 and 2. Claim 5 defines an expedient generation of the reference signal when the clock frequency is half the data bit frequency. Claim 6 correspondingly defines a general method of pro- ducing the reference signal when the frequency of the data " signal is a multiple of twice the frequency of the clock signal, said reference signal being generated by combining a first signal proportional to the phase information in the phase adjustment signal and a second signal which is composed of contributions from the data bits arriving while the clock signal has a constant logic level. Claim 7 defines an additional use of the reference sig- nal in a circiut where the frequency of the clock generator is controlled by means of the phase adjustment signal in a phase locked loop. This further feature entails that the method provides a very stable adjust¬ ment of the regenerated clock. Some preferred embodiments of the invention will be ex¬ plained in more detail below with reference to the drawing, in which fig. 1 shows the principle of a demultiplexer which ope¬ rates when a maximum clock frequency half as great as the frequency of the data signal is used, fig. 2A shows the auxiliary signal when the phase diffe- - 5 - rence between data and clock is ideal, fig. 2B shows the auxiliary signal when the phase diffe¬ rence between data and clock is critical, fig. 3 shows a timing diagram for generating auxiliary signal, detection of data bit sequences and generation of phase adjustment signal and reference signal, fig. 4 shows a preferred embodiment of the logic circuit for realization of-the invention when the clock fre¬ quency is half the frequency of the data signal, fig. 5 shows a timing diagram of an embodiment of the invention where the clock frequency is one fourth of the frequency of the data signal, fig. 6 shows a circuit of the invention for using a clock frequency which is one fourth of the frequency of the data signal, and fig. 7 shows a general circuit according to the invention. Fig. 1 shows a parallel demultiplexer of a type known per se where the invention can be used to advantage. A data signal with the frequency F is received on the input 10, and it clocked into two memory elements 12 and 13, which are triggered by the positive or the negative clock phase 14 or 15, respectively, of a differential clock signal whose frequency is F/2. This entails that two successive data bits are clocked into a respective memory element. The subsequent network of memory ele¬ ments 16, which is triggered by the positive or the negative clock flank 14 or 15, respectively, or by one of the phases 21-24 in a clock signal with the frequency F/4 where the individual phases are mutually shifted 90° r provides for simultaneous accessibility of a plu- rality of bits Q0, Ql, Q2, Q3 on the outputs 17, 18, 19 and 20 where they are accessible in four data bit periods. The invention is concentrated on the phase detector 25 of the circuit, where the phase between the data signal and the differential clock signal is de- tected, as explained more fully below. The output signals 54 and 55 from this circuit are used via a differential amplifier 5 for adjusting a voltage controlled oscillator 28, which generates the differential clock signal 14 and 15. The differential amplifier 5 comprises low pass filters on both inputs, thereby averaging the signals. Fig. 2A shows a timing diagram where the frequency of the clock signal is half the frequency of the data sig- nal, and where the phase between the data signals 30 and the differential clock signal 31 is ideal, i.e. shifts in the clock signal timewise take place halfway between shifts in the data signal. An auxiliary signal 32 is produced via an EXOR function between data signal and clock. It will be seen in the uniform bit pattern in the data signal that the average value of the auxiliary signal is 1/2, also after the time 33 where the data bit sequency shifts. Fig. 2B shows how the auxiliary signal is affected when the phase difference is not ideal. When the first data bit sequency is present, the average value of the auxi¬ liary signal 42 will be greater than in an ideal phase difference, while the average value of the other data bit sequency will be smaller. In periods with the same data bit sequency the auxiliary signal 42 is thus an expression of the phase difference, but the representation is mutually inverted in the two data bit sequences. The data bit sequences are therefore detected, which in combination with the auxiliary signal may be used for generating an unambiguous phase adjust¬ ment signal. Fig. 3 shows a timing diagram of the invention where the shifts between data bit sequences are closer, and where the phase difference is ideal. The signal sequence 53 indicates which data bit sequence is received at a given time. One data bit sequence is characterized in that data bits are low at an outwardly extending clock flank and high at a downwardly extending clock flank, while the other data bit sequence is characterized in that data bits are high at an outwardly extending clock flank and low at a downwardly extending clock flank. The phase adjustment signal 54 is produced by inverting the auxi¬ liary signal 52 when the first data bit sequence is present, while it is not inverted when the second data bit sequence is present. The average value of the phase adjustment signal 54 is proportional to the phase diffe¬ rence between the data signal 50 and the clock signal 51, but, as will be seen, it is also proportional to (1- H), where H is the frequency of shifts between data bit sequences. Consequently, a reference signal 55 is produced, whose average value is proportional to the average value of the phase adjustment signal 54 in case of an ideal phase. When this reference signal 55 is combined with a phase adjustment signal 54, the result will be a differential signal which is an unambiguous expression of the phase shift from ideal phase. The actual reference signal 55 is produced on the recognition that a shift in data bit sequence may be recognized in that two successive data bits have the same logic level, and that shifts in data bit sequence will cause lacking information in the phase adjustment signal 54. The reference signal is therefore produced in that the signal assumes a logic level for a predetermined period which is smaller than or equal to the duration of a data bit when two successive data bits have the same logic level, and assumes another logic level for the rest of the time. The average value of the reference signal will thus be proportional to (1-H) where H is the frequency of shifts between data bit sequence. Fig. 4 shows a preferred embodiment of the invention. The auxiliary signal 52 is generated by means of an EXOR gate 60 by an EXOR function between data signal 50 and clock signal 51. The data bit sequences are detected with the AND gates 61 and 62 combined with a NOR gate 63. AND gate 62 detects when the negative clock phase 15 triggers a low data bit into the memory element 12, and AND gate 61 detects when the positive clock phase 14 triggers a high data bit into the memory element 13. These two states entail that the second data bit sequence is present, so a NOR function (performed in the NOR gate 63) will produce a signal which is high when the first data bit sequence is present, and low when the second data bit sequence is present (a signal corres¬ ponding to the sequence 53 in fig. 3). The phase adjust¬ ment signal 54 is produced by an EXOR function (performed in the EXOR gate 64) between the sequence signal 53 from the gate 63 and the auxiliary signal 52 from the gate 60. The reference signal 55 is produced by an EXOR function (performed in the EXOR gate 65) between output signals from the memory elements 26 and 27, U26 and U27, said output signals representing two successive data bits. Thus, the reference signal will be high when successive data bits differ, corresponding to two data bits belonging to the same data bit sequence. In case of shifts in data bit sequence two successive data bits will be uniform, which gives a low level on the refe¬ rence signal 55 for half a clock period at the frequency F/2. The reference signal 55 is normalized by means of a voltage divider 4 so that the amplitude fits with the phase adjustment signal 54 before these signals, via the differential amplifier 5, are used for controlling a two-phased voltage controlled oscillator. If the ampli¬ tude of the output voltage for the logic gates is uni¬ form, the signal 87 is to be divided by two in the vol¬ tage divider 4. Fig. 5 shows a timing diagram which illustrates an em¬ bodiment of the invention for implementation in a circuit where it is desired to phase adjust a clock signal whose frequency is one fourth of the frequency of the data signal. Like before, the auxiliary signal is generated by an EXOR function between a phase of the clock signal with a frequency F/4 and the incoming data signal with a frequency F. The data bit sequences are detected according to the same criteria as before, i.e. in response to the logic level on the data bit repre¬ sented on the input when a shift takes place in the clock signal. Since the clock frequency is F/4, it is only every other data bit 87, called detection bit hereinafter, which contributes with phase information, and which decides which data bit sequences are detected. The sequence 83 is combined with the auxiliary signal 82, like before, in that the auxiliary signal is inverted in response to the actual data bit sequence. This provides a phase adjustment signal 84 which, in addition to unambiguous phase information 90, also contains irrelevant information 91 originating from the data bits which are not used for detecting the data bit sequence. In the period of irrelevant information 91 the phase adjustment signal assumes a logic high value when the data bit following a detection bit 87 has a logic level different from the logic level of the detection bit in question. Correspondingly, the phase adjustment signal assumes a logic low value when the data bit following a detection bit 87 has a logic level corresponding to the logic level of the detection bit in question. The duration of the irrelevant information is equal to the duration of a data bit. Similar to the description of fig. 3, a reference signal is generated whose average value is proportional to the average value of the phase adjustment signal in case of ideal phase. This reference signal consists of the sum of two contributions. The first contribution 85 is proportional to (1-H) where H is the frequency of shifts between data bit sequences. The average value of the second contribution 86 is proportional to the average value of the irrelevant information 91, which is also contained in the phase adjustment signal 84. This entails that the average value of the reference signal is proportional to the average value of the phase adjustment signal in case of ideal phase difference, indendent upon data bit sequence and value of non- detection bits. Fig. 6 shows a preferred embodiment of a circuit for phase adjusting a clock signal whose frequency is one fourth of the frequency of a data signal. The generation of the auxiliary signal 82, the sequence signal 83 and the phase adjustment signal 84 is effected with a cir¬ cuit corresponding to the one shown in fig. 4, and these signals therefore correspond to the signals 52, 53 and 54 in fig. 4. The input signals for this part of the circuit are the incoming data signal DATA, two phases of the four-phased clock signal, viz. CLK and the NCLK shifted 180°, the output signal DBP from the memory ele¬ ment where the positive clock signal CLK clocks a detec¬ tion bit, and finally the output signal DBN from the memory element where the negative clock signal NCLK clocks a detection bit. The reference signal 87 is generated by using the sig¬ nals DBP and DBN as well as four parallel output signals DBPU, DBPU+1, DBNU and DBNU+1 from the demultiplexer, said output signals being accessible at the same time and accessible for a whole clock period. DBP and DBN are also separately accessible for a whole clock period, but are mutually time shifted half a clock period. The EXOR function in gate 100 between these two signals results in a signal 85' which is proportional to the ideal phase information 85, since the signal 85' is high when two successive detection bits DBP and DBN are different. The EXOR function in the gate 101 between DBPU and DBPU+1 results in a signal 86P' which is proportional to the irrelevant information occurring when the data bit imme¬ diately after a detection bit clocked by the positive clock signal CLK has another logic level than the asso¬ ciated detection bit. Likewise, the EXOR function in the gate 102 between DBNU and DBNU+1 results in a signal 86N 1 which is proportional to the irrelevant information occurring when the data bit immediately after a detec¬ tion bit clocked by the negative clock signal NCLK has another logic level than the associated detection bit. Thus, a sum function in the sum network 105 provides a reference signal 87 which is proportional to the phase adjustment signal 84 in case of ideal phase. The signal 87 is normalized in the following voltage divider 4 so that the amplitude fits with the phase adjustment signal 84 before these signals, via the differential amplifier 5, is used for controlling a four-phased voltage con¬ trolled oscillator. If the amplitude of output voltage for the logic gates is uniform, the signal 87 is to be divided by four in the voltage divider 4. Fig. 7 shows a general embodiment of the invention for use in a parallel demultiplexer, where the frequency of the incoming data signal is a multiple of twice the fre- quency of the clock signal, i.e. clock frequency =* data frequency/N, where N = 2, 4, 6, 8... The phase adjustment signal 144 is produced with a cir¬ cuit corresponding to the one used for producing the phase adjustment signal 84 in fig. 6, and the input sig¬ nals are defined in the same manner. Like in gate 100 in fig. 6, a signal is produced by the EXOR function in the gate 110 by means of two successive detection bits, DBP and DBN, said signal being propor¬ tional to the phase information in the phase adjustment signal in case of ideal phase. The other EXOR gates 120, 121 122, 130, 131... and 132 generate signals which, by summation in the sum network 140, result in a signal which is proportional to the irrelevant information. The individual signals are generated by means of the output signals of the demultiplexer, it being assumed that N- signals are accessible at the same time in a clock period. The first output signal DBPU: detection bit clocked by the positive clock signal is thus followed by (N/2-1) non-detection bit, DBPU+1, DBPU+2... and DDBPU+(N/2-l), where DBPU is compared with the respec¬ tive non-detection bits in the EXOR gates 120, 121... and 122, thereby generating for each non-detection bit whose logic level differs from the logic level of the associated detection bit DBPU a signal which corresponds to the possible irrelevant information which the non- detection bit in question has caused. Correspondingly, signals are generated in the EXOR gates 130, 131... and 132 in proportion to the irrelevant information gene¬ rated by the non-detection bits DBNU+1, DBNU+2... and DBNU+(N/2-l), and these output signals are compared with the associated detection bit DBNU. The summed reference signal 141 from the sum network 140 is thus proportional to the phase adjustment signal 144 in case of ideal phase difference, and the reference signal 141 is nor- malized in the voltage divider 4 with respect to the phase adjustment signal 144. If the amplitude of the output voltages for the logic gates is uniform, the reference signal 141 is to be divided by N in the vol¬ tage divider 4. The normalized reference signal from the voltage divider is combined with the phase adjustment signal in the differential amplifier 5 and is used for controlling an N-phased voltage controlled oscillator 145.

Claims: P a t e n t C l a i m s 1. A method of adjusting the phase of a clock generator with respect to a data signal by means of a phase locked loop, c h a r a c t e r i z e d by generating an auxiliary signal by comparing data signal and clock signal, said auxiliary signal exhibiting a disuniform representation corresponding to various data bit sequences, a first data bit sequence being characterized in that data bits are low at an outwardly extending clock flank and high at a downwardly extending clock flank, while another data bit sequence is characterized in that data bits are high at an upwardly extending clock flank and low at a downwardly extending clock flank, and detecting said various data bit sequences and co - bining them with the auxiliary signal to generate a phase adjustment signal with a uniform representation corresponding to the various data bit sequences and having an average value depending upon the phase diffe¬ rence between clock signal and data signal. 2. A method according to claim 1, c h a r a c t e r ¬ i z e d by combining the phase adjustment signal with a reference signal which represents the average value of the phase adjustment signal corresponding to ideal phase state. 3. A method according to claim 1 or 2, c h a r a c ¬ t e r i z e d by generating the auxiliary signal by an exclusive-or-operation between the data signal and the clock signal. 4. A method according to claims 1-3, c h a r a c ¬ t e r i z e d by generating the adjustment signal by inverting the auxiliary signal when the first data bit sequence is present, while it is not inverted when the second data bit sequence is present. 5. A method according to claims 2-4, where the clock frequency is half the data bit frequency, c h a r a c ¬ t e r i z e d by generating the reference signal so that the signal assumes one logic level in a predeter¬ mined period which is smaller than or equal to the du¬ ration of one data bit when two successive data bits have a uniform logic level, and assumes another logic level for the rest of the time. 6. A method according to claims 2-4, where the fre¬ quency of the data signal is a multiple of two (N) times the frequency of the clock signal, where data bits arriving while the clock signal changes logic level are called detection bit below, and where N/2-1 data bits arriving between two successive detection bits are here¬ inafter called a packet of non-detection bits associated with the immediately preceding detection bit, c h a ¬ r a c t e r i z e d by generating the reference signal by combining the following signals: a first signal which assumes a first logic level in a predetermined period which is smaller than or equal to the duration of half a clock period when the two last-incoming detection bits have a diffe¬ rent logic level, and which assumes a second logic level for the rest of the time, and a second signal which, for a predetermined period smaller than or equal to a whole clock period, assumes a value proportional to a plurality of non- detection bits in the predetermined period, said non-detection bits having a logic level different from the logic level of the detection bit asso¬ ciated with the packet. 7. A method according to claims 2-5, where the clock frequency is half the data bit frequency, and where the frequency of the clock generator is controlled by means of the adjustment signal in a phase-locked loop, c h a ¬ r a c t e r i z e d by using the reference signal for adjusting the loop gain in the phase-locked loop.

Inventors: NORDBY RASMUS, NORDBY, RASMUS
Applicants: NORDISKE KABEL TRAAD, NKT A/S
Application year: 1989
Main classification: H04L7
IPC codes: H04L7