Image processing apparatus and method

Abstract: An image processing apparatus includes first (1) and second (19) input units for inputting an image data, a memory (15, 16) for storing first image data input by the first or second input unit, and a processor for processing second image data input by the first or second unit using the image data stored in the memory.

Description: BACKGROUND OF THE INVENTION : Field of the Invention The present invention relates to an image processing apparatus and, more particularly, to an image processing apparatus and method, which can achieve various image edit functions and image modifying functions upon output of an image by digital processing of an input image. Related Background Art A digital color copying machine has become popular. In this digital copying machine, a color original is color-separated, and the color-separated original data are read in units of pixels. The read image data are subjected to digital processing, and the digital data are output to a color printer to obtain a digital color hard copy. Since a copying machine of this type has an advantage that image data can be digitally processed, various image processing functions are attained. For example, an output position of an image is moved (Fig. 1 1 ○), a desired image area is extracted (Fig. 1 2 ○), a color in only a desired area is changed (Fig. 1 3 ○), and one of two areas on an original table is inserted and synthesized in other area (Fig. 1 4 ○) Thus, an application range of such a copying machine in the field of a so-called color copy is increasingly widened. Therefore, upon combinations of various functions, the digital copying machine can be easily applied to color planning reports, advertising posters, sales promotion samples, graphic designs, and the like. The above-mentioned functions are realized by (1) moving, (2) deleting, (3) changing a color of, and (4) synthesizing a color image in a rectangular area in units of areas, and have become popular. Advertising posters or the like often require further image processing and modifying functions, as shown in Fig. 2. For example, a color image is colored in the form of characters 1 ○, characters are framed 2 ○, and a specific pattern is superposed on a color image to obtain a special effect 3 ○, and so on. In order to obtain these images, a large-scale printing apparatus must be used. Meanwhile, in the printing apparatus, a character plate to be overlaid must be separately formed, and must be overlaid with high precision to perform re-exposure, resulting in cumbersome operations. As a result, considerable cost and time are required. In recent years, an electronic process system or a total scanner system in which a character or photograph plate is electronically scanned and read to be fetched in a computer, and fetched data are displayed on a monitor screen and can be subjected to various edit operations on a memory plane is available. However, such a system is very expensive and large in size, and cannot be adopted in an office, e.g., a small design office. Therefore, such office workers must place an order to a print shop, and cost of image output is considerably increased. The present invention has been made in consideration of the above situation, and has as a concern to provide an image processing apparatus and method, which can alleviate the conventional problems. GB Patent Specification GB-A-2194704 and European Patent Specification EP-A-0,269,334 disclose image processing apparatus on which read image data can be combined with external image data. However neither of these references discloses the characterising portions of claims 1 and 9. According to a first aspect of the present invention, there is provided an image processing apparatus as set out in claim 1. According to a second aspect of the present invention there is provided an image processing method as set out in claim 9. Aspects of the present invention will become apparent from the following description of the embodiments and appended claims taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS : Figs. 11 ○ to 14 ○ are views for explaining conventional functions; Figs. 21 ○ to 23 ○ are views for explaining functions as the object of the present invention; Fig. 3 is a block diagram showing the overall arrangement of the present invention; Fig. 4 is a view for explaining a color balance adjustment circuit; Figs. 5A to 5G are circuit diagrams and charts for explaining an enlargement/reduction circuit; Fig. 6 is a circuit diagram for explaining a binarizing circuit; Fig. 7 is a diagram for explaining a memory circuit; Fig. 8 is a timing chart of the memory circuit; Fig. 9 is a view for explaining the operation of the memory circuit; Figs. 10A to 10C are circuit diagrams and a table for explaining a processing and modifying circuit; Figs. 11A to 11D are views for explaining the functions of the present invention; Fig. 12 is a circuit diagram of an image calculating circuit; Figs. 13A to 13C are views for explaining the image calculating circuit; Figs. 14A to 14F are charts and a circuit diagram for explaining an area signal generating circuit; Fig. 15 is a plan view for explaining a digitizer; Figs. 16A and 16B are a circuit diagram and a table for explaining a masking, under color removing, and black extracting circuit; Figs. 17A to 17C are views for explaining the operation of the present invention; Fig. 18 is a view for explaining area designation; Fig. 19 is a flow chart of a memory fetch operation; and Figs. 20A-1 and 20A-2 are flow charts of a copying operation. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS : An embodiment of the present invention will be described below with reference to Figs. 3 to 20A-2. Fig. 3 is a block diagram of a digital color copying machine according to an embodiment of an image processing apparatus of the present invention. A color original on an original table (not shown) to be read by a CCD 1 is color-separated into R (red), G (green), and B (blue) color components. The R, G, and B color components are input to an analog signal processing circuit 2 as analog signals 500, 501, and 502, respectively. The circuit 2 amplifies the input color signals to predetermined levels, and outputs signals 503, 504, and 505 to an A/D converter 3, so that these signals are converted to digital data. A shading correction circuit 4 is a circuit for correcting and uniforming a variation in sensitivity of an optical system and sensors in a reader unit (not shown). Signals 509, 510, and 511 which are subjected to digital level correction in the circuit 4 are input to a masking, under color removing (UCR), and black extracting circuit 6 through a LOG converter 5. Fig. 16A is a circuit diagram of the masking, UCR, and black extracting circuit. As is well known, a masking calculation is performed by: Coefficients a 11 to a 13 , b 11 to b 13 , and c 11 to c 13 are respectively preset in registers 79-1 to 79-4, 80-1 to 80-4, and 81-1 to 81-4 allocated in a CPU 20. The coefficients are selected by signals 570 to 572 from an I/O port 23 in correspondence with a print-out color. For example, when Y is output, (570, 571, 572) = (1, 0, 0) is set. Selectors 82, 83, and 84 respectively select the coefficients a 11 , a 12 , and a 13 . Therefore, Y O given by the following equation appears at an output 515 in Fig. 16A: Y O = a 11 Y + a 12 M + a 13 C - (aK + b) (for K = min(Y, M, C)) For a monochrome output, (570, 571, 572) = (1, 1, 1) is set, and a signal MONO given by the following equation is output: MONO = 1/3Y + 1/3M + 1/3C - (aK + b) (a = b = 0 is preferable in this case) A color balance adjustment circuit 7 can control gradation characteristics of image data corresponding to Y (yellow), M (magenta), C (cyan), and Bk (black) color components, which are frame-sequentially output. As shown in Fig. 4, the circuit 7 comprises LUTs (look-up tables) 7-Y, 7-M, 7-C, and 7-Bk corresponding to the Y, M, C, and Bk components, respectively. The LUTs 7-Y, 7-M, 7-C, and 7-Bk are frame-sequentially switched in response to signals 533 and 534 from the I/O port 23 under the control of the CPU 20. Since each LUT comprises a RAM (random-access memory), data Y 1 to Y n , M 1 to M n , C 1 to C n , and Bk 1 to Bk n can be arbitrarily rewritten by the CPU 20. An enlargement/reduction circuit 14 performs thinning processing and interpolation processing of image data in the main scanning direction of an image, and can also move an image. In Fig. 5A, each of FiFo memories 25 and 26 has a memory capacity corresponding to one main-scanning line, e.g., 16 (pels/mm) x 297 (mm: the length of an A4 size sheet) = 4,752 pixels. As shown in Fig. 5B, memory write access is performed during a period of AWE or BWE = "Lo", and memory read access is performed during a period of ARE or BRE = "Lo". When ARE = "Hi", the output of the memory A is set in a high-impedance state, and when BRE = "Hi", the output of the memory B is set in a high-impedance state. Therefore, the outputs from the memories are wired-OR to output data Dout 517. In each of the FiFoA and FiFoB memories 25 and 26, an internal pointer is incremented by write (W) and read (R) address counters 30 and 31 (Fig. 5C) which are operated by clock signals WCK and RCK. As is well known, therefore, when a clock signal CLK from which a video data transfer clock VCLK 526 is thinned by a rate multiplier 27 is input as the clock signal WCK and the clock signal CLK from which no VCLK 526 is thinned is input as the clock signal RCK, data input to this circuit is reduced when it is output. When the clock signals contrary to the above signals are input, input data is enlarged when it is output. Read and write access operations of the FiFoA and FiFoB memories are alternately performed. In each of the FiFo memories 25 and 26, the W and R address counters 30 and 31 update their counts in response to a clock signal during an enable "Lo" interval of enable signals (WE 535 and RE 536), and are initialized when a signal RST (537) = "Lo". As shown in Fig. 5D, after the signal RST (in this embodiment, a main-scanning sync signal HSYNC is used), AWE = "Lo" (the same applies to BWE ) is set during an interval corresponding to m pixels from an (n 1 )th pixel to write pixel data, and ARE = "Lo" (the same applies to BRE ) is set during an interval corresponding to m pixels from an (n 2 )th pixel to read out pixel data, so that data are moved like WRITE data → READ data shown in Fig. 5D. In this manner, when generation positions and intervals of the signals AWE (and BWE ) and ARE (and BRE ) are varied, an image can be arbitrarily moved in the main scanning direction, as shown in Figs. 5E and 5F. As shown in Fig. 5G, the clock signal WCK or RCK is combined with thinning processing, so that control for varying a magnification of an image and moving the image can be easily realized. The signals AWE , ARE , BWE , and BRE input to this circuit are generated by an area signal generating circuit shown in Fig. 14D, as will be described later. An enlargement/reduction circuit 14 has the same arrangement as described above. Color image data 517 output from the enlargement/reduction circuit 8 is input to one input A of a selector 10. The other input B of the selector is connected to the output of a FiFo memory 18 (546). A signal 546 is image data which is input from an external apparatus to the apparatus of this embodiment through an interface circuit 19. When a switching signal 547 is set "Hi", the selector 10 selects the A input; when it is set "Lo", selects the B input, i.e., an external input signal. Then, the selector 10 outputs the selected signal as a selector output 518. The output 518 is input to a binarizing circuit 11, and is binarized. In this case, when a binarization control signal 527 output from an area signal generating circuit 17 is set "Hi", the binarizing circuit 11 binarizes input image data, and supplies a binary output 547 to a memory circuit 15; when the signal 527 is set at "Lo", the binary output 547 is kept "Lo", and no binary signal is output to the memory circuit. Fig. 6 shows the binarizing circuit 11 in detail. The image input 518 is directly output as output data 519, and is also input to an input terminal of a comparator 32. The data input to the comparator 32 is compared with a numerical value (slice level) set in a programmable latch 33 by the CPU 20, thus outputting a binary output 548. The output 548 is ANDed with the signal 527 in an AND gate 34. Therefore, as described above, only when the area signal 527 is set "Hi", a binary output is validated. The memory circuit 15 will be described below. The memory circuit 15 stores the binary signal 547 for one page of an image. Since the apparatus of this embodiment processes an A3-sized image at 16 pels/mm, the memory circuit 15 has a capacity of 32 Mbits. Fig. 7 shows the memory circuit in detail. Note that a multivalue memory circuit 16 has substantially the same arrangement as that of the memory circuit 16 except that input data D IN and output data D OUT are multibit data, and a main-scanning data enable signal HE is replaced with a signal 530. Therefore, the following description also applies to the memory circuit 16. Input data D IN 547 is gated by an enable signal HE 528 in a memory write mode, and is input to a memory 37 when a W/ R 1 output of the I/O port 23 controlled by the CPU 20 is set "Hi" in the write mode. At the same time, addresses corresponding to a storage operation of image data are generated by a V address counter 35 for counting main-scanning (horizontal scanning) sync signals HSYNC 525 in response to the vertical sync signals VSYNC 524 of an image to generate vertical addresses, and an H address counter 36 for counting transfer clock signals VCLK 526 in response to the signals HSYNC 525 to count horizontal addresses. In this case, for a memory WR input (write timing signal) 550, a clock signal in phase with the clock signal VCLK 526 is input as a strobe signal, and input data Di are sequentially stored in the memory 37 (Fig. 8). When data are read out from the memory 37, the control signal W/ R 1 is set "Lo", so that output data D OUT can be read out in the same manner as described above. Note that both the data write and read access operations are performed in response to the signal HE 528. For example, when the signal HE 528 is set "Hi" at an input timing of data D 2 and is set "Lo" at an input timing of data D m , as shown in Fig. 8, only image data D 2 to D m are input to the memory 37, and data D 0 and D 1 and data D m+1 and thereafter are not written but data "0" are written instead. The same applies to read access. That is, data "0" is read out during a period other than an "Hi" interval of the signal HE. The signal HE is output from the area signal generating circuit 17 (to be described later). For example, when a character original A shown in Fig. 9 is placed on an original table, if the signal HE is generated as shown in Fig. 9 in write access of binary signals, a binary image of only a character portion can be written in the memory, as indicated by A′ in Fig. 9. Similarly, image data can be written in the memory while deleting unnecessary characters. A processing and modifying circuit 12 will be described below. Fig. 10A is a block diagram of the processing and modifying circuit using binary image signals in the apparatus of this embodiment. Color image data 519 input from an image data input unit are input to a V input terminal of a 3-to-1 selector 45. A n of a lower-bit portion (A n , B n ) 555 of data read out from a memory 43 is input to the input terminal A of the 3-to-1 selector 45, and B n is input to the input terminal B after they are latched by a latch 44 in response to the clock signal VCLK 526. Therefore, one of data V, A, and B is output to an output terminal Y of the selector 45 on the basis of select inputs X 0 , X 1 , J1, and J2 (520). Data X n is upper 2 bits of data in the memory, and serves as a mode signal for determining one of processing and modifying modes. A code signal 529 is output from the area signal generating circuit 17, and is switched in synchronism with the clock signal VCLK 526 under the control of the CPU 20 to be input to the memory 43 as an address signal. More specifically, when (X 10 , A 10 , B 10 ) = (01, A 10 , B 10 ) is written in advance at, e.g., an address "10" of the memory 43, and data "10" is assigned to the code signal 529 between points P and Q and data "0" is assigned thereto between points Q and R in synchronism with scanning of a main-scanning line 1, as shown in Fig. 11B, data X n = (0, 1) is read out, and data (A 10 , B 10 ) is latched and output as (A n , B n ) during a period between P and Q. Fig. 10C shows a truth table of the 3-to-1 selector 45. As shown in Fig. 10C, (X 1 , X 0 ) = (0, 1) corresponds to a case (A). If J1 = "1", the A input can be output to an output terminal Y, i.e., the constant A 10 can be output to the output terminal Y; when J1 = "0", the V input can be output to the output terminal Y, i.e., input color image data can be output to an output terminal 520. In this manner, so-called butt-to-line character synthesis of a character portion having a value (A 10 ) with respect to a color image of an apple can be realized, as shown in Fig. 116. Similarly, when (X 1 , X 0 ) = (1, 0) is set and a signal J1 shown in Fig. 11C is input as a binary input 554, a signal J2 shown in Fig. 11C is generated by FiFo memories 47 to 49 and a circuit 46 (Fig. 10B) (color window processing). According to the truth table shown in Fig. 10c, a framed character is output in an image of an apple, as shown in Fig. 11C (framed character processing). Similarly, in Fig. 11D, a rectangular area in an apple is output at a density of (B n ), and a character is output at a density of (A n ). Fig. 11A shows a case of (X 1 , X 0 ) = (0, 0), i.e., control wherein no processing is performed by binary signals for any changes in signals J1 and J2. The pulse width of the signal J2 is extended by 3 x 3 pixels, as shown in Fig. 10B. When a hardware circuit is added, an extended width can be easily increased. Fig. 12 shows an image calculating circuit 13. The circuit 13 receives an image data input 520 V IN , and data M IN 562 read out from the multivalue memory circuit 16. Assuming that α, β, and γ are respectively set in coefficient latch data 54, 55, and 56 by a CPU bus 532, when a signal 531 is set "Hi", the A input of a selector 57, i.e., V OUT given by the following equation is output: V OUT = αV IN + βM IN + γ On the other hand, when the signal 531 is set "Lo", the B input, i.e., the input data V IN 520 is directly output (since the operation of the memory circuit 16 has already been described above with reference to Fig. 7, a description thereof will be omitted here). Therefore, for example, a pattern shown in Fig. 13B is written in advance in the memory circuit 16 from the original table or through the interface circuit 19 → the FiFo memories, and an original as shown in Fig. 13A is placed on the original table. Then, when an image is output while the signal 531 is set "Hi", an image with a texture can be obtained. In this manner, since the multivalue memory circuit 16 is arranged in addition to the binary memory circuit 15, a user can enjoy a variety of image processing operations. In addition, various image calculations are available, e.g., a texture effect obtained by density modulation, synthesis of multivalue image data to a portion of an image, and the like. Figs. 14A to 14F are views for explaining the area signal generating circuit 17. An "area" indicates a hatched portion as shown in Fig. 14E, and is distinguished from other areas by, e.g., a signal AREA shown in the timing chart of Fig. 14E for every interval A → B in the sub-scanning direction and for every line. Each area is designated by a digitizer 58 shown in Fig. 3. Figs. 14A to 14D show an arrangement capable of obtaining a large number of area signals with a programmable generation position, duration of an interval, and number of intervals by the CPU 20. This arrangement includes two n-bit RAMs (60 and 61 in Fig. 14D) to obtain, e.g., n area signals AREA0 to AREAn so that one area signal is generated by one bit of a RAM which can be accessed by the CPU. In order to obtain the area signals AREA0 and AREAn shown in Fig. 14B, data "1" is set at bits "0" of addresses x 1 and x 3 of the RAM, and data "0" are set at bits "0" of the remaining addresses. On the other hand, data "1" is set at bits "n" of address "1", x 1 , x 2 , and x 4 , and data "0" is set at bits "n" of the remaining addresses. When data in the RAM are sequentially read out in synchronism with a given clock with reference to the signal HSYNC, data "1" is read out at addresses x 1 and x 3 , as shown in Fig. 14C. Since the readout data is input to both the J and K terminals of J-K flip-flops 62-0 to 62-n, the output of each flip-flop changes from "0" to "1" and vice versa when a toggle operation is performed, i.e., when data "1" is read out from the RAM and a signal CLK is input, and an interval signal like AREA0, i.e., an area signal is generated. When data = "0" is set for all the addresses, no area interval is generated, and no area is set. Fig. 14D is a circuit diagram of this arrangement including the RAMs 60 and 61 described above. In order to switch the area interval at high speed, memory write access for setting different areas is performed for the RAM B 61 by the CPU 20 (Fig. 3) while data read access is performed for the RAM A 60 in units of lines. In this manner, generation of intervals and memory write access from the CPU are alternately switched. Therefore, when a hatched area shown in Fig. 14F is designated, RAMs A and B are switched like A → B → A → B → A. If (C 3 , C 4 , C 5 ) = (0, 1, 0) is set in Fig. 14D, a counter output counted in response to the signal VCLK is supplied as an address to the RAM A 60 through a selector 63 (Aa) to enable a gate 66 and to disable a gate 68, thus reading out data from the RAM A 60. The readout n-bit data having a total bit width are input to the J-K flip-flops 62-0 to 62-n, thus generating interval signals AREA0 to AREAn in accordance with preset values. Data write access to the RAM B from the CPU is performed by an address bus A-Bus, a data bus D-Bus, and an access signal R /W during this interval. Contrary to this, when interval signals are to be generated based on data set in the RAM B 61, (C 3 , C 4 , C 5 ) = (1, 0, 1) can be set to perform the same operation. Thus, data write access from the CPU to the RAM A 60 can be performed. The digitizer 58 is used to designate an area, and inputs a coordinate position designated from the CPU 20 through the I/O port. For example, when two points A and B are designated in Fig. 15, coordinates of A (X 1 , Y 2 ), and B (X 2 , Y 1 ) are input. Control for obtaining an image edited and processed as shown in Fig. 17C from a character original shown in Fig. 17A and a color original shown in Fig. 17B will be described below. An original shown in Fig. 17A is placed on the digitizer 58, and a desired area is input. More specifically, when six positions (X 1 , Y 1 ) to (X 6 , Y 6 ) are designated, as shown in Fig. 18, the CPU 20 inputs the corresponding coordinates from an I/O port 59, and stores them in a RAM 22 (S1 and S2). A processing mode is set for areas ("1" to "3"). Referring to Fig. 11, in this case, area "1" = B mode, area "2" = D mode, and area "3" = C mode. The modes are set by an operation panel (not shown (S3 to S5). Thereafter, a character original is placed on the original table, and a read operation is started. This operation may be started by using a copy button. The CPU 20 sets a line count corresponding to Y 1 for a timer counter 85, and the timer is started. Thus, when a sub-scanning operation reaches the position of Y 1 , an interrupt signal 575 is generated for the CPU 20. At this time, X 1 and X 2 are set in the memories (RAMs) 60 and 61 shown in Fig. 14 so that the area signal generating circuit 17 generates a signal 527 for enabling binarization, and a signal HE 528 for enabling write access to the memory, as shown in Figs. 8 and 9. The signals are kept set until the counter completes counting of the number of lines corresponding to a count value (Y 2 - Y 1 ). After count-up of the counter, the counter is reset (S7 to S11). Steps S7 to S11 are repeated for the respective areas, so that a desired binary image is stored in the memory 37 (Fig. 7). Thereafter, binary image data which is stored until power-off of the apparatus is then used for character processing and modifying operations of a color image. An original shown in Fig. 17B is placed on the original table, and a copying operation is started. In the preset modes, for example, the area "1" is subjected to butt-to-line processing with a character color of Y (yellow); the area "2", white rectangular frame processing with a character color of M (magenta); and the area "3", white frame processing with a character color of C (cyan). In this case, if addresses "1", "2", and "3" are respectively assigned to the areas "1", "2", and "3", the address "1" is controlled to write X 2 = (0, 1), A 2 = 255 (maximum density), and B 2 = an arbitrary value during output of a yellow image or A 2 = 0 (white) and B 2 = an arbitrary value during output of other colors; the address "2", X 3 = (1, 1), A 3 = 255 (maximum density), and B 3 = 0 (white) during output of a magenta image, or A 3 = B 3 = 0 (white) during output of other colors; the address "3", X 4 = (1, 0), A 4 = 255 (maximum density), and B 4 = 0 (white) during output of a cyan image, or A 4 = B 4 = 0 (white) during output of other colors in units of colors. More specifically, when a copy key is ON (S10), yellow image formation is started. In this case, predetermined modes are set for the areas "1" to "3", and data is set in the RAMs 60 and 61 so that "1" is input as an address of a memory during an interval from position X 1 to X 2 in the main scanning direction by the area generating circuit 17 when a scanning operation reaches Y 1 (S17). Similarly, data are sequentially set in the memories so that predetermined codes "0", "2", and "3" are generated at the positions of Y 2 to Y 6 (S18 to S26). When the scanning operation is completed, magenta image formation is started. In step S28, data for magenta are set for the area "2", and the same operations as in yellow image formation are repeated in steps S15 to S26 until the magenta image formation is completed in step S29. Similarly, a cyan image is formed in steps S31 and S32, and a black image is formed in steps S34 and S35, thus completing output of one color image. In this embodiment, a character is painted in a single color, and a frame is in white. However, any color can be realized by changing data set in A n and B n in the memory 43. Image data input from an external device in synchronism with the vertical sync signal 524, the horizontal sync signal 525, and the signal VCLK 526 can be binarized and fetched in the memory circuit 15 in the same manner as in the above-mentioned steps (Fig. 19) since it coincides with the timing (Fig. 8) of an image input from the original table through the CCD by setting the signal 547 to "Lo" through the I/O port 23 to select the B terminal of the selector 10 in Fig. 3. Therefore, the same effect as in Fig. 17 can be obtained. As described above, according to the embodiment of the present invention, an image input unit or processing unit of a digital color copying machine comprises a means for reproducing monochrome signals based on color-separated R, G, and B color component signals and binarizing the reproduced signals, a memory means for storing the binary image data for at least a predetermined area, and a means for reading out the stored binary image data in synchronism with reading of a color image. When substitution of color image data by the binary data is independently controlled in units of colors in synchronism with reading and outputting of each color image, various image/character edit functions, which cannot be realized by a color image input/output apparatus based on a conventional real time image input/output method can be realized by an inexpensive, simple apparatus. According to the present invention, as described above, a convenient character/image edit function can be effectively realized in units of colors without using a complicated printing process or an expensive system, thus improving a throughput of an output. In the above embodiment, a color printer 15 for outputting an image using output data 522 of the enlargement/reduction circuit 14 may be one which can output a color image, such as a color laser beam printer, a color ink-jet printer, a color dot printer, a color thermal transfer printer, a cycolor printer, and the like. An external device connected to the interface circuit 19 may be a device which can output image data, such as an SV camera, a video camera, a computer, another image reading means, and the like. Since image data input from the interface circuit 19 can be stored in either the binary memory circuit 15 or multivalue memory circuit 16, various image data sources may be used as compared to a case wherein an input means is limited to a reader (CCD 1), thus realizing a variety of image processing operations.

Claims: An image processing apparatus comprising: reading means (1) for scanning an original and generating a plurality of color component data; converting means (11) for converting the color component data into first binary image data, and memory means (15) for storing the first binary image data; and receiving means (19) for receiving from an external device image data representing a second original image which is used as second binary image data; characterised in that said apparatus further comprises processing means (12) for synthesising the first original represented by the first binary image data or the second original image with a third original image represented by color component data also generated by said reading means, said processing means including a first selector (10) for making a selection between the first and second binary image data, and a second selector (45) for making a selection between the output of the first selector and the colour component data of the third original image, whereby the final output of the processing means can comprise the third original image modified by synthesis with a selected one of both said first and second original images. Apparatus according to claim 1, wherein the processing means additionally includes a color memory (43) providing an output to said second selector so that a selected color stored in said memory can be introduced into the final output. Apparatus according to claim 1 or claim 2, further comprising: designating means (58) for designating a predetermined area of an image represented by the color component data generated by said reading means; and wherein said processing means processes the color component data in the area designated by said designating means. Apparatus according to claim 3, wherein said designating means are capable of designating a plurality of rectangular areas. Apparatus according to claim 4, wherein said designating means comprises a digitiser. Apparatus according to any one of the preceding claims, wherein said reading means includes a CCD line sensor for reading an original image and generating a plurality of color component data in units of pixels. Apparatus according to claims 1 to 6, wherein said image processing apparatus comprises a digital color copying machine for frame-sequentially outputting an image. Apparatus according to claim 7, wherein said image processing apparatus is a laser beam printer. An image processing method comprising the steps of: utilising reading means (1) to scan an original and generate a plurality of color component data; converting the color component data into first binary image data, and storing the first binary image data in memory means (15); and receiving from an external device image data representing a second original image which is used as second binary image data; characterised in that said method further comprises the step of: synthesising the first original represented by the first binary image data or the second original image with a third original image represented by color component data also generated by said reading means, said processing including making a first selection between the first and second binary image data, and a second selection between the output of the first selector and the colour component data of the third original image, whereby the final output of the processing means comprises the third original image modified by synthesis with a selected one of both said first and second original images.

Inventors: ICHIKAWA HIROYUKI, IKEDA YOSHINORI, KATO KOICHI, KURITA MITSURU, SUZUKI YASUMICHI, ICHIKAWA, HIROYUKI, IKEDA, YOSHINORI, KATO, KOICHI, KURITA, MITSURU, SUZUKI, YASUMICHI
Applicants: CANON KK, CANON KABUSHIKI KAISHA
Application year: 1989
Main classification: H04N1
IPC codes: G06T1, H04N1