Data processor system and video processor system provided with such a data processor system

Abstract: The invention describes a data processor system having at least one arithmetic/logic processor element and at least one memory processor element which can be coupled in circuit by means of a crossbar matrix. The arithmetic/logic pro­ cessor element is provided with an ALU (ALE) and a program memory (132). The ALU has an input for instructions (I). The instructions can be made up of data from the program memory and data from the crossbar matrix via a channel (130) specifically present for the purpose.

Description: The invention relates to a data processor module comprising an array of elements, to wit, at least one arithmetic-logic processor element, and at least one memory element, said data processor module furthermore comprising a reconfigurable crossbar switch that retrocouples outputs of said elements to inputs of said elements and also comprising external input means to said crossbar switch and output means from said crossbar switch, wherein such arithmetic-logic processor element has a first, a second and a third data input track connectable to said reconfigurable crossbar switch, an arithmetic-logic unit, and a program memory for storing instructions. The article entitled "Warp Architecture and Implementation" by M. Annaratone et al from the "13th Annual symposium on computer architecture, June 1986, Tokyo (Japan)" discloses a systolic array computer (Warp)" in which a row of processor units is present and each processor unit is provided with at least one arithmetic and logic processor element and at least one memory processor element, a crossbar switch furthermore being present to which, via a buffer circuit, input signals for a processor unit and output signals from the processor elements belonging to the respective processor unit can be fed and from which input signals for processor elements belonging to said processor unit and output signals from said processor unit can be obtained. The arithmetic and logic processor element is provided in the usual manner with an ALU in order to be able to execute diverse arithmetic and logic operation, a separate arithmetic processor element (multiplier) being present to execute multiplications. From the point of view of simplicity, it is desirable to define beforehand in the programs in the respective program memories at which instant which operations take place in the processor elements; more particularly, this is desirable if the data processor system is used in installations operating on a real-time basis, such as, for example, video processor systems. A condition for this is, however, that the programs are formed by fixed cycles of branch-free instructions as a results of which the latter do not make any conditional operations possible. This is found to be a serious drawback which appreciably limits the possible applications of the data processor system. The object of the invention is to provide a data processor system in which, while retaining programs formed by a fixed cycle of branch-free instructions in the respective program memories, conditional operations can nevertheless be executed. According to the invention, said arithmetic-logic processor element comprises a combinatorial element fed by an output of the program memory for receiving a first instruction word and fed by the third data input track for receiving at least a second instruction word part and being arranged for assembling from said first word and second word part received together an output instruction word for the ALU executable on actually received data words on the first and/or second input data track. The invention makes it possible that, in addition to the usual input of instructions from the program memory to the ALU, there is now also the possibility of replacing instruction parts by data word parts which are derived from data words fed in from the crossbar switch and even to modify said data word parts controlled from the program memory. With the aid of the instruction parts determined by the data words fed in from the crossbar switch, conditions can be created which result in the execution of conditional operations in the ALU. By itself, US-A-4,179,731 discloses various aspects of the preamble. In particular, a decoder may control various switches for selectively transmitting one of their two input informations. The output of one such switch is stored for subsequent controlling of the ALU. In line with the present invention, this offers additional variability than would correspond to the sequence of micro-instructions from a single ROM. However, the reference teaches only selection between informations before storage in the control register, but not assembling in this control register. Moreover, the reference has no crossbar, and, in general, is less flexible than the present invention with retaining high speed processing features. The data processor system described in the introduction may have an architectural hierarchy in three levels, viz. data processor units, processor modules and processor elements. As a result of this, a multiplicity of operations can be executed simultaneously. Data processors can be connected in a series, a parallel and/or a fed-back configuration. Each data processor unit may be provided with several, preferably three, processor modules and is preferably constructed as a separate integrated circuit. Each processor module may comprise several, for example three, arithmetic and/or logic processor elements and several, for example two, memory processor elements, while a gate processor element is furthermore present in addition at the input or the output of the processor module. The crossbar switch which can be formed by the input circuits of the processor elements. Each processor element has its own control element with associated program memory. Stored in the program memory is a fixed cycle of branch-free instruction words, for example a maximum of sixteen, for controlling the operations in the respective processor element. The same cycle of instruction words is always generated in each of the program memories; said cycles may have a different length for the different program memories. By means of a reset signal it is possible to achieve the result that the first instruction words of the respective cycles of all the program memories are generated at one and the same instant. The crossbar matrix is controlled from the program memories belonging to a processor module. If the program memory is formed by a RAM memory, this is loaded in an initiation process. With the exception of the initiation bus necessary therefore, no further control bus is present in the data processing units, apart from a reset signal conductor which may, however, be assigned to the initiation bus. Conflicts may arise as a result of the nature of the crossbar matrix and the programming of the various processor elements; if, for example, information which is intended for one and the same input of a processor element appears at the output of two processor elements at the same time, such a conflict is produced. An effective solution for such conflicts is given in US Patent 4,521,874 in which a buffer register is provided at each of the switch points of a crossbar matrix. This solution is relatively expensive and takes up a large chip surface. In another solution, each processor module comprises as many so-called silo registers as the crossbar matrix has outputs; the data is written into said silo registers in a fixed sequence but is read out in a sequence determined by the program in the program memory of the respective processor element. As a result of this, the drawback of the solution in the abovementioned US patent is avoided, although flexibility is to some extent lost. The arithmetic and/or logic processor element may be provided with two shift units (for example "barrel shifters") in which the data words fed in from the crossbar matrix can be subjected to a shift operation and from which the output data words are fed to the first or second data input respectively of the ALU in the respective processor element. In a particular embodiment according to the invention, the arithmetic and/or logic processor element comprises a third shift unit in which data word parts which are fed to the combinatorial network are selected from the data words fed in from the crossbar matrix. The invention also makes it possible to make the arithmetic and/or logic processor elements suitable for executing conditional operations without the program in the program memory of the arithmetic and/or logic processor elements losing its cyclic and unbranched nature and becoming more comöplicated. After the description of the figures, there follow diverse examples of such conditional operations. The invention further relates to a video processor system for processing video signal samples on a real-time basis, provided with a data processor system as described above, in which the clock device for controlling the data processor units has a frequency which has a fixed relationship to the frequency with which the video signal samples are obtained. Further attractive aspects are set out in sub-claims. BRIEF DESCRIPTION OF THE FIGURES The invention will now be explained in more detail with reference to the accompanying drawings, in which: Figure 1 shows an example of a data processor system according to the invention; Figure 2 shows an example of the structure of one signal processor unit; Figure 3 shows a possible structure of one single processor module; Figure 4 shows an embodiment of an arithmetic and/or logic processor element of a processor module; and Figure 5 shows a specific exemplary embodiment of the combinatorial network. DESCRIPTION OF A PREFERRED EMBODIMENT Figure 1 gives an example of a data processor system according to the invention. Data presented in digital form appears at the input 2 thereof. Said data is distributed over two inputs by a demultiplexer 6 according to a predetermined distribution. As a result, each substream of data words can be processed at a lower frequency than that at which the complete stream of data words is fed in. Connected to the uppermost output of the demultiplexer 6 is a data processor unit 8 which executes a first operation. The results are fed via two outputs to a data processor unit 10 and, via one of these two, in addition to a data processor unit 12. The results from the data processor unit 12 are also processed in the data processor unit 10. The output of the data processor unit 10 is connected to a data processor unit 14. From the latter, operation results appear on two outputs of the data processor unit 14. The results from the lowermost output are fed back to the data processor unit 8, as a result of which a recursive operation becomes possible. The uppermost output of the data becomes unit 14 is connected to a data processor unit 18. The lowermost output of the demultiplexer 6 is connected to a data processor unit 20. The data processor units 18 and 20 are connected to each other bidirectionally. In this manner, the two parts of the input signal can be processed in different manners, a recorrelation being possible as a result of this mutual connection. The results of the process executed in the entire data processor system appear at the outputs of the data processor units 18 and 20. Obviously, the diverse data processor units can be connected in all the other kinds of possible series, parallel and/or fed-back configurations. Moreover, it is possible to make the data processor units communicate with separate memories. It is also possible to provide A/D or D/A converters respectively at the input and outputs, for instance, for use in a video processor system in which the signals fed in are formed by video signals which are then sampled and digitalized at a frequency which has a fixed relationship to the clock frequency of the data processor system, it then being possible for the outputs to be fed to display and/or image recording means. The abovementioned memories with which the data processor units are able to communicate, can then be used, for example, as a frame memory. Figure 1 furthermore indicates two more subsystems 28 and 30 for providing the general control. The subsystem 28 forms a clock device in which clock signals are generated to control the abovementioned units. The subsystem 30 forms a system control device and may, for example, execute reprogramming operations on the respective data processor units. The subsystems 28 and 30 are connected to each other bidirectionally. The subsystem 30 has at the same time the facility (not shown in the figure) for receiving signals from outside the system, for example, to initiate the said reprogramming. For the sake of simplicity, the further connections of the subsystems 28 and 30 are not depicted. Figure 2 gives an example of the structure of one single data processor unit. Such a data processor unit is realised as one integrated circuit (chip) in CMOS technology, the processor modules surrounded by a broken line being controlled, in this exemplary embodiment, by a 27MHz clock signal. Within the data processor unit there are three processor modules 32, 34 and 36 which are directly connected to each other bidirectionally. Although this will also be advantageous with a larger number of processor modules it will not always be realisable because, as the number of processor modules increases, the number of interconnections rapidly becomes larger and a correspondingly larger chip surface is taken off. In the embodiment shown, each processor module has 5 input channels and 5 output channels of 12 bits each. Of these, one input and output channel in each case provides the contact with, perhaps, other data processor units or other types of unit. The chip depicted in Figure 2 further comprises 3 data gates each with a demultiplexer 38, 40 and 42 respectively, and a multiplexer 44, 46 and 48 respectively, while, finally, a chip initiation control circuit 50 and a clock circuit 52 are also present. As already stated, the processor modules operate at a frequency of 27MHz; in the clock circuit 52, this frequency is derived from a 54MHz clock signal fed to the chip. The clock signal is used here to control the multiplexers and demultiplexers in the data ports and, specifically, to convert the 12-bit/27MHz data provided by the processor modules into 6-bit/54MHz data and, vice versa, to convert 6-bit/54MHz data into 12-bit/27MHz data to be fed to the processor modules. The contact with other possible data processor units and other types of units then proceeds via 6-bit/54MHz channel. This provision, which is obviously optional, has the advantage that the number of external connections to the chip are severely limited. The 27MHz clock signal is derived from the 54MHz clock signal in the clock circuit 52 with the aid of a scale-of-two circuit, the phase of the 27MHz clock signal being monitored by a reset signal R which is fed not only to all the processor modules on the chip, but also to the clock circuit 52. The chip initiation control circuit 50 has a clock and serial data input and a clock and serial data out-put connected to each processor module. Said clock and serial data which is fed to the processor modules via the circuit 50, is indicated by IC. The chip initiation control circuit 50 is furthermore provided, in a serpentine configuration, with an 8-bit serial chip address CA and a chip address valid signal V. If several data processor units, ie. several chips, are present, the various chip addresses CA are introduced in a first initiation phase via a serpentine line, as a result of which each chip has become identifiable. If the CA address supplied is that for the respective chip, then this is indicated with the aid of the chip address valid signal V. The serpentine line comprises shift registers which are connected in series and which are present in each data processor unit in the initiation control circuit 50. In the second initiation phase the address, entrained via the IC bus, of a respective data processor unit is compared with the chip address CA introduced via the serpentine line, and if they match, the initiation data including the addressing of the processor elements inside the data processor unit and the addressing of the program memory inside a processor element are transmitted by the initiation control circuit 50. Apart from the power connections P, 3 x 6 data input connections, 3 x 6 data output connections, 1 clock connection, 1 reset signal connection, 2 IC connections and 3 connections for the chip addressing are present on the chip for the initiation data; the chip therefore contains 43 connection pins, apart from the power connections. Figure 3 depicts the structure of one single processor module. Here this comprises three identical processor elements (MILL) 54, 56 and 58 for performing arithmetic and logic operations, two identical processor elements having a memory function 60 and 62 and an output gate processor element 64. Each of these elements is connected to an input circuit 66, 68, 70, 72, 74 and 76 respectively. These input circuits together form a crossbar matrix. The MILL processor elements comprise an arithmetic and logic element (ALE) 78, 80 and 82 respectively, and a control element CTRM 84, 86 and 88 respectively. The memory processor elements comprise a memory element (ME) 90 and 92 respectively and a control element (CTRS) 94 and 96 respectively. The output gate processor element comprises an output data buffer 98 and a control element (CTRG) 100. The processor module input signals are fed to the crossbar matrix via the five 12-bit channels 102 and the output signals from the processor elements belonging to the respective processor module via the five 12-bit channels 104. Processor module output signals are obtained from the crossbar matrix via five 12-bit channels 106. Furthermore, a connection 108 is indicated for the reset signal R to the control elements 84, 86, 88, 94, 96 and 100, and also the two-wire clock and serial date (I²C) connection 110 to all said control elements. It will furthermore be clear that, instead of the output gate processor element 64, an input gate processor element with the same function can also be used; for the diverse processor modules connected to each other, a buffer is present in both cases between every two processor modules. The various input circuits are controlled from the respective control elements. The distribution of the data stream over the respective data processor units therefore takes place simply and solely from the abovementioned control elements. Figure 4 shows to the right of the broken line the block diagram of an arithmetic and/or logic element ALE (78) and to the left of the broken line the associated control element CTRM (84). The ALE comprises three 12-bit inputs with a silo register 112, 114 and 116, respectively, the outputs of which silo registers is connected to the shift units (SHA, SHB, SHC) 118, 120 and 122 respectively. The output of the shift units 118 and 120 is connected via multiplexers 124 and 126 respectively to the P and Q inputs respectively of a ALU 128. The shift unit 122 is connected via the combinatorial network 130 to the instruction input I of the ALU 128. All these components can be controlled from a program memory 132 in the control element CTRM. The CTRM further comprises an initiation circuit 134, an address multiplexer 136, a program address counter 138 and an OR gate 140. The silo registers have a memory function for 32 words, writing taking place in a fixed sequence, while reading out takes place in a sequence determined by the program memory 132. The write address is generated by a 5-bit counter belonging to the silo registers, while the read address is obtained by subtracting a relative read address (RAD) determined by the program memory from the write address. In this manner, delays are realised by the silo registers over RAD clock periods, RAD being a natural integer which may change every clock cycle. The silo registers can be written into and read out at the same time, but not at the same address, so that 0 < RAD ≦ 31. The 12-bit data words originating from the silo registers may be subjected to a shift operation determined by the program memory in the shift units 118 and 120. Twelve logic shift operations to the right, 12 logic shift operations to the left and 12 arithmetic shift operations to the right are, for example, possible; the 6-bit shift control signals may be fed in for this purpose from the program memory. The 12-bit data words originating from the shift units 118 and 120 are fed via the multiplexers 124 and 126 to the ALU 128, which delivers the ALE output signal. The ALU 128 may be controlled in the usual manner from the program memory and, to be specific, via the combinatorial network 130 by way of the I input, and performs the desired arithmetic and/or logic operations. The multiplexers 118 and 120 offer the possibility of replacing a data word by a constant from the program memory 132. This 12-bit constant can then, for example, be formed by the 5 bits which are otherwise used for the RAD delay, and the 6 bits which are otherwise used as shift control signal, plus 1 additional bit. The multiplexers 118 and 120 are controlled by a 1-bit control signal from the program memory. The program memory has capacity for 16 words of 55 bits, the 4-bit addresses being fed in via the address multiplexer 136. The program length is adjustable up to a length of not more than 16 steps and, to be specific, by making use of the reset facility of the program address counter 138, the reset signal delivered by the program memory being fed to said counter via the OR gate 140. The program counter may also be reset by the external reset signal R. Via the chip initiation control circuit 50, initiation and reprogramming data can be received which, for each data unit, are made up of a program memory address IA and initiation data ID. The addressing of the respective processor elements takes place at the same time by comparing an address entrained by the data units with an address permanently present in the initiation circuit 134. The data units are fed serially over one wire of the IC connection, clock signals being delivered via the other wire of said connection in order to specify both the beginning and the end of the data units, and also the individual bits of said data units. In the initiation circuit 134, the serial data units are converted to parallel form and, to be specific, into a 4-bit program memory address IA and 55-bit initiation data ID. These data are fed to the program memory 132. In this process, the program memory address flows via the address multiplexer 136. When a data unit has been received by the initiation circuit 134, the multiplexer 136 is activated so that the program memory address IA originating from said initiation circuit is transmitted, while a write signal W/R is emitted at the same time so that the data ID can be written into the program memory. Furthermore, attention should also be drawn to the fact that the program memory delivers the control signal SC1 for the crossbar matrix. The combinatorial network emits 9-bit instructions via the I input of the ALU 128. Said instructions are determined from words stored in the program memory and data words fed in from the crossbar matrix via a channel specifically present for that purpose. Conditional operations are made possible in the ALU 128 via said specific channel in which the silo register 116 and the shift unit (SHC) 122 are incorporated. It is not necessary to modify a respective instruction word from the program memory completely or to replace it by a data word fed in via the specific channel; it is sufficient to modify or to replace only a few bits. In the combinatorial network a first instruction part is therefore determined by an equally long first section of a respective word stored in the program memory and an equally long data word part which is derived from a data word fed in from the crossbar matrix, while the remaining instruction part is formed by the other section of the respective word stored in the program memory. In Figure 4, a combinatorial network 130 comprises a multiplexer 142 which, under the control of a 1-bit control signal from the program memory, either transmits a 3-bit first instruction part from the program memory or a 3-bit word part which is derived from the 12-bit data word fed in from the crossbar matrix. The 6 bits of the remaining instruction part originate from the program memory alone. Figure 5 depicts another embodiment of the combinatorial network. Here, too, 6 bits 133 of the 9-bit instruction are determined by the program memory alone, the 3 bits 135 of the instruction part being emitted by the exclusive-OR gates 144, 146 and 148 respectively. The combinatorial network furthermore comprises also three AND gates 150, 152 and 154. Said AND gates are controlled 141 from the program memory. If the AND gates are disabled, the 9-bit instructions are completely determined by the program memory. If the AND gates are enabled, the 3 bits 139 of the first instruction part are determined by a bit-wise combination of the 3 bits which are fed in from the program memory and the 3 bits which are derived from the data word fed in from the crossbar matrix. In the shift unit 122, the 3 bits needed for the combinatorial network are selected from the 12-bit data word fed in. The shift unit 122 may be of identical construction to the shift units 118 and 120 and is likewise controlled from the program memory. If desired, this control may be such that, although a data word is fed to said shift unit, only logic zeros nevertheless appear at the output; in that case, the combinatorial network from Figure 5 can be used with the AND gates omitted. The memory processor elements 60 and 62 in Figure 3 comprise, as already stated, a memory element ME and a control element CTRS. Said control element is of virtually identical construction to the control element CTRM of the arithmetic and/or logic processor element depicted in Figure 4. For the present invention, however, a further description thereof is of no importance. This applies also to the gate processor element indicated in Figure 3; this comprises five buffer elements constructed as silo registers which are all controlled independently of each other by a control circuit CTRGi, which is again of virtually identical construction to the control element CTRM of the arithmetic and/or logic processor element. The five control circuits CTRGi together form the control element 100 depicted in Figure 3; the five buffer elements together form the output data buffer 98 depicted in Figure 3. There now follow some examples to demonstrate how conditional operations become possible in the ALE as a result of the measures according to the invention. This always involves instructions of the type "If..., then, else ...", which are realised in a program with the aid of branch instructions, which are in this case obtained with the aid of data word parts which are derived from data words fed in from the crossbar matrix since the programs can only contain branch-free instructions. The operations to be carried out in the ALU relate to addition, subtraction, logic functions, comparing functions and multiplications; to specify the most diverse categories of said operations, 6 bits are fed in from the program memory as "remaining instruction part", of which bits one relates to the symmetry of the P and Q input of the ALU. From the shift unit (SHC) 122, a 3-bit parameter code (r2, r1, r0) is fed in, which code forms the abovementioned "first instruction part". The bits r2 and r1 are not of importance here for the various addition and subtraction, and logic and comparison functions; this is, however, the case for the diverse types of multiplications. For all the operations to be performed in the ALU, a conditional operation can be executed with bit r0; the value of r0 corresponds to whether a condition is satisfied or not which results in a different operation in the ALU. The ALU can also be used as a switch. Suppose that in one or more arithmetic and/or logic processor elements of one or more processor modules in one or more data processor units, a first block of instructions has been executed which has led to a first result which is then fed to the P input of the ALU, while, in a similar manner, a second block of instructions has been executed with a second result which is then fed to the Q input of the ALU, the bit r0 can then specify which of the two results should be transmitted, ie. emitted by the ALU. Programmatically, ie. if the program were to contain branch instructions, the first or the second block of instructions can be executed after checking the condition; in this case both blocks of instructions should be carried out, after which bit r0 determines which result appears to be of importance. Attention should be drawn here to the fact that, since the various instruction blocks require a different period of time, a delay should be built in in order to be able to present the said first and second result simultaneously to the P and Q inputs respectively. The arithmetic and/or logic processor elements may moreover function as, for example, a clock device, an address circuit, and so forth. A counting function may, for example, be realised by transmitting the data at the Q input to the ALU output as starting value for the counter and feeding back through the ALU output to the P input if r0 = 0, and by transmitting the data at the P input, increased by 1 in the ALU, to the ALU input if r0 =1. A specific application is furthermore, for example, the realisation of multiplications; the diverse multiplication steps can be executed in several arithmetic and/or logic processor elements in parallel, after which the results thereof are combined in an arithmetic and/or logic processor element. Obviously, the multiplication can also be executed in one single arithmetic and/or logic processor element. If, for example, a modified Booth multiplication algorithm is executed, the multiplier Y = y n - 1 , y n - 2 , ..., y₀, where n is an even number, is fed from the cross bar switch to the shift unit (SHC) 122, which thereupon transmits, under control from the program memory, consecutive groups of 3 bits (y 2i + 1 , y 2i - 1 , where i = 0, 1, ..., 1/2 n - 1 and y₋₁ = 0), which groups of bits form the consecutive "first instruction parts". The parameter code r2, r1, r0 now determines the operation which is executed in the ALU in accordance with the Booth multiplication algorithm; ie., depending on the parameter code, P, P + Q, P - Q, P + 2Q or P - 2Q is transmitted, P representing the data on the P input and Q the data on the Q input. Attention should further be drawn to the fact that, to execute the operations P + 2Q and P - 2Q, the ALU comprises shift means to be used for this purpose. The parameter code in this case forms a combination of conditions which results in a conditional operation in the ALU. The multiplication number X is fed to the Q input, while the partial sum repeatedly formed in the ALU is fed to the P input after the former has been shifted two bit places to the right in the shift unit 118, in which connection it should be assumed that the ALU output counts just as many bits as the two ALU inputs and what matters here is the most significant part of the multiplication result. For this result, ultimately 1/2 n - 1 ALU operational steps are necessary. The diverse conditional operations which can be executed in the ALU while the program memory contains only branch-free instructions, make it possible to use the otherwise mutually identical arithmetic and/or logic processor elements to form all kinds of functions without specific circuits being necessary therefor which is strongly conducive to the uniformity and simplicity in the architecture of the data processor system.

Claims: A data processor module (32) comprising at least one arithmetic-logic processor element (54, 56, 58), and at least one memory element (60, 62), said data processor module furthermore comprising a reconfigurable crossbar switch (66, 68, 70, 72, 74, 76) that retrocouples outputs of said elements (54, 56, 58, 60, 62) to inputs of said elements (54, 56, 58, 60, 62), and also comprising external input means (102) to said crossbar switch (66, 68, 70, 72, 74, 76) and output means (64) from said crossbar switch (66, 68, 70, 72, 74, 76), wherein such arithmetic-logic processor element (54, 56, 58) has a first (112), a second (114) and a third (116) data input track connectable to said reconfigurable crossbar switch (66, 68, 70), an arithmetic-logic unit ALU (128), and a program memory (132) for storing instructions, characterized in that said arithmetic-logic processor element (54, 56, 58) comprises a combinatorial element (130) fed by an output of the program memory (132) for receiving a first instruction word and fed by the third data input track (116) for receiving at least a second instruction word part and being arranged for assembling from said first word and second word part received together an output instruction word for the ALU (128) executable on actually received data words on the first (112) and/or second (114) input data track. A processor module (32) as claimed in Claim 1, characterized in that said first instruction word comprises a third instruction word part (133) and a fourth instruction word part (139) and in that the combinatorial network (130) is arranged for concatenating said third instruction word part (133) and a fifth instruction word part (139) assembled from said second instruction word part (137) and said fourth instruction word part (139). A processor module (32) as claimed in Claim 2, characterized in that the combinatorial network (130) comprises a multiplexer (142) in order to selectively transmit only one of said second (137) and fourth (139) instruction word parts. A processor module (32) as claimed in claim 2, characterized in that the combinatorial network (130) is connected to the third input track (116) via a transmitting circuit (150, 152, 154) that has a control input (141) fed by the program memory (132), and in that the combinatorial network has a bit-wise EXCLUSIVE-OR circuit (144, 146, 148) that is connected to the transmitting circuit (150, 152, 154) and to the program memory (132). A processor module (32) claimed in any of claims 1 to 4, characterized in that the arithmetic-logic processor element comprises a shift unit (SHC 122) fed by the third input track (116) and arranged for storing a sequence of data words, among which one is selectably transferred to the combinatorial network (130). A processor module (32) as claimed in any of claims 1 to 5, for use in a video processing system (2, 6, 8, 10, 12, 14, 18, 20, 24, 26, 28, 30) and provided with a clock that has a frequency at predetermined fixed relation to the recurrency of the video samples.

Inventors: DIJKSTRA HENDRIK, HUIZER CORNELIS MARINUS, SLUIJTER ROBERT JOHANNES, DIJKSTRA, HENDRIK, HUIZER, CORNELIS MARINUS, SLUIJTER, ROBERT JOHANNES
Applicants: PHILIPS NV, N.V. PHILIPS' GLOEILAMPENFABRIEKEN
Application year: 1989
Main classification: G06F9
IPC codes: G06T1, G06F17, G06F9, G06F15