Method of manufacturing a semiconductor device, in which isolated conductor tracks are provided on a surface of a semiconductor body

Abstract: A method of manufacturing a semiconductor device, in which a conductive layer (21) and a first isolating layer (22) are provided on a surface (2) of a semiconductor body (1), a conductor track (5) with an isolating top layer (6) being formed in these layers in that the top layer (6) is formed in the first isolating layer (22) by means of a first etching treatment and in that then, whilst masking with the top layer (6), the conductor track (5) is formed in the conductor layer (21) by means of a second etching treatment, after which the conductor track (5) is provided with a side edge isolation (7) in that the surface (2) and the conductor track (5) with its top layer (6) are covered by a second isolating layer (24), which is then subjected to a third anisotropic etching treatment until this layer (24) has been removed from the surface (2) and the top layer (6). According to the invention, the second etching treatment is at least initially carried out so that the conductive layer (21) is etched isotropically, while the top layer (6) is then practically not attacked, cavities (31) being formed under the top layer (6) near its edges (30), after which the second isolating layer (24) is deposited in a thickness such that the cavities (31) formed are entirely filled with isolating material. Thus, the occurrence of leakage currents and shortcircuits between the conductor track (5) and the metallization (8; 9) to be provided on its isolation (6, 7) is avoided.

Description: The invention relates to a method of manufacturing a semiconductor device as defined in the claims, in which a conductive layer and a first isolating layer are provided on a surface of a semiconductor body, a conductor track with an isolating top layer being formed in these layers in that the top layer is formed in the first isolating layer by means of a first etching treatment and in that then, whilst masking with the top layer, the conductor track is formed in the conductive layer by means of a second etching treatment, after which the conductor track is provided with a side edge isolation in that the surface and the conductor track with its top layer are covered by a second isolating layer, which is then subjected to a third anisotropic etching treatment until this layer has been removed from the surface and the top layer. An anisotropic etching treatment is to be understood to mean an etching treatment, in which a layer to be etched is etched away practically only in the direction transverse to its surface. This in contrast with an isotropic etching treatment, in which the layer to be etched is etched away also parallel to its surface at practically the same rate. Thus, an isolated conductor track is formed on the surface of the semiconductor body. Other conductor tracks can be provided over such a conductor track isolated at its upper side by the top layer and at its side edges by the side edge isolation. The conductor track may be made, for example, of polycrystalline silicon or a metal, such as aluminium, while its isolation may be made, for example, of silicon oxide, silicon nitride, silicon oxynitride or another isolating material, such as, for example, aluminium oxide. The isolating top layer and the side edge isolations may also be made of different isolating materials. Such an isolated conductor track may be used in the semiconductor device, for example, as gate electrode and is then isolated from the semiconductor body by a thin layer of gate oxide, but the use as an electrode connected to a semiconductor zone disposed in the semiconductor body or as a conductor interconnecting circuit elements in the semiconductor device is also possible. A method of the kind mentioned in the opeining paraghraph is known form European Patent Application No. 81 999, in which as isolated conductor track a gate electrode of a MOS transistor is formed. Semiconductor zones constituting the source and drain zones of this transistor are contacted with a metallization extending as far as above the gate electrode. The first and second etching treatments, which are carried out in this known method, etch the conductive layer and the first isolating layer anisotropically so that the conductor track and the top layer disposed thereon have side edges directed substantially at right angles to the surface. As a result, the side edge isolations can be provided in a simple manner described. A disadvantage of the known method is that in practice, when a metallization is provided over the isolated conductors formed, leakage currents or even shortcircuits can occur between the isolated conductors and this metallization. The invention has inter alia for its object to improve the method mentioned in the opening paragraph in such a manner that the said leakage currents or shortcircuits do not occur when a further metallization is provided over the isolated conductors. According to the invention, the method mentioned in the opening paragraph is for this purpose characterized in that the second etching treatment is at least initially carried out so that the conductive layer is etched isotropically, while the top layer is then practically not attacked, cavities being formed under the top layer near its edges, after which the second isolating layer is deposited in such a thickness that the cavities formed are entirely filled with isolating material. The invention is based on the recognition of the fact that the said leakage currents or shortcircuits are obtained at that part of the isolation of the isolated conductor formed at which the top layer and the side edge isolations adjoin each other. The side edge isolations are comparatively thin at the area at which the top layer is disposed on the conductor track, which is inherent in the manner in which these side edge isolations are formed. Due to the measure according to the invention, in which the conductive layer is at least initially etched isotropically, while the top layer is practically not attached, cavities are formed under the top layer near its edges and these cavities are then filled with isolating material. As a result, an additional thickness is obtained for the side edge isolations at the area at which the top layer and the conductor track adjoin each other. As a result, the occurrence of leakage currents and shortcircuits between the conductor track and the metallization to be provided on its isolation is avoided. Preferably, the method according to the invention is characterized in that the second etching treatment is carried out initially isotropically, but later anisotropically, so that the conductive layer is etched away partly isotropically and partly anisotropically. Thus, it is achieved that the conductor track has at the surface a width which is practically equal to that of the masking top layer. If the conductive layer should be etched isotropically throughout its thickness, the width of the conductor track at the surface strongly depends upon the time for which the etching treatment is continued after the surface beside the conductor track has been reached. Such a continued etching treatment is necessary in practice to be sure that conductive material beside the conductor track is removed. Such an inaccuracy of the width of the conductor track is undesirable, more particularly if the conductor track is used as gate electrode of a MOS transistor. During an additional continuation of the anisotropic etching treatment according to the invention, which is necessary of course for the same reason as stated above, the said width is practically not influenced. Preferably, according to the invention, the conductive layer is etched away isotropically over a part of 25 to 75% of its thickness. Thus, it is achieved that not only the cavities under the top layer are sufficiently large to obtain the desired better isolation of the conductor, but also the conductor track has at its foot a sufficiently large thickness. If the conductor track is too thin at this area, loss of width can occur also during an anisotropic etching treatment. In practice, both requirements are satisfied when the conductive layer is etched isotropically over a part of about 50% of its thickness. The invention will now be described more fully, by way of example, with reference to a drawing. In the drawing: Figures 1 to 4 show a few stages of manufacture of a semiconductor device, which is obtained by means of the method according to the invention; Figures 5 and 6 show a few stages of manufacture of a semiconductor device, which is obtained by means of a preferred embodiemnt of the method according to the invention. Figures 1 to 4 show a few stages of manufacture of a semiconductor device, which is obtained by means of the method according to the invention, the starting material being a semiconductor body of silicon 1 having a surface 2, which is adjoined by a semiconductor zone 3 and field oxide regions 4 manufactured in a usual manner. An isolated conductor track 5 is formed on the surface 2 and this track is isolated on the upper side by a top layer and is isolated at its side edges by a side edge isolation 7. Other conductor tracks 8 and 9 are provided over the isolated conductor track 5. In this embodiment, the conductor track 5 is used as gate electrode and is isolated from the semiconductor zone 3 by a thin layer of gate oxide 10. Other applications of such an isolated conductor are also possible, however. For example, the latter may be connected to a semiconductor zone (not shown) located in the semiconductor body 1. Such a conductor may also interconnect circuit elements in the semiconductor device. For the sake of simplicity, only the use as gate electrode is shown in the Figures. In the embodiment, the isolated conductor 5 constitutes the gate electrode of a MOS transistor, the source and drain zones of which are constituted by semiconductor zones 11 and 12 formed in the semiconductor zone 3. The semiconductor zone 3 is, for example, of the p -conductivity type with a doping concentration of about 10¹⁵ atoms per cm³. The source and drain zones 11 and 12 are then of the n -conductivity type with a doping concentration of, for example, about 5.10¹⁹ atoms per cm³. Before the isolated conductor 5 is formed on the surface 2, the semiconductor zone 3 is provided with an about 20 nm thick layer of gate oxide 20 by heating the semiconductor body in an oxygen-containing gas. Subsequently, an about 0.5 µm thick conductive layer 21 and an about 0.3 µm thick first isolating layer 22 are provided on the surface 2. These layers can be provided in a usual manner by deposition from the gaseous phase (chemical vapour deposition). The conductive layer 21 may be made, for example, of polycrystalline silicon, a metal, a metal silicide or a combination thereof. The isolating top layer 6 and the side edge isolation 7 may be made of silicon oxide, silicon nitride, silicon oxynitride or another isolating material, such as, for example, aluminium oxide. The top layer 6 and the side edge isolation 7 may then be made of the same material, but also of different materials. After the conductive layer 21 and the isolating layer 22 have been provided, a photoresist mask 23 is provided in a usual manner. The conductor track 5 with isolating top layer 6 is now formed in the layers 21 and 22 in that, whilst masking with the photoresist mask 23, the top layer 6 is formed in the first isolating layer 22 by means of a first anisotropic etching treatment and in that then, whilst masking with the top layer 6, the conductor track 5 is formed in the conductive layer 21 by means of a second etching treatment. During the second etching treatment, the photoresist mask 23 may still be present, but it may also be removed before the second etching treatment. After the conductor track 5 and the isolating top layer 6 have been formed, the source and drain zones 11 and 12 of the MOS transistor are formed in a usual manner. The zones 11 and 12 are formed, for example, by ion implantation followed by the heat treatment. The conductor track 5 is then provided with the side isolation 7 in that the surface 2 and the conductor track 5 with its top layer 6 are covered by a second about 0.25 µm thick isolating layer 24 of, for example, silicon oxide, which is deposited in a usual manner at low pressure from the gaseous phase (Low Pressure Chemical Vapour Deposition). This isolating layer 24 may also be made of other materials, such as sxilicon oxynitride, silicon nitride or of aluminium oxide. The second isolating layer 24 is now subjected to a third anisotropic etching treatment until this layer has been removed from the surface 2 and the top layer 6. The parts of this layer then left constitute the side edge isolation 7. Subsequently, the metallization 8 for contacting the source and drain zones 11 and 12 of the MOS transistor is provided in a usual manner. This metallization may be made of aluminium, polycrystalline silicon or, for example, also of a metal silicde. Since the conductor track 5 is isolated on the upper side by the top layer 6 and at its side edges by the side edge isolation 7, the metallization 8 can partly overlap the conductor track. According to the invention, the second etching treatment, in which, whilst masking with the top layer 6, the conductive layer 21 is patterned, is at least initially carried out so that the conductive layer 21 is etched isotropically, while the top layer is then practically not attacked. Cavities 31 are then formed under the top layer 6 near its edges 30. The second isolating layer 24 is deposited in a thickness such that the cavities 31 formed, as indicated in Figure 4, are entirely filled with isolating material. After the third anisotropic etching treatment, in which the side edge isolation 7 is formed, the side edge isolations 7 have at the area at which the top layer 6 and the conductor track 5 adjoin each other an additional thickness which is formed by isolating material present in the cavities 31. As a result, the occurrence of shortcircuits between the conductor track 5 and the metallization 8 is avoided. Preferably, as shown in Figures 5 and 6, the second etching treatment, in which, whilst masking with the top layer 6, the conductor track 5 is formed, is carried out initially isotropically (Figure 5), but later anisotropically (Figure 6) so that the conductive layer 21 is etched away isotropically for a part indicated by a grade mark 40 and anisotropically for a part indicated by a grade mark 41. If the layer 21 should be etched away isotropically throughout its thickness, the side edge isolation 7 would be additionally thick at the area at which the top layer 6 and the conductor track 5 adjoin each other. However, in the manenr described above, it is also achieved that the width of the conductor track 5 indicated by grade mark 42 is practically independent of the time for which the etching treatment must be continued to be sure that isolating material has been removed from the surface 2 and the top layer 6. During the isotropic etching treatment, the width at the foot of the conductor track 5 strongly depends upon the said additional continuation of the etching treatment. Preferably, according to the invention, the conductive layer 21 is etched away isotropically over a part of 25 to 75% of its thickness. Thus, it is achieved that not only the cavities 31 under the top layer 6 are sufficiently large to obtain the desired better isolation of the conductor 5, but also the conductor track 5 has a sufficiently large thickness 41 at its foot 43. If the isotropic etching treatment is continued for an excessively long time, such a small quantity of isolating material is left during the anisotropic etching treatment that loss of width can then also occur. In practice, both requirements are satisfied if the conductive layre 21 is etched isotropically over a part of about 50% of its thickness. In order to be sure that the cavities 31 are satisfactorily filled during deposition of the second isolating layer 24 and to be sure that the side edge isolations 7 have a smooth surface 13, according to the invention, the second isolating layer is deposited in a thickness which is practically equally large as the part 40 of the thickness of the conductive layer 21 which is etched away isotropically. The isotropic etching treatment of the conductive layer 21 of polycrystalline silicon described above may be carried out, for example, in an etching plasma produced in a gas mixture of tetrafluoromethane (CF₄) and oxygen. The subsequent anisotropic etching treatment of the remaining layer of polycrystalline silicon 21 may be carried out, for example, in that first for a few tens of seconds there is etched in an etching plasma produced in a gas mixture comprising tetrachloromethane (CCl₄) and chlorine and then for a few minutes there is etched in an etching plasma produced in a gas mixture containing chlorine until the polycrystalline silicon has been removed from the surface 2. It will be appreciated that further variations are possible for those skilled in the art. For example, the conductor tracks 8 and 9 may be provided in the same manner as the conductor track 5 with an isolating top layer and side edge isolations. A conductor track of the kind of the conductor track 5 may also be used, for example, on an isolating layer covering the semiconductor device shown in Figure 1.

Claims: A method of manufacturing a semiconductor device containing an isolated conductor track on a surface of a semiconductor body, in which method a conductive layer and a first isolating layer are provided on the surface of the semiconductor body, the conductor track with an isolating top layer being formed from these layers in that the isolating top layer is formed from the first isolating layer by means of a first etching treatment and in that then, whilst masking with the isolating top layer, the conductor track is formed from the conductive layer by means of a second etching treatment, after which the conductor track is provided with a side edge isolation in that the surface of the semiconductor body and the conductor track with its isolating top layer are covered by a second isolating layer, which is then subjected to a third, anisotropic, etching treatment until the second isolating layer has been removed from the surface of the semiconductor body and the isolating top layer, characterized in that the second etching treatment is at least initially carried out so that the conductive layer is etched isotropically, while the isolating top layer is practically not attacked, whereby cavities are formed under the isolating top layer near its edges, after which the second isolating layer is deposited in such a thickness that the cavities formed are entirely filled with isolating material. A method as claimed in Claim 1, characterized in that the second etching treatment is carried out initially isotropically, but later anisotropically so that the conductive layer is etched away partly isotropically and partly anisotropically. A method as claimed in Claim 2, characterized in that the conductive layer is etched away isotropically over a part of 25 to 75% of its thickness. A method as claimed in Claim 3, characterized in that the conductive layer is etched away isotropically over a part of 50% of its thickness. A method as claimed in Claim 2, 3 or 4, characterized in that the second isolating layer is deposited in a thickness, which is practically equally large as the part of the thickness of the conductive layer which is etched away isotropically.

Inventors: JOSQUIN WILHELMUS JACOBUS MARI, JOSQUIN, WILHELMUS JACOBUS MARIA JOSEPH
Applicants: PHILIPS NV, N.V. PHILIPS' GLOEILAMPENFABRIEKEN
Application year: 1989
Main classification: H01L21
IPC codes: H01L21, H01L29