A semiconductor memory device

Abstract: A semiconductor memory device having a decoder circuit (DEC), the decoder circuit including a load transistor (T₁), a NAND gate circuit (D), i.e. a driver circuit serially connected to the load transistor (T₁) and including a plurality of driving transistors (T₂ to T₅) serially connected to each other, an inverter (IV) connected to the node (N₁) formed between the load transistor (T₁) and the NAND gate circuit (D), and an additional load current increasing means (T₈) connected to the node (N₁) or to a contact portion formed between two transistors arranged adjacently to each other in the NAND gate circuit, the load current increasing means (T₈) being operable only in the reading mode for increasing the load current and thus to increase the threshold voltage level of the decoder circuit up to about V cc /2, thereby preventing erroneous operation of the decoder and the memory cell array.

Description: The present invention relates to a semiconductor memory device, in particular to an improved decoder circuit used for example in a memory device including non-volatile memory cells such as an EPROM and EEPROM requiring high voltage in a writing mode (programming mode) or erasing mode. Japanese Unexamined Patent Publication (Kokai) No. 61-45496 is known as a prior art of the invention of the present application. The circuit construction and operation of the prior art will be explained hereunder with reference to Fig. 3. In a decoder, a source voltage V PPI may be switched internally to two voltage levels i.e., a low voltage of about 5 V (referred to as V cc hereinafter) used in a reading mode and a high voltage of about 12.5 V (referred to as V PP hereinafter) used in a writing mode. The decoder is provided with an N channel depletion type MOS transistor T₁ , N channel enhancement type MOS transistors T₂ to T₅ and T₇ , and a P channel enhancement type MOS transistor T₆. The transistors T₁ to T₅ constitute a NAND gate circuit (D). An output N₁ from output terminal N₁ drives a CMOS inverter (IV) consisting of transistors T₆ and T₇. An output of the CMOS inverter (IV) connects to a word line (WL). A memory cell transistor MC is provided at each cross point of the word line (WL) and bit lines BL₀ , BL₁ , BL₂ .... . Input address signals a to d are applied to the gates of the driving transistors T₂ to T₅ , respectively. In a stable condition, these input address signals selectively show either the V cc level (logic "1") or V ss level (logic "0", usually showing the ground level, i.e., 0 V). When all the voltage levels of the input address signals a to d are V cc , the node N₁ (output of the decoder circuit) is reduced nearly to V ss , i.e., 0 V, regardless of whether the decoder source voltage V PPI is V cc or V PP . Thus, the node N₂ , i.e., the output voltage of the inverter is increased to V PPI . If one or more of the input address signals a to d is V ss , the output N₁ of the decoder circuit (DEC) is increased to V PPI . Thus, the output of the inverter N₂ is reduced to V ss , i.e., 0 V. Here, the input address signals a to d are given from, for example, the outputs of an address buffer circuit in which the address signals applied externally thereto are subjected to a waveform shaping operation inside the chip. A problem arises in the operation of the NAND gate circuit (D) of the decoder circuit (DEC) (as shown in Fig. 4(a)). Figure 4(b) shows a load curve of the decoder circuit and the output characteristic curves of the transistors T₂ to T₅. Lines 1 ○ and 2 ○ show the load curves indicating the load characteristics of the depletion type transistor T₁. Line 1 ○ shows the load curve of the transistor T₁ when V PPI is V cc , i.e., the reading mode, while line 2 ○ shows the load curve of the transistor T₁ when V PPI is V PP , i.e., the writing mode. Line 3 ○ on the other hand, shows the output characteristic curve of the driving transistors T₂ to T₅ , wherein the input V IN is shown as an input to which every input to each driving transistor of the driver circuit (D) is concentrated. Each curve shows the output characteristics when the input V IN is varied from 0 V to 5 V. Generally speaking, in such a decoder circuit, when the decoder source (V PPI ), to which a different voltage is selectively applied, is V PP in the writing mode, the inverter, arranged down stream of the load means T₁ , will frequently be erroneously operated unless the output voltage V OUT at the output N₁ of the decoder circuit (DEC) is reduced to nearly 0 V when the output V OUT is a low level. Therefore, as apparent from the load curve 2 ○ shown in Fig. 4(b), in order to reduce the voltage of the output V OUT of the decoder circuit (DEC) at the node N₁ absolutely to V ss i.e., 0 V, transistors having a high driving performance, i.e., sufficiently large mutual conductance (gm), should be used for the transistors T₂ to T₅. The input and output characteristics curve of the decoder circuit (DEC) in the writing mode is shown in Fig. 4(d). As seen, the output V OUT is V PP when the voltage V IN is below 1 V, while the output V OUT is reduced to nearly V ss when the voltage V IN exceeds 2.0 V and preferably 2.5 V. This means that the output V OUT of the decoder circuit (DEC) is reversed when the input voltage V IN is at around 2.5 V. The input voltage V IN by which the output logic level of the NAND gate circuit of the decoder circuit (DEC) is reversed is called the threshold voltage of the NAND gate circuit. Common practice among persons engaged in design of such decoder circuits is to design the input voltage (the threshold voltage of the NAND gate circuit) in the writing mode at around half of the source voltage. Accordingly, supposing that V cc is set at 5 V, in order to give the input-output characteristics as shown in Fig. 4(d) to the decoder circuit (DEC), it is usual to design the input voltage of the circuit (the threshold voltage of the NAND gate circuit) as V cc /2, i.e., at around 2.5 V. However, in the reading mode, in which the V PPI is V cc , the transistor T₁ may not have as high performance as indicated by the load curve 1 ○ in Figure 4(b). Therefore, as shown by the input-output characteristics curve 1 ○ in Fig. 4(c), when the input voltage V IN is less than 1 V, the output voltage V OUT becomes V cc , while when the input voltage V IN exceeds 1.5 V, the output voltage V OUT becomes V ss , to make the threshold voltage thereof remarkably lower to 1.0 to 1.5 V. This means that, when noise is added to an input signal, especially to an input signal having 0 V, this decoder circuit (DEC) may operate erroneously. Thus, this circuit is weak against noise. Note that, since the threshold voltage is low in the writing mode, the problem arises that when an output of an address buffer is increased by about 1.5 V from V ss due to noise, the output N₂ of the inverter is turned to V cc due to the input N₁ of the inverter being reduced to around 0 V, instead of the output N₂ being naturally at V ss . In a non-volatile semiconductor memory device such as an EPROM, after a writing operation is carried out, only a reading operation may be carried out until an erasing operation is effected, although erroneous operations easily occur in the reading mode because the threshold voltage level of the NAND gate circuit is extremely low. Generally speaking, in a semiconductor device, for example, a buffer circuit, the internal ground potential in a chip will be varied due to the variation of the output thereof, so a differential potential will be created between the internal ground potential and an external ground potential in the chip. Thus, when an address signal having an external ground potential as a reference potential is applied to a chip, the intended potential level of the address signal will be varied when the potential thereof is discriminated with reference to the internal ground potential of the chip. Therefore, an abnormal situation used to frequently occur, in which the output voltage of the buffer circuit was increased from V ss instead of being naturally V ss or the output voltage thereof was decreased from V cc instead of being naturally V cc . One example of this problem will be explained in detail with reference to Fig. 5. As shown in Fig. 5, an IC package 1 is provided with an IC chip 2, a V cc terminal 4, a V ss terminal 3, an input terminal 5, and an output terminal 6. A load capacitance 7 is connected to the output terminal 6 of the package 1. Further, an electric source 8 providing a voltage of V cc and a signal source 9 connected to the input terminal 5 are also provided. Now, when the output voltage is switched from 5 V to 0 V, a discharge current from the load capacitance 7 flows into the external ground terminal 3, which has a level of V ss , through wires and transistors provided in the chip and further a chip ground, i.e., the internal ground potential, having a level of V ss ′, although in this situation, the level of the V ss ′ in the chip 2 will increase due to an inductance element inside the chip. Thus, the level of V ss ′ in the chip 2 is sometimes momentarily raised by a certain amount of voltage, for example, 2 V, instead of the level of V ss ′ being naturally at 0 V. On the other hand, assume the package is designed so that the input voltage from the signal source 9 is set at 3 V, the chip can discriminate the input signal as the "H" level when the input signal has a voltage exceeding 2 V, and the chip can discriminate it as the "L" level when the input signal has a voltage below 1 V. In a package as explained above, when signal having a voltage of 3 V, is input, it will be discriminated as the "H" level in a normal condition. However, when the level of V ss ′ of the chip 2 is increased to 2 V even momentarily as mentioned above, the signal input into the chip 2 will be discriminated as an input signal of 1 V. Accordingly, it is ideal for the input characteristic of the decoder circuit that the threshold voltage be set at around V cc /2, i.e., at around 2.5 V, so that the decoder circuit can have a sufficient noise immunity even for an increment of the input voltage from V ss or decrement thereof from V cc due to noise applied thereto. Further, in a semiconductor memory device having a conventional decoder circuit as mentioned above, when the decoder erroneously operates, erroneous information is transferred to a memory cell array and finally a mistaken determination is made from the memory. The reason for this will be explained with reference to Figures 6 to 9. Generally speaking, as shown in Fig. 6, address signal inputs externally provided are applied to the input terminal of a buffer circuit with a waveform as shown in Fig. 6(a), are subjected to a waveform shaping operation, and are output to the input terminals of the decoder circuit with a waveform as shown in Fig. 6(b). In this situation, suppose that when noise Y is added to the address signal as shown in Fig. 6(a), the output signal of the address buffer inherently has the abnormal signal portion X and X′ in response to the noise portion Y as shown in Fig. 6(b). Then, when the output signal of the address buffer including such an abnormal signal portion X is input to the decoder circuit, the decoder will erroneously operate depending upon the level of the abnormal signal portion and the level of the threshold set for the decoder circuit. If the level of the abnormal signal portion is higher or lower than the threshold level set for the decoder circuit, the decoder circuit will erroneously operate and output erroneous signal information Z to the word line WL as shown in Fig. 6(c). More specifically, when the decoder circuit is set so that, as shown in Fig. 7, the outputs of the address buffer having the "H" level are applied to the gates a, b, and c and the output having the "L" level is applied to the gate d of the decoder circuit (DEC), the input threshold voltage is set at 1.5 V. Accordingly, in this situation, the output V OUT at the node N₁ of the decoder circuit is at the "H" level and thus the output at the node N₂ of the inverter is at the "L" level, as shown in Fig. 7. Now, suppose that when an abnormal signal portion X having a level exceeding 1.5 V is momentarily applied to the input terminal d, the level of the output V OUT of the decoder circuit temporarily switches to the "L" level instead of being the "H" level naturally, whereby the level of the output of the inverter is also briefly switched to the "H" level instead of being the "L" level naturally(as normal). Therefore, in this situation, the word line WL connected to this decoder is a non-selected word line and thereby the signal level thereof inherently is "L", although the level of the word line will be increased from the level of 0 V to form an abnormal signal portion z as shown in Fig. 6(c) so as to mistakenly read or write information from or into a certain memory cell. Although when the duration of such an abnormal signal portion is extremely short, such a signal does not affect the circuit arranged downstream of the circuit concerned very much, when the duration is relatively long, it can affect it. In a memory cell array used in a semiconductor memory device, a plurality of pairs of a resistor and capacitor are serially arranged and an equivalent circuit thereof can be represented as shown in Fig. 8. Thus, the signal output from the inverter, including an abnormal signal level, will be delayed and the duration of the abnormal signal portion will be prolonged due to the plurality of time constants CR caused by the memory cells. When such a prolonged signal portion P is output to a sense amplifier, the erroneous data portion P will be read with a threshold level V L for a period t, as shown in Fig. 9. Note that, when such erroneous information is created due to noise in the signals, it cannot easily be corrected in the successive circuit arranged downstream of the circuit where the erroneous operation took place. To avoid such erroneous operation of not only the decoder circuit but also the semiconductor memory device, it has been proposed to construct an address buffer circuit so as not to respond to noise so sharply, but it is very difficult to prevent such problems completely by such a method. An embodiment of the present invention may eliminate the drawback of the conventional decoder circuit of poor noise immunity due to the driving transistors constituting the NAND gate circuit being set so that the decoder circuit can operate accurately in the writing mode but the threshold voltage level being reduced in the reading mode. An embodiment may also provide a decoder circuit which can operate accurately in both the writing mode and reading mode even with noise by increasing the threshold voltage level in the reading mode. According to the present invention there is provided a semiconductor memory device comprising:- a first power source line for supplying a first power source voltage during a reading mode and a second power source voltage, which is higher than the first power source voltage, during a writing mode; a second power source line for supplying a third power source voltage which is lower than the first power source voltage; a decoder circuit including a load means connected between the first power source line and an output node; and a plurality of transistors, connected in series between the output node and the second power source line, for decoding address information; characterised in that:- said load means has a variable current-supplying ability such that the current-supplying ability of the reading mode is higher than that of the writing mode. In a memory device embodying the present invention, a first power source line is a line connected to a decoder source voltage (V PPI ) and a second power source line is a line connected to a lower voltage source than the decoder voltage source (V PPI ), which may be the ground level. A first power source voltage is, for example, V cc , a second power source voltage is, for example, V PP and a further third power source voltage is, for example, V ss . Reference is made, by way of example, to the accompanying drawings, in which:- Fig. 1 is a view of one embodiment of the semiconductor memory device of the present invention; Fig. 2 is a diagram of another embodiment of the semiconductor memory device of the present invention; Fig. 3 is a view of one example of a conventional semiconductor memory device; Fig. 4(a) is a view of a decoder circuit of the conventional semiconductor memory device wherein the driving transistors have a common input voltage; Fig. 4(b) is a graph of the load curve of the load transistor T₁ in the decoder circuit shown in Fig. 4(a) and an output characteristic curve of the NAND gate circuit consisting of the driving transistors T₂ to T₅ shown in Fig. 4(a); Fig. 4(c) is a graph of the output-input characteristic curve of the decoder circuit in the reading mode; Fig. 4(d) is a graph of the output-input characteristic curve of the decoder circuit in the writing mode; Fig. 5 is a block diagram explaining the reason why erroneous operation occurs in a package; Figures 6(a), 6(b) and 6(c) are waveforms of an address signal input to an address buffer, an output signal from the address buffer, and a voltage level of a word line in a conventional semiconductor memory device; Fig. 7 is a block diagram of a decoder of a conventional semiconductor memory device showing one situation thereof as an example; Fig. 8 is an equivalent circuit of one of the word lines in a memory cell array; Fig. 9 is chart illustrating the conditions when a sense amplifier reads erroneous data on a signal taken out from a memory cell; Fig. 10 is a block diagram of an embodiment of a semiconductor memory device of the present invention; and Fig. 11 is a view of an embodiment of the decoder source voltage detector circuit shown in Fig. 10. The preferred embodiments of the present invention will be explained in detail hereunder with reference to the attached drawings. The overall construction of a semiconductor memory device according to an embodiment of the present invention is shown in Fig. 10. In the figure, the semiconductor memory device includes a row address buffer 31, a row address decoder 32, a memory cell array 36, a column address buffer 33, a column decoder 34, and a detector, i.e., a decoder source voltage detecting circuit 35. To an output terminal N₃ of the memory cell array 36, a sense amplifier 37, an output buffer 38, a data-in buffer (D IN buffer) 39, an input-output terminal T(I/O), and a writing circuit 40 are connected. In this device, the address signals for word lines of the memory cell array are input to the terminal d₁ , d₂ ... d n of the row address buffer 31 for a waveform shaping operation. The outputs are applied to the input terminals a, b, c, and d of the row decoder 32, for example. The input terminals a to d shown in Fig. 10, correspond to the input terminals a to d of the driving transistors T₂ to T₅ provided in the decoder circuit (DEC) as shown in Fig. 1 and Fig. 2. The row address decoder 32 includes a load means T₁ , a decoder circuit (DEC) including a NAND gate circuit (D) consisting of the driving transistors T₂ to T₅ , serially arranged, an inverter circuit IV, and a means (T₈) for increasing the load current (I) at least in the reading mode as shown in Figs. 1 and 2. In this embodiment, the load element T₁ may be a depletion type transistor having a gate connected to the output node N₁. While, the inverter IV is connected between the first power source line and the second power source line, and has an input connected to the output node N₁ of the decoder circuit; The output of the decoder circuit 32 is applied to the word lines WL to select at least one thereof. Word lines WL are arranged in the memory cell array 36, which consists of a plurality of memory cells MC at crosspoints between the word line WL and the bit lines BL as shown in Fig. 1. In this embodiment, the semiconductor memory device may be a EPROM, EEPROM, or the like. The address signals for the bit lines BL of the memory cell array, are input to the terminal c₁, c₂ ... c n of the column address buffer 33. The outputs are applied to the column decoder 34 in the same manner as explained above. The output of the decoder circuit 34 is applied to the bit lines BL₁ , BL₂ , ... BL n to select a certain bit line through a transistor. The semiconductor memory device is provided with a decoder source voltage V PPI which is a variable voltage source 41 having a switching circuit to switch the decoder source voltage between a high level V PP to a low level V cc in accordance with the reading mode or the writing mode. The resultant voltage is applied to the decoder source voltage V PPI terminal as shown in Figures 1 and 2 in the row decoder 32 and a decoder source voltage detecting circuit, i.e., a V PP /V cc detector 35 to detect whether the decoder source voltage is V PP or V cc . A control signal R for controlling the operation of the load current increasing means (T₈) is output and applied to a gate of the load current increasing means (T₈) in the row decoder as shown in Fig. 1. In the reading mode, the signal voltage output from the input and output terminal N₃ of the memory cell array 36 is applied to the sense amplifier 37 to read them. The result is output from the data input-output terminal T(I/O) through an output buffer circuit 38. In the writing mode, the information to be written is input to the Data-in buffer circuit 39 through the data input-output terminal T(I/O). The output from the Data-in buffer circuit 39 is input to the input-output terminal N₃ of the memory cell array 36 through the writing circuit 40 controlled by the control signal R. In this embodiment, the decoder source voltage detecting circuit 35 may have the circuit as shown in Fig. 11. That is,the detector has a circuit, for example, which comprises a first P channel type MOS transistor (T₁), a source thereof being connected to said first power source line and a gate thereof being connected to a drain thereof; a second P channel type MOS transistor (T₂), a source thereof being connected to a drain of said first transistor (T₁); and a third N channel type MOS transistor (T₃), a drain thereof being connected to a drain of said second transistor (T₂), and a source thereof being connected to a second power source line. Both gates of said second and third transistors (T₂ and T₃) are commonly connected to a constant voltage source (V cc ) while an inverter is connected to a connecting portion formed between the second and third transistors (T₂ and T₃). In the writing mode, the variable source voltage V PPI may be a higher voltage V PP , for example 12.5 V, referred to as a first power source voltage. In the reading mode, it may be a lower voltage V cc , for example 5 V, referred to as a second power source voltage. Note that, the first power source voltage is preferably higher than the second power source voltage. In the decoder source voltage detecting circuit 35, when the voltage V PPI is V PP , i.e., 12.5 V, the circuit 35 generates a control signal R having the "L" level, while when the voltage V PPI is V cc , i.e., 5 V, the circuit 35 generates a control signal R having the "H" level. Thus, the load current increasing means (T₈) can only be energized when the voltage V PPI is V cc , i.e., in the reading mode. The present invention includes the feature that, in addition to a load means, for example, a load transistor T₁ provided in parallel to the NAND gate circuit consisting of the driving transistors T₂ to T₅ , a separate load means, i.e., a load current increasing means T₈ , is provided in the decoder circuit (DEC), which is energized only in the reading mode in order to increase the threshold level of the NAND gate circuit to improve a noise margin i.e., the resistance to noise. The load current increasing means T₈ is preferably a circuit having a switching function for increasing the load current (I) flowing in the NAND gate circuit in the reading mode over the load current (I) in the writing mode, as explained later. The construction of the load current increasing means T₈ is not particularly limited. An N-channel enhancement type transistor, an depletion type transistor, a resistor having a switching circuit, or the like may be used. In this embodiment, the load current increasing means comprises an enhancement type transistor connected between the output node N₁ and a third power source line supplying the first power source voltage V cc . As explained above, a voltage of V cc is applied to the load current increasing means T₈ to energize the switching function of the load current increasing means T₈ in the reading mode. By this, the load resistance of the NAND gate circuit is reduced and the threshold voltage level of the NAND gate circuit is increased in the reading mode. In the writing mode, a voltage V ss , i.e., 0 V is applied to the gate of the load current increasing means T₈ to deenergize and place it in a nonconductive condition in the writing mode. By this, the load of the NAND gate circuit only consists of the load means T₁ , so the NAND gate circuit can operate in the same manner as a usual condition. The load current increasing means T₈ may be provided in the decoder circuit at a node portion N₁ at which the load means T₁ and the NAND gate circuit are connected in parallel as shown in Fig. 1. The load current increasing means (T₈) may be provided at any connecting portion between two adjacent series-connected driving transistors in the NAND gate circuit. Accordingly, it may be provided at the connecting portion between a transistor T₂ and a transistor T₃ , between a transistor T₃ and a transistor T₄ , and so on, for example as shown in Fig. 2. Figure 2 shows an embodiment in which the load current increasing means T₈ is provided at the connecting portion between the transistor T₂ and the transistor T₃ as one example of the present invention. As explained above, the value of the load resistance in the decoder circuit (DEC) is reduced only in the reading mode by energizing the load current increasing means T₈ , that is, the load current is increased in the reading mode. Accordingly, the load curve of the load transistor T₁ in the reading mode is varied from the load curve 1 ○ to the load curve 1 ○′ as shown in Fig. 4(b). Therefore, the load curve of the load transistor T₁ in the reading mode can instantly take a configuration close to the load curve 2 ○ in the writing mode, so that the load transistor T₁ can perform the same in both the reading and the writing mode instantly. As apparent from in Fig. 4(c), the original input-output characteristic curve 1 ○ of the decoder circuit in the reading mode can be altered to the input-output characteristic curve 2 ○ instantly. Therefore, the noise immunity of the decoder circuit can be improved by increasing the threshold voltage level in the reading mode. Moreover, the threshold voltage level can be set at V cc /2 in the reading mode by selecting a suitable mutual conductance (gm) of the transistor T₈ as the load current increasing means. In the writing mode, since the load current increasing means T₈ is in a deenergized condition, the NAND gate circuit operates normally with the load means T₁. Figure 1 shows a first embodiment of the semiconductor memory device of the present invention. In Fig. 1, the same elements as in Fig. 3 carry the same symbols. T₁ is an N channel depletion type MOS transistor, T₂ to T₅ and T₇ are N-channel enhancement type MOS transistors and T₆ is a P channel enhancement type MOS transistor. An N channel enhancement type transistor T₈ is connected as the load current increasing means to a node portion N₁ between the decoder voltage source V cc and the NAND gate circuit of the decoder circuit (DEC) and arranged in parallel to the load means T₁. As explained above, the decoder circuit is constructed so as to switch the decoder source voltage V PPI internally to a high first decoder source voltage V PP , for example 12.5 V, and to a low second voltage V cc , for example, 5 V, in the reading mode. This switching operation can be performed utilizing a known switching circuit. In one embodiment of the present invention, a controlling circuit 35 as shown in Fig. 10 having the circuitry shown in Fig. 11 is used as the switching means. As explained above, the control signal R input to the gate of the transistor T₈ , i.e., a load current increasing means, turns to V cc , i.e., the "H" level, in the reading mode and to V ss , i.e., the "L" level, in the writing mode. Accordingly, in the reading mode, the control signal R is "H", so the transistor T₈ is turned ON. Therefore, the load transistor T₁ and the load current increasing transistor T₈ are connected in parallel to the series of the driving transistors T₂ to T₅ of the NAND gate circuit in the decoder circuit DEC. In this situation, the threshold voltage level of the NAND gate circuit in the reading mode can be increased and set at around V cc /2 by suitably selecting the performance of the transistor T₈ , for example, the mutual conductance (gm). In the writing mode, the level of the control signal R is V ss , i.e., 0 V, so the transistor T₈ is turned OFF. Accordingly, the NAND gate circuit can operate in the normal and conventional manner with only the load transistor T₁. Fig. 2 shows another embodiment of the semiconductor memory device of the present invention. In Fig. 2, the source of the transistor T₈ , i.e., the load current increasing means, is connected to the connecting portion between the transistors T₂ and T₃ in the NAND gate circuit consisted of the transistors T₂ to T₅. In this embodiment, the construction and the operation of the transistor T₈ is the same as that of the first embodiment. The load to the transistor T₂ does not vary, but the load resistance of the transistors T₃ to T₅ can be reduced in the reading mode in the same manner as in the first embodiment, so the threshold level of the NAND gate circuit in the reading mode can be increased. Generally, in a NAND gate circuit, the further a transistor is arranged from the load transistor T₁ in the series, the weaker (more susceptible) it is to noise. For example, the transistors T₄ and T₅ are more susceptible compared with the transistor T₂ or T₃. In this embodiment, the input characteristics of those transistors T₃ , T₄ , and T₅ are improved. Therefore, even if the performance of the transistor T₂ is not improved, the improvement of the input characteristic of those transistors T₃ , T₄ , and T₅ , remarkably improves the threshold voltage level in the reading mode, from the point of view of the decoder circuit as a whole and the problem addressed by the invention can be overcome. In the embodiments shown in Figures 1 and 2, in the reading mode, a control signal R having a voltage level V cc is applied to the gate of the transistor T₈ and the load resistance of the NAND gate circuit is reduced in the reading mode (in another words, the load current I is increased) to increase the threshold voltage level to V cc /2. As another embodiment of the present invention, the following method can be used, in which the gate voltage of the transistor T₁ is controlled so that the ON resistance of the transistor T₁ in the reading mode is reduced to less than the ON resistance in the writing mode, instead of utilizing the transistor T₈. The source voltage V PPI of the load means T₁ may be commonly used for the source V cc of the load current increasing means T₈ because the means T₈ only works when the source voltage V PPI is set at V cc , i.e., 5 V. The decoder circuit was explained as used for a row decoder circuit, but it can also be used for a column decoder circuit. Further, another embodiment of the present invention comprises a first power source line for supplying a first power source voltage during a reading mode and a second power source voltage, which is higher than the first power source voltage, during a writing mode, a second power source line for supplying a third power source voltage which is lower than the first power source voltage and a decoder for decoding address information, said decoder including a plurality of transistors, connected between an output node and the second power source line, being controlled by the address information, and load means, connected between said first power source line and the output node, for supplying a load current, a current supplying ability of the load means being varied so that the current supplying ability of the reading mode is higher than the current supplying ability of the writing mode. In this embodiment, the load means T₁ and load current increasing means T₈ are combined and represented as one load means. As stated above, in the semiconductor memory device of the present invention, erroneous operations of the decoder caused by noise can be effectively prevented because the threshold voltage level of the decoder circuit is increased up to about V cc /2 in the reading mode, contributing to improvement of the reliability of the memory device. Even when noise is added to the address input signal, since the decoder circuit of the present invention has a sufficient noise immunity, the decoder does not easily operate erroneously by noise, so erroneous operations in the memory cell array caused by noise can also effectively be prevented.

Claims: A semiconductor memory device comprising:- a first power source line (V PPI ) for supplying a first power source voltage (V cc ) during a reading mode and a second power source voltage (V PP ), which is higher than the first power source voltage, during a writing mode; a second power source line (V ss ) for supplying a third power source voltage which is lower than the first power source voltage (V cc ); a decoder circuit (32) including a load means (T₁) connected between the first power source line (V PPI ) and an output node (N₁); and a plurality of transistors (T₂ to T₅), connected in series between the output node (N₁) and the second power source line (V ss ), for decoding address information; characterised in that:- said load means has a variable current-supplying ability such that the current-supplying ability of the reading mode is higher than that of the writing mode. A semiconductor memory device according to claim 1, wherein said load means comprises a load element (T₁), and a load current increasing means (T₈) connected to said decoder circuit (32) for increasing the load current flowing through said decoder circuit (32) during the reading mode so as to provide said variable current-supplying ability. A semiconductor memory device according to claim 2, wherein said load current increasing means (T₈) is provided at the output node (N₁) of said decoder circuit. A semiconductor memory device according to claim 2, wherein said load current increasing means (T₈) is provided at the connecting portion between any two adjacent transistors (e.g. T₂, T₃) in said decoder circuit (32). A semiconductor memory device according to claim 2, 3 or 4, wherein the load element (T₁) is a depletion-type transistor having a gate connected to the output node (N₁). A semiconductor memory device according to claim 3, wherein said load current-increasing means (T₈) comprises an enhancement-type transistor connected between the output node (N₁) and a third power source line supplying the first power source voltage (V cc ), the enhancement-type transistor being turned on during the reading mode. A semiconductor memory device according to claim 4, wherein said load current-increasing means (T₈) comprises an enhancement-type transistor connected between the connecting portion and a third power source line supplying the first power source voltage (V cc ), the enhancement-type transistor being turned on during the reading mode. A semiconductor memory device according to any of claims 2 to 7, wherein said device further comprises:- an inverter (IV), connected between the first power source line (V PPI ) and the second power source line (V ss ), having an input connected to the output node (N₁) of the decoder circuit; a word line (WL) connected to an output of the inverter (IV); and memory cells (MC) connected to said word line. A semiconductor memory device according to any of claims 2 to 8, wherein said device further comprises a detector (35), connected to said first power source line (V PPI ), for generating a control signal (R) when the first power source voltage (V cc ) is detected on the first power source line, and said load current-increasing means (T₈) being activated by the control signal. A semiconductor memory device according to claim 9, wherein said detector (35) has a circuit (Fig. 11) comprising a series of transistors in which a first transistor having a first type, a second transistor having a first type and a third transistor having a second type different from the first type are arranged in series with each other, and an end of the first transistor is connected to said first power source line (V PPI ), while an end of the third transistor is connected to said second power source line (V ss ), wherein both gates or bases of said second and third transistors are commonly connected to a constant voltage source (V cc ), and a gate or base of said first transistor is connected to a connecting portion formed between said first and second transistors, while an inverter is connected to a connecting portion formed between said second and third transistors.

Inventors: YOSHIDA MASANOBU, YOSHIDA, MASANOBU
Applicants: FUJITSU LTD, FUJITSU LIMITED
Application year: 1989
Main classification: G11C16
IPC codes: H03K19, G11C16, G11C17