Compound semiconductor substrate

Abstract: Disclosed is a compound semiconductor substrate having a III-V group compound semiconductor layer on a IV group substrate, which has substantially no residual stress and few crystalline defect. The substrate comprises; (a) a IV group substrate, (b) a first III-V group compound semiconductor layer formed on the substrate, (c) a second compound semiconductor layer having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third III-V group compound semiconductor layer similar to the first semiconductor layer, formed on said second semiconductor layer.

Description: FIELD OF THE INVENTION The present invention relates to a compound semiconductor substrate which comprises a IV group substrate and a III-V group compound semiconductor layer formed thereon. The substrate has a reduced residual stress and high quality. BACKGROUND OF THE INVENTION Techniques of growing the thin crystal of a compound semiconductor have been much developed. They are applied to the production of semiconductor lasers, solar cells and ultrahigh speed devices. These devices employ a substrate prepared from III-V group compound semiconductor. However, the substrate is expensive and fragile. Also, it is difficult to make the substrate in larger areas due to the difficulty of growing crystal. As an improved method, it is proposed that the III-V group compound semiconductor layer is formed on a IV group semiconductor substrate which is cheap and has high crystallinity. Especially, many studies have been conducted on growing thin GaAs crystal on a Si substrate. In order to grow a GaAs thin film on the Si substrate, a two steps method is proposed wherein GaAs is grown at a relatively low temperature and then thickened at a relatively high temperature. It is also proposed in IEEE Electron Device Lett. EDL-2.169 (1981) that a Ge intermediate layer is introduced between the Si substrate and the GaAs layer. It is further proposed that the intermediate layer can be changed with alternating layers of a GaAs layer and another III-V group compound layer having a lattice constant close to the GaAs layer. It is also proposed that a strain super lattice layer which is composed of an InGaAs layer and a GaAs layer is formed in order to obtain the GaAs layer having good quality (see Appl. Phys. Lett. 48 (1986) 1223). The III-V group compound semiconductor includes, in addition to GaAs, InP which has good properties in peak speed of electrons and heat transfer coefficient in comparison with GaAs. The InP compound semiconductor is now intensely studied in view of possibility that it may work in higher frequencies and may produce a microwave amplifying element. Generally, a method for growing the crystal of the III-V compound semiconductor includes a vapor phase growth method (e.g. MOCVD and Hydride VPE), a vapor deposition method (e.g. MBE etc.) and a liquid phase growth method. In these methods, a substrate is heated to an elevated temperature of at least 400 °C and a raw material was provided thereon to epitaxially grow crystal. However, where the substrate and the raw material are different in thermal expansion coefficient, the obtained epitaxial layer suffers stress due to the difference of thermal expansion coefficient after cooling. The stress causes the shift of a photoluminescent peak and the warpage of a wafer. When the stress is very large, the crack of the epitaxial layer may occur to result in the degradation of quality. In order to obviate the above problems, the present inventors proposed in Jpn. J. Appl. Phys. 26 (1987) 11587 that an intermediate layer of GaAs be introduced between a Si substrate and an InP layer. In this construction, the InP epitaxial layer still has a weak tensile stress of 8.4.10³ N/cm² (8.4 X 10⁸ dyn/cm²). Thus, its photoluminescent peak is shifted 1 to 5 meV to the lower side at 77 K and changed to two peaks having a 5 to 7 meV difference. It also has a crystalline defect density (etching pit density; EPD) of 1 to 2 X 10⁸ cm⁻² which is not sufficient for achieving good electrical properties. It therefore is required that the epitaxial layer has more improved crystallinity and higher quality. SUMMARY OF THE INVENTION The present invention provides a compound semiconductor substrate having a III-V group compound semiconductor layer on a IV group substrate, which has substantially no residual stress and few crystalline defects. The substrate of the present invention, as shown in Fig. 1, comprises; (a) a IV group substrate 1 of silicon, (b) a first III-V group compound semiconductor layer 2 of InP formed on, the substrate, (c) a second compound semiconductor layer 3 of In x Ga 1-x P (0<x<1) having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third III-V group compound semiconductor layer 4 of InP, formed on said second semiconductor layer. DETAILED DESCRIPTION OF THE INVENTION The IV group substrate of the present invention is Si. The III-V group compound semiconductor for the first and third layer of the present invention is InP. The thermal expansion coefficients of some materials are shown in the following Table 1. When the IV group substrate is Si, the thermal expansion coefficient of the III-V group compound semiconductor is larger than the substrate of Si. Accordingly, the III-V group compound semiconductor layer, after forming it has a residual stress in it. In the present invention, the second compound semiconductor layer should have such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer. The second layer is In x Ga 1-x P (0 < x < 1). According to the present invention, the lattice constant of the III-V group compound semiconductor is 0.5 868 nm for InP and 0.5 449 - 0.5 868 nm for In GaP. BRIEF EXPLANATION OF THE DRAWINGS Fig.1 schematically shows one embodiment of the substrate of the present invention. Fig.2 schematically shows one of the compound semiconductor substrate of the present invention. Fig.3 schematically shows another embodiment of the present invention wherein an intermediate layer 9 of GaAs is introduced between the Si substrate and the InP layer. Fig.4 schematically shows another embodiment of the present invention wherein a super lattice layer 10 of (InP/In x Ga 1-x P) n (0 < x < 1) and n = 2 to 40) is employed instead of the second In x Ga 1-x P (0 < x < 1) layer 7. PREFERRED EXAMPLE OF THE INVENTION The IV substrate is Si and the III-V semiconductor is InP. Fig.2 schematically shows one of the compound semiconductor substrate of the present invention. An InP layer 6 is formed on the Si substrate 5 and then an In x Ga 1-x P (0 < x < 1) 7 is formed on the InP layer 6. Another InP layer 8 is further formed on the In x Ga 1-x P (0 < x < 1) layer 7. The In x Ga 1-x P (0 < x < 1) layer 7 is smaller in lattice constant and produces a stress which is opposite to the stress of the InP layers 6 and 8. Fig.3 schematically shows another embodiment of the present invention wherein an intermediate layer 9 of GaAs is introduced between the Si substrate and the InP layer. The intermediate layer 9 lightens stress and lattice mismatch. Fig.4 schematically shows another embodiment of the present invention wherein a superlattice layer 10 of (InP/In x Ga 1-x P) n (0 < x < 1 and n = 2 to 40) is employed instead of the second In x Ga 1-x P (0 < x < 1) layer 7. The layer 10 inhibits transmission of crystalline dislocation makes the InP layer more high quality. Each layer can be formed by a Molecular Beam Epitaxy (MBE) method, an Metal Organic Vapor Phase Epitaxy (MOVPE) method, a Halide-Vapor Phase Epitaxy method (Halide-VPE) and the like. The MOVPE method is employed as one example for the following explanation of Fig. 4. The MOVPE is carried out using a low pressure MOVPE apparatus whose reaction tube has a low pressure of 33.3 to 133 hPa (25 to 100 Torr). It is also carried out at atmospheric pressure. The Si substrate 5 is cleaned in an HF solution and heat-treated in a AsH₃ + H₂ atmosphere at 1,000 °C for 5 to minutes. The substrate is cooled to 350 to 400 °C at which a GaAs layer is formed in a thickness of 10 to 20 nm. It was then heated to 550 to 650 °C at which a GaAs layer is formed thereon in a thickness of 10 to 200 nm to obtain the intermediate layer 9. The resultant substrate is cooled to 400 °C at which an InP layer is formed in 10 to 20 nm, and heated to 550 to 650 °C at which another InP layer is formed thereon in a thickness of 10 to 3,000 nm to obtain the InP layer (the first semiconductor layer) 6. On the obtained substrate, an In x Ga 1-x P (0 < x < 1) layer and an InP layer, each layer of which has a thickness of 2.5 to 1,000 nm, are alternatively formed until 2 to 40 layers with keeping at 550 to 650 °C to obtain the (InP/In x Ga 1-x P) X n (the second semiconductor) layer 10. Then, another InP layer is formed thereon in a thickness of 2 to 5 micrometer to obtain the InP (the third semiconductor) layer 8. A feed gas for the GaAs layer 9 is triethylgallium and arsine (AsH₃), for the InP layer 6, 8, 10 is trimethylindium and phosphine and for the In x Ga 1-x P layer 7, 10 is trimethylindium, triethylgallium and phosphine. In the formation of the GaAs layer, triethylgallium is fed in an amount of 2.5 X 10⁻⁵ mol % and a feed amount ratio of AsH₃ / triethylgallium is 100 to 200. In the InP layer, phosphine is fed in an amount of 2.5 to 5.6 X 10⁻⁵ mol % and a feed amount ratio of phosphine / trimethylindium is 200 to 1,200. In the In x Ga 1-x P layer, when x is 5, triethylgallium and trimethylindium are respectively fed in an amount of 5.6 X 10⁻⁵ mol % and a feed amount ratio of phosphine / triethylgallium + trimethylindium is 200. The above feed gases are generally diluted with H₂ gas and a total flow amount in the reaction tube is set 15 l/min. The obtained substrate has smooth (specular) surface of the InP layer. The InP layer has substantially no cracks, which shows that there is few residual stress in the InP layer. According to a measurement of a photoluminescense at 77 K, a peak shift amount is 1 to 3 meV and the distance of split is less than 3 meV, which is 3 meV smaller than the conventional substrate which does not have the second layer 3, 7 and 10. This shows that a residual stress reduces 50 % in the InP epitaxial layer, according to the discussion of J. Asai and K. Oe: J. Appl. Phys. 54 (1983) 2052, and A. Yamamoto, N. Uchida and M. Yamaguchi : Optoelectronics Devices and Technologies 1 (1986) 41. The obtained substrate is etched with an HBr + H₃PO₄ solution, but a density of etch pits is 1 to 5 X 10⁷ cm⁻², which is smaller than a conventional one which does not have the second layer 7 and 10. Thus, it is found that the insertion of the second layer 7 and 10 is very effective in producing an InP layer having high quality and substantially no lattice defect. As a typical example, a Si substrate 5 [(100) 3° off toward <110>] having a thickness of 525 micrometer was heat-treated in an H₂ atmosphere containing PH₃ at 0.02 hPa (0.015 Torr) at 1,000 °C. A GaAs layer having 10 nm was formed thereon and then heated to 550 °C at which another GaAs layer is formed in a thickness of 100 nm to obtain a GaAs intermediate layer 9. Next, at 400 °C, an InP layer was formed thereon and then heated to 625 °C at which another InP layer is formed in a thickness of 4 micrometer to obtain a first InP layer 6. At 625 °C, a 10 nm InP layer and a 10 nm In 0.5 Ga 0.5 P layer are alternatively formed 7 layers to obtain a strain superlattice layer 10. Then, an InP layer (the third layer) is formed in a thickness of 1 micrometer. The obtained InP layer had a peak shift amount of 1 meV and a distance of split of 3 meV. It also has a lattice defect of 5 X 10⁷ cm⁻².

Claims: A compound semiconductor substrate comprising; (a) a IV group substrate (1) of silicon, (b) a first III-V group compound semiconductor layer (2) of InP formed on the substrate, (c) a second compound semiconductor layer (3) of In x Ga 1-x P (0 < x < 1) having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third III-V group compound semiconductor layer (4) of InP, formed on said second semiconductor layer. The compound semiconductor substrate according to Claim 1 wherein an intermediate layer (9) of GaAs is introduced between said substrate of Si and said first semiconductor layer of InP. The compound semiconductor substrate according to Claim 1 wherein the second semiconductor layer of In x Ga 1-x P (0 < x < 1) is composed of at least two layers, one of which is a layer of In x Ga 1-x P (0 < x < 1) and the other is a layer of InP.

Inventors: KOBA MASAYOSHI, KONUSHI FUMIHIRO, KUDO JUN, SEKI AKINORI, KOBA, MASAYOSHI, KONUSHI, FUMIHIRO, KUDO, JUN, SEKI, AKINORI
Applicants: SHARP KK, SHARP KABUSHIKI KAISHA
Application year: 1989
Main classification: H01L21
IPC codes: H01L29, H01L21, H01S5, H01L31, H01L33