Logarithmic function arithmetic unit including means for separately processing pseudo division and multiplication

Abstract: In a log e (1 + x/y) arithmetic unit by use of the STL algorithm, in order to reduce the arithmetic time, a pseudo division is at first effected by use of w = (2X k - Y k ) for k, initial values being mantissas X and Y of given x 2 -i ·X and y = 2 -j ·Y to produce X m and Y m , and thereafter, using X m and Y m as initial values a pseudo multiplication is effected by use of X k+1 = (X k + Γ k ) or X k+1 = X k /2 for k to obtain a mantissa of log e (1 + x/y). The unit comprises coefficient generator for producing k and Γ k , and first and second adder/subtractors accompanying with first and second registers for executing the pseudo division and the pseudo multipliction according to k and Γ k from the coefficient generator.

Description: The present invention relates to a scientific computing machine and, in particular, to a logarithmic function arithmetic unit for use in the machine. As a known logarithmic function arithmetic method, the so called STL (Sequential Table Lookup) method is disclosed in IRE Transactions on Electronic Computers, vol. 11, no. 2, April 1962, pages 155-164; Cantor et al.: "Logarithmic and Exponential Function Evaluation in a Variable Structure Digital Computer". The STL Method is known to be suitable for a computing machine of a microprogram control type, and is efficient, especially, for a computing machine having no high speed multiplier. A known logarithmic function arithmetic unit using the STL method comprises a single barrel shifter and a single adder/subtractor and effects loop processes of the STL method under the microprogram control. However, the known arithmetic unit suffers from the following problems. When it is provided that b (b is an integer) clocks are required for processing one loop process of the STL, (n x b) clocks (n being an integer) are required for processing n loop processes of the STL to compute a logarithmic function. This means that it takes a long time for computing a logarithmic function. Further, the arithmetic result is not of high precision since, for example, the number of significant digits is reduced. Summary of the Invention: Therefore, it is an object of the present invention to provide a logarithmic function arithmetic unit which has hardware for effecting the STL method to thereby considerably reduce the computing time in comparison with use of the microprogram control. It is another object of the present invention to provide a logarithmic function arithmetic unit which can produce a computed result with precision and with an increased number of significant digits. The present invention is defined in claim 1. Brief Description of the Drawings: Fig. 1 is a block diagram view of a known logarithmic function arithmetic unit using the microprogram control; Fig. 2 is a flow chart for illustrating the arithmetic processes in the known unit of Fig. 1; and Fig. 3 is a block circuit diagram view of a logarithmic function arithmetic unit according to an embodiment of the present invention. Description of Preferred Embodiments: Prior to description of preferred embodiment of the present invention, description is made as to the STL method and a known logarithmic function arithmetic unit using the microprogram control in order to help better understanding of the present invention. The STL method will be described below for computing a logarithmic function log e (1 + x) with a precision of n digits in the binary system. A given value x is represented by the following equation (1) by use of a sequence of numbers {a k }, as is known in the art: x = (1 + 2 -1 ) a 0 x (1 + 2 -2 ) a 1 x ... x (1 + 2 -(n-1) ) a (n-1) x ε a k = {+1, 0} Therefore, log e (1 + x) = a 0 x r 0 + a 1 x r 1 + ... + a n-1 x r n-1 + ε r k = log e (1 + 2 -k ) In those equations (1) through (4), it is defined as a pseudo division to obtain {a k } from x and it is defined as a pseudo multiplication to obtain log e (1 + x) from {a k }. Algorithm of the STL method Now, the algorithm of the STL method will be described below. Process I. x₀ = x (1/2 ≦ x < 1), y₀ = 1, and z₀= 0 are given as initial values. Process II. For k = 0, 1, 2, ..., (n - 1), the following process III are repeated. Process III. w = x k - y k when w ≧ 0, the following equations (6) through (9) are computed: a k = +1 x k+1 = w y k+1 = y k + 2 -k x y k z k+1 = z k + r k when w < 0, the following equations (10) through (13) are also computed: a k = 0 x k+1 = x k y k+1 = y k z k+1 = z k Process III is called as an STL loop. The STL loop is repeated n times. Process IV. log e (1 + x₀/y₀) = log e (1 + x₀) = Zn is obtained. Referring to Fig. 1, a known logarithmic function arithmetic unit shown therein uses the STL algorithm as described above. The arithmetic unit comprises w, x, y, and z registers 11, 12, 13 and 14 for holding w, x k , y k and z k , respectively, an adder/subtracter 15 for effecting addition/subtraction of two inputs A and B, a read-only memory (ROM) 16 for generating r k , a barrel shifter 17 for shifting an input value by desired digits rightwardly, k counter 18 for providing k to read-only memory 16 and a digit number to be shifted at the barrel shifter 17, and a loop number control counter or n counter 19 for controlling the STL loop number. Those registers 11-14, adder/subtracter 15, read-only memory 16, barrel shifter 17, and counters 18 and 19 are connected through a data bus 20. The unit comprises a micro controller 10 for controlling those blocks 11-19. Now, operation of the arithmetic unit will be described below with reference to Fig. 2. Operation 1. According to Process I, initial values x₀, y₀ and z₀ are set in the x, y and z counters 12, 13 and 14, respectively, at steps 21, 22 and 23 as shown in Fig. 2. Values n and 0 are set in the loop number control counter 19 and k counter 18 at steps 24 and 25 in Fig. 2. Operation 2. According to Process II, the following operation 3 is repeated until content of the loop number control counter 19 becomes 1. Operation 3. The arithmetic unit executes the STL loop of Process III as follows. Contents x k and y k in x and y registers 12 and 13 are transferred to the adder/subtracter 15 as inputs A and B, respectively, through the data bus 20 under control of the micro controller 10. The adder/subtracter 15 makes (x k - y k ) which is supplied to the w register 11. The w register 11 holds (x k - y k ) as w. Thus, Equation (5) is given at a step 26 as shown in Fig. 2. When w ≧ 0 at a step 27 in Fig. 2, that is, a sign digit in the w register 11 indicates positive, the following operation is effected under control of the micro controller 10. The content w in the w register 11 is transferred to the x register 12 at a step 28. Thus, Equation (7) is obtained. Then, y k is transferred from y register 13 to the adder/subtracter 15 as the A input and to the barrel shifter 17. The y k is shifted by the shifted digit number supplied from the k counter 18 to produce y k ·2 -k which is supplied to the adder/subtracter 15 as the B input. Then, the adder/subtracter 15 makes (A + B) = (y k + y k 2 -k ) which is transferred to the y register 13 at a step 29 shown in Fig. 2. Thus, Equation (8) is obtained. Then, z k in the z register 14 is transferred to the adder/subtracter 15 as the A input, while a constant indicated by the k counter 18, that is, r k is read from the read-only memory 16 and is supplied to the adder/subtracter 15 as the B input. The adder/subtracter 15 makes (A + B) = (z k + r k ) which is transferred to the z register 14 at a step 30. Thus, Equation (9) is obtained. When w < 0, that is, a sign digit in the w register 11 indicates negative at step 27, the arithmetic unit does nothing as shown at steps 31, 32 and 33. After a loop of steps 26 to 30 or 33 is completed, the content of k counter 18 is increased by one (1) at step 34 and the content of loop number control counter 19 is reduced by one (1) at step 35 as shown in Fig. 2. The loop is repeated until the content of loop number control counter 19 becomes 0. Operation 4. When the content of loop number control counter 19 is 0 at the step 36, the operation 3 is completed. Then, the content of the z register 14 provides an arithmetic result of log e (1 + x₀) as shown at step 37 in Fig. 2. In the known arithmetic unit, the above-described operation is executed under the microprogram control. Providing that b clocks are required for processing the STL loop in operation 3 one time, (n x b) clocks are required for obtaining the arithmetic result. Therefore, it takes a long time to compute the logarithmic function. Further, since r k of Equation (4) is reduced by increase of k, significant digits are reduced so that rounding errors are accumulated at the least significant bit. Moreover, since Equations of (7), (8), (9), (11), (12) and (13) are computed with use of fixed-point numbers, conversion must be made between the fixed-point system and the floating-point system when x and log e (1 + x) are represented by use of the floating-point system. In conversion of x of a small number from the floating-point system to the fixed-point system, the significant digits are considerably reduced. Therefore, the known unit is low in the precision. In order to resolve those problems of the known arithmetic unit using the STL method under the microprogram control, the present invention attempts to use a modified STL method so as to separately perform the pseudo division and the pseudo multiplication by use of hardware such as a single barrel shifter, two adder/subtracters, a stack of a first-in last-out type and a divider without use of the microprogram control. Modified STL method Although the pseudo division and the pseudo multiplication are executed simultaneously or corelatively in the conventional STL method, the former is at first executed and then the latter is done in the modified STL method. In the conventional STL method, ε (pseudo remainder) in Equation (1) is ignored and the pseudo multiplication is executed using y₀ = 1 as the initial value. Therefore, n-times of the STL loop are required for achieving a n-digit precision in the binary system. In Equation (1), ε < 2 n . Therefore, in order to achieve 2n-digit precision in the binary system according to the modified STL method, the pseudo multiplication is executed by use of approximation log e (1 + ε) ≒ ε which is accepted according to the Taylor expansion. Accordingly, the total step number of the pseudo division and the pseudo multiplication is about n which is equal to the step number in the conventional STL method. In the modified STL method, y k is shifted to a lower digit at one step of the pseudo division in order to improve the precision. On the contrary, x k is shifted to a higher digit in the pseudo multiplication. Further, using Xm = Xm/Ym as the initial value where Xm is a remainder of a pseudo division and (1 + 2 -k ) a k, the pseudo multiplication given by the following equation (14) is repeated from k = m to k = (i + 1): X k-1 = X k-1 + a k Since x and y are floating-point numbers and since log e (1 + x/y) ≒ x/y for x/y<<1, the pseudo division is stated from an intermediate step while the pseudo multiplication is stopped at an intermediate step. As a result, it is prevented that the significant digits are reduced due to digit matching and, moreover performance is improved. Algorithm of the modified STL Now, description is made as to the algorithm of the modified STL for computing log e (1 + x/y) with n (= 2m) digit precision. Process I. x and y are inputted (0 ≦ x < y < +∞). Process II. X, Y, i and j are determined for satisfying x = 2 -i X (1 ≦ X < 2, i being an integer) and y = 2 -j ·Y (1 ≦ Y < 2, j being an integer), X and Y are mantissa portions of x and y, respectively, while i and j are exponential portions of x and y, respectively. Values x i = X, y j = Y and i = (j - i) are selected as initial values. Process III. For k = i, (i + 1), (i + 2), ..., (m - 1), the following process IV is repeated, that is, pseudo division is executed. Herein, m is an integer larger than (i+1). Process IV. The following equation (15) is given: W = 2X k - Y k When W ≧ 0, the following equations (16) to (18) are obtained: a k = +1 Y k+1 = Y k + 2 -k ·Y k 2·X k+1 = 2·W When W< 0, the following equations (19) to (21) are obtained: a k = 0 Y k+1 = Y k 2·X k+1 = 2·2·X k Process V. Y m given by the following equation (22) is selected as an initial level for the pseudo multiplication: X m = X m /Y m Process VI. For k = m, (m - 1), (m - 2), ..., (i + 1), the following process VII is repeated, that is, the pseudo multiplication is executed. Process VII. For a k = +1, X k+1 = (X k + Γ k )/2 Γ k = 2 k ·r k = 2 k ·log e (1 + 2 -k ) are computed, while for a k = 0, X k+1 = X k /2 is computed. Process VIII. log e (1 + x/y) = X i is obtained. The algorithm of modified STL method described above is disclosed, as pseudo division and pseudo multiplication processes, in IBM Journal, April 1962, pages 210-226; Meggitt: "Pseudo Division and Pseudo Multiplication Processes". In the IBM journal, the arithmetic is performed with not binary base 10. There is none of units implemented for performing the algorithm. Arithmetic Unit using the Algorithm of Modified STL method Now, a logarithmic function arithmetic unit using the above algorithm of the modified STL method will be described with reference to Fig. 3. Referring to Fig. 3, the arithmetic unit shown therein comprises a first and a second register 41 and 42 for holding two variables Y k and 2X k , a read-only memory 43 for generating a constant Γ k given by Equation (24), a barrel shifter 44 for shifting a value of a variable supplied from the second register 42, an exponential circuit 45 for executing Process II and for controlling a digit number to be shifted at the barrel shifter 44 and an address of the read-only memory 43, a first adder/subtracter 46 for effecting addition/subtraction of two inputs A and B so as to execute Equations (17) and (18), a second adder/subtracter 47 for effecting addition/subtraction of two inputs C and D so as to execute Equation (15), a first shifter 48 for shifting an output value from the first adder/subtracter 46 to produce a half value, a second shifter 49 for shifting an output value from the second adder/subtractor 47 to produce a twice value, a stack of a first-in last-out type 50 for holding an inversion of a sign indication bit of a value in the second register 42 so as to control the addition, subtraction or transferring in the first and the second adder/subtractors 46 and 47, and a divider 51 for executing Process V, which are connected to one another through a data bus 52. An output of the first register 41 is connected to the first and the second adder/subtractors 46 and 47 as inputs A and C, respectively, through another data bus 53. The unit further comprises a controller 54 for controlling the blocks 41-51. Operation of the Arithmetic Unit of Fig. 3 Now, description will be made as to the operation of the arithmetic unit of Fig. 3 below, according to the Algorithm of the modified STL method. Operation 1. According to Process I, binary floating-point numbers x and y are supplied onto the bus 52. Where 0 ≦ x < y < + ∞ . Operation 2. The exponential circuit 45 receives the numbers x and y and executes Process II to obtain the mantissa portions X and Y and the index portions i and j and j = (i - j). Y and 2·X are transferred under control of the controller 54 to the first and the second registers 41 and 42, respectively, through the bus 52. Operation 3. According to Process III, the following operation 4 is repeated with k being incremented by 1 from k = i to k =(m - 1), that is, the pseudo division is executed. The incrementation is performed by the exponential circuit 45. Operation 4. At first, Y k is supplied from the first register 41 to the second adder/subtractor 47 as an input C through the data bus 53, while 2X k is supplied from the second register 42 to the second adder/subtractor 47 as another input D. The adder/subtractor 47 subtracts the input C from the input D to produce W = 2X k - Y k which is shifted by the shifter 49 and written as 2X k+1 = 2W into the second register 42. Thus, Equation (15) is completed. Then, a sign indication digit of the value in the second register 42 is pushed out and supplied to the stack 50. Y k is supplied from the first register 41 to the first adder/subtractor 46 as input A through the data bus 53 and is also supplied to the barrel shifter 44 through the data bus 52. The barrel shifter 44 shifts Y k by the digit number indicated by the exponential circuit 45 to produce 2 -k ·Y k which is supplied to the first adder/subtracter 46 as input B. When the sign indication bit indicates positive in the second register 42, that is, a k = +1, the first adder/subtractor 46 makes (A + B) = (Y k + 2 -k ·Y k ) which is supplied to the first register 41. As a result, Equation (17) is obtained. On the other hand, when the sign indication bit is negative, the second adder/subtractor 47 makes (0 + D) = 2X k which is shifted at the second shifter 49 to produce a twice value of 2·2·X k . The value 2·2·X k is held in the second register 42. Thus, Equation (21) is obtained. Operation 5. According to Process V, the divider 51 divides X m held in the second register 42 by Y m held in the first register 41 to form X m = X m /Y m which is supplied to the first register 41 as an initial value for the pseudo multiplication. Operation 6. According to Process VI, the following operation 7 is repeated with k being decremented by 1 from k = m to k =(i + 1), that is, the pseudo multiplication is executed. The decrementation is also performed by the exponential circuit 45. Operation 7. X k is supplied from the first register 41 to the first adder/subtractor 46 as input A through the data bus 53. Simultaneously, Γ k is supplied from the read-only memory 43 to the first adder/subtractor 46 as input B. At that time, when a positive number is popped from the stack 50, that is a k = +1, the first adder/subtractor 46 makes (A + B) = (X k + Γ k ) which is shifted at the first shifter 48 to produce (X k + Γ k )/2. Then, (X k + Γ k )/2 is held as X k+1 in the first register 41. Thus, Equation (23) is obtained. On the other hand, a negative number is popped from the stack 50, that is a k = 0, the first adder/subtractor 46 makes (A+0) to produce X k . The X k is shifted by the first shifter 48 to produce X k /2 which is held as X k+1 in the first register 41. Thus, Equation (25) is obtained. Operation 8. As a result, the content X in the first register 41 provides a mantissa portion of log e (1 + x/y). Each of Operations 4 and 7 is executed by one clock. Therefore, the entire processing time is 2(m - i) clocks which is equal to or smaller than n clocks. The operation has been described in connection with use of floating-point numbers but the arithmetic unit of the present invention can use fixed-point numbers by fixing the index portion i to be 0.

Claims: A logarithmic function arithmetic unit for computing a function of log e (1 + x/y) by use of the algorithm of pseudo division and pseudo multiplication processes, which comprises: means (45) responsive to input numbers x and y with 0≤x<y< +∞, for computing mantissa portions X and Y, with 1≤X<2, 1≤Y<2 and exponential portions i and j, i and j being integers, of x and y respectively, to satisfy x=2 -i ·X and y = 2 -j ·Y, said computing means producing constants of k=0, 1, ..., i, i + 1, i + 2, ..., m-1 and m, m being an integer greater than i + 1; coefficient producing means (43) coupled with said computing means (45) for producing a coefficient of Γ k =2 k log(1 + 2 -k ) for k = m-1 to k=0; first register means (41) for holding a first held value, said first register means (41) coupled to said computing means (45) and initially holding Y k = Y i = Y as said first held value; second register means (42) for holding a second held value, said second register means (42) coupled to said computing means (45) and initially holding 2X k = 2X i = 2X as said second held value; barrel shifter means (44) coupled to said computing means (45) and said first register means (41) for shifting said first held value by k digits to produce a shifted value 2 -k ·Y k ; first adder/subtracter means (46) having a first primary input means (A) coupled to said first register means (41) and a first secondary input means (B), said first primary input means (A) receiving said first held value as a first primary input value, said first secondary input means (B) receiving a first secondary input value, said first adder/subtracter means (46) adding said first primary and secondary input values to produce a first sum; second adder/subtracter means (47) having a second primary input means (C) and a second secondary input means (D) coupled to said second register means, said second primary input means (C) receiving a second primary input value, said second secondary input means (D) receiving said second held value as a second secondary input value, said second adder/subtracter means (47) adding or subtracting said second primary input value to or from said second secondary input value to produce a second sum; control means (54) controlling said first and second adder/subtracter means (46, 47), and said barrel shifter means (44) for producing the following operations for k=i, i + 1, i+2, ..., m-1, m; said second adder/subtracter means (47) receiving said first held value as said second primary input value and subtracting said second primary input value from said second secondary input value to produce W = 2X k -Y k as said second sum; said second register means (42) holding W = 2X k -Y k as said second held value; first-in last-out stack means (50) coupled to said second register means (42) for stacking a sign indicating value, said sign indicating value being "1" when said second held value is positive or zero, said sign indicating value being "0" when said second held value is negative; said control means (54) controlling said first adder/subtracter means (46) to make the following operations for k = m, m-1, m-2, ..., i+1; said first adder/subtracter means (46) receiving said shifted value 2 -k ·Y k as said first secondary input value when said second held value is positive or zero, said first adder/subtracter means (46) producing Y k+1 = Y k +2 -k ·Y k as said first sum, said first sum being delivered to said first register means (41), said first register means (41) eventually holding Y m as said first held value; and said second adder/subtracter means (47) being set "0" as said second primary input value when said second held value is negative, said second adder/subtracter means (47) producing X k+1 = 2X k as said second sum; twice means (49) coupled to said second adder/subtracter means (47) for producing a value twice that of said second sum, said twice value being delivered to said second register means (42), so that said second register means (42) eventually holds 2X m as said second held value; divider means (51) coupled to said first and second register means (41, 42) for dividing unter control of said control means (54) a half of said second held value 2X m by said first held value Y m to produce a divided result of X m =X m /Y m , said divided result X m being delivered as X k to said first register means (41) as said first held value; said first adder/subtracter means (46) receiving, under control of said control means (54), said coefficient Γ k as said first secondary input value when said sign indication value "1" is popped from said first-in last-out stack means (50), said first adder/subtracter means (46) producing X k +Γ k as said first sum, said first adder/subtracter means (46) being set "0" as said first secondary input value when said sign indication value "0" is popped from said first-in last-out stack means (50), said first adder/subtracter means (46) producing X k as said first sum; and shifter means (48) coupled to said first adder/subtracter means (46) for shifting said first sum under control of said control means (54) to produce X k+1 = (X k +Γ k )/2 alternatively X k+1 = X k /2 as a shifted value, said shifted value being delivered to said first register means (41) and being held as said first held value, said first held value finally representing a mantissa X i of said log e (1 + x/y). A logarithmic function arithmetic unit as claimed in claim 1, wherein i is maintained 0, so that the arithmetic is executed by the use of fixed-point system. A logarithmic function arithmetic unit as claimed in claim 1, wherein said coefficient producing means (43) comprises a read only memory.

Inventors: NAKAYAMA MISAYO, NAKAYAMA, MISAYO, NAKAYAMA, MISAYO C/O NEC CORPORATION
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1989
Main classification: G06F7
IPC codes: G06F1, G06F7