Current source arrangement

Abstract: To improve the equality of a number of current sources (1-8) constituted by transistors, each of these current sources (1-8) is constituted by a number of transistors which are arranged regularly in a matrix on the surface area of an integrated circuit.

Description: The invention relates to a current source arrangement provided in the surface of an integrated circuit comprising N current sources (N ≧ 1) for generating N substantially equal currents, each of said current sources comprising M x L, where M x L > 1 , substantially equal current source transistors. The invention also relates to a digital-to-analog converter comprising such a current source arrangement. Such a current source arrangement provides the possibility of realizing a digital-to-analog converter by applying the currents of the current source transistors to a summing point via switches controlled by the digital input code or by draining them to a power supply terminal. The current occurring at the summing point then constitutes the output signal corresponding to the digital input code. In such a converter one current source is connected in circuit upon each increase of the digital input code. The converter is therefore monotonic throughout the range of the input code. A converter of this type requires such a large number of current sources and switches for achieving a high resolution that such a converter can hardly be realized. Approximately 1024 current sources are required for, for example, a 10-bit digital-to-analog converter. To achieve a high resolution with a limited number of current sources, the least significant bits are often realized by splitting up the current of one of the current sources by means of, for example, a binary current divider. For example, a 10-bit converter can be built up from 8 equal current sources, whilst the currents of 7 current sources are used to form the 3 most significant bits and the current of the remaining current source is applied to a binary current divider to form the 7 least significant bits. To prevent monotonicity errors in such a converter, the current of each current source of the 3-bit part of the converter should be at least equal to the sum current of the 7-bit part of the converter. However, the mutual deviation between two current sources increases as the distance between these sources on the integrated circuit increases. Consequently, the deviation between the current source whose current is applied to a binary current divider and a current source located at a further distance can become so large that a monotonicity error occurs. To prevent such errors it is known that, instead of applying a fixed current to the binary current divider, the current of the current source from the 3-bit part located next to the current source which is the last to be connected in circuit is applied to this divider. A digital-to-analog converter based on this principle is known from Digest of Technical Papers 1985 IEEE ISSCC, pp. 32-34. A drawback of such a converter is that a complex switching network of three-way switches is required for switching the currents of the current sources from the 3-bit part. It is therefore an object of the invention to provide a current source arrangement for generating a number of currents which are accurately equal. According to the invention, a current source arrangement of a type described in the opening paragraph is therefore provided, whereby the current source transistors are arranged in a matrix comprising R rows and K columns of matrix elements, each element comprising L interconnected current source transistors of a given current source such that NxM = RxKxL and in that each row comprises M/(RxL) matrix elements and each column comprises M/(KxL) matrix elements of each current source, the matrix elements of each current source being arranged evenly over the surface area of the integrated circuit to provide a maximum average spacing between the matrix elements of said current source, such that the centroid of all matrix elements associated with a given current source is located substantially in the centre of the matrix. The influences of all kinds of gradients and variations such as temperature, doping concentration and oxide thickness gradients on the mutual ratios of the currents of the current sources are inhibited as much as possible by distributing the matrix elements associated with a current source as evenly as possible and with maximum possible mutual distances over the surface area of the integrated circuit. It is to be noted that a binary current source arrangement whose transistors are arranged in a matrix such that the distance between the current source transistors and the centre increases as the intensity of the current source increases is known from United States Patent 3,995,304. However, this is not a current source arrangement in which each current source transistor is constituted by a plurality of parallel-arranged transistors as in the arrangement according to the invention. Moreover, in the arrangement described in said Patent only the detrimental effects of linear temperature gradients are reduced and the detrimental effects of all kinds of non-linear gradients and variations are not inhibited. European Patent Application EP-A-0 074 860 discloses a current source arrangement comprising a plurality of switchable equally-weighted current sources, which can he switched on and off. The number of switched-on current sources is equal to the number represented by a digital input word. The current sources are activated by means of a plurality of logical networks acting on the digital input signals. Each network activates a switchable current source. Each current source consists of a single transistor. The single transistors of the current source arrangement are disposed in spaced relationship on the chip to obtain an averaging effect of deviations in the characteristics of the chip at isolated positions on the chip. Copending European Patent Application EP-A-0 329 231 relates to a current source arrangement comprising N current sources I p provided in the surface of an integrated circuit, where p = 1,...N, for generating N binary weighted currents, each of said current sources comprising 2 p-1 substantially equal current source transistors. Disclosed is also a digital-to-analog converter comprising such a current-source arrangement. Due to the greater equality of the current sources the risk of occurrence of monotonicity errors is reduced considerably when using a current source arrangement according to the invention in a digital-to-analog converter. The invention will now be described in greater detail, by way of example, with reference to the accompanying drawings in which Fig. 1 is a first basic circuit diagram of a current source arrangement according to the invention, Fig. 2 is a second basic circuit diagram of a current source arrangement according to the invention, Fig. 3 shows a digital-to-analog converter comprising a current source arrangement according to the invention, and Fig. 4 shows diagrammatically the arrangement of the transistors on the surface area of the integrated circuit in a current source arrangement according to the invention. Fig. 1 is a first basic circuit diagram of a current source arrangement according to the invention. This arrangement comprises about ten substantially equal current sources shown diagrammatically by means of the transistors T₁-T₁₀. Each transistor T₁-T₁₀ is constituted by a plurality of parallel-arranged transistors. The bases of the transistors are interconnected and the emitters of the transistors are connected to a common point to which an input current I in is applied. This input current I in is split up by the transistors T₁-T₁₀ into 10 substantially equal currents I in/10 which constitute the output currents of the arrangement. Fig. 2 is a second basic circuit diagram of a current source arrangement according to the invention in which the same components have the same reference numerals as those in Fig. 1. The common base of the transistors T₁-T₁₀ conveys a fixed voltage which can be realized, for example, by means of a transistor T₀ whose base-emitter junction is arranged parallel to that of the transistors T₁-T₁₀ and whose collector is coupled to its base by means of an amplifier 2 and to a reference current source I ref . The amplifier 2 controls the base of transistor T₀ in such a way that its collector current is accurately equal to the current I ref . The collector currents of the transistors T₁-T₁₀ are a multiple of this current I ref which multiple is determined by the ratio between the total emitter surface of each of the transistors T₁-T₁₀ and the emitter surface of transistor T₀. Fig. 3 shows diagrammatically a possible embodiment of a digital-to-analog converter comprising a current source arrangement shown in Fig. 2. This is a 10-bit D/A converter. The currents of the 3 most significant bits are supplied by a current source arrangement 40 which has a structure as shown in Fig. 2 and which supplies 8 substantially equal currents. Dependent on the digital input code, 7 currents are applied either to the summing point 80 or drained to the positive power supply terminal by means of a switching network 50 which is constituted by 8 two-way switches which are not shown for the sake of simplicity, whilst one of the currents is applied to an arrangement 60 which supplies the currents for the 7 least significant bits. The two-way switches are constituted, for example, by difference pairs, with the currents of the current source arrangement forming the tail currents of these difference pairs. The arrangement 60 may be constituted, for example, by a binary current divider whose currents, dependent on the digital input code, are applied either to the summing point 80 or drained to the positive power supply terminal by means of a switching network 70 comprising two-way switches which are not shown for the sake of simplicity. The total output currents I out occurring at the summing point can be converted into an output voltage V out by means of a current-voltage converter 90 which is shown diagrammatically. It is to be noted that the arrangement 60 may not only be constituted by a binary current divider but also by an arrangement which applies the current applied thereto to the summing point for a period which is proportional to the least significant bits of the input code. In this embodiment the 10-bit digital input word is serially applied to an input 20 of a data register 10. The 7 least significant bits directly control the switching network 70. The 3 most significant bits are firstly applied to a decoder 30 which derives the switching signals for the 7 switches of the switching network 50. The maximal effective output current of the 7-bit part is 127/128 part of the current applied thereto. If the converter is to remain monotonic, each of the 7 currents of the 3-bit part may deviate less than 1/128 part from the current applied to the 7-bit part. To realize this, each current source transistor comprises a plurality of parallel-arranged transistors arranged in a matrix in a given way. The principle of this arrangement will be explained with reference to a current source arrangement comprising 8 current sources each built up from 16 parallel-arranged transistors. Their arrangement is shown in Fig. 4 in which the interconnections of the transistors associated with a given current source are not shown for the sake of simplicity. The total number of 128 transistors is arranged in a matrix of 16 rows and 8 columns, each row comprising 1 transistor and each column comprising 2 transistors of each current source. All transistors associated with one current source have the same ordinal number. The mutual distance between the two transistors associated with one current source is chosen as large as possible. Furthermore, the transistors are arranged in such a way that the centroid of all transistors associated with a given current source is located substantially in the centre of the matrix. When filling the matrix, the following procedure may, for example, be carried out. In the first column the two transistors associated with current source 1 are placed on the 1st and the 9th row, respectively. Subsequently the next pair of transistors of current source 1 are placed on the 5th and the 13th row in the 2nd column, hence at a maximum possible distance from the transistors in the first column. The two transistors of current source 1 are placed on the 3rd and the 11th row in the third column. It is to be noted that these transistors may in principle also be placed on the 7th and the 15th row. The arrangement of the transistors in the subsequent columns should then be adapted to this location. The transistors of the 4th column are then placed in the 7th and the 15th row, where these transistors are again at a maximum possible distance from the other transistors. The transistor in the 7th row is located substantially halfway the transistors associated with the first current source in the 3rd column. In the same way the transistors of the first current source are arranged in the other columns. As the Figure clearly shows, the centroid of all transistors of current source 1 is located substantially in the centre of the matrix. The transistors of the other current sources are arranged in the same way, which is simply evident, starting from the arrangement according to ordinal number in the first column. The centroid of the transistors associated with these current sources is also located substantially in the centre of the matrix. The principle shown can be easily extended to a larger number of current sources. In the case of a very large number of transistors per current source each element of the matrix may comprise a plurality of transistors of a current source so as to limit the complexity of the interconnections of the transistors associated with one given current source. Due to the described distribution of the current source transistors each current source is built up from current source transistors which are distributed as evenly as possible over the surface area of the integrated circuit. Consequently, gradients and variations such as temperature, doping concentration and oxide thickness gradients and variations occurring across the surface area of the integrated circuit are distributed as evenly as possible over the current sources. The current sources are therefore more accurately equal to one another. The described distribution of the transistors over the surface area of the integrated circuit has proved that a current source arrangement can be manufactured whose mutual current deviation was less than 1 %. With this accuracy the occurrence of monotonicity errors is prevented when using such a current source arrangement in a digital-to-analog converter. The invention may be used both for current source arrangements comprising bipolar transistors and for current source arrangements comprising unipolar transistors. It is also to be noted that a digital-to-analog converter exclusively comprising a linear current source arrangement can be realized instead of a linear current source arrangement for the most significant bits and a binary current source arrangement for the least significant bits.

Claims: A current source arrangement provided in the surface of an integrated circuit comprising N current sources (N ≧ 1) for generating N substantially equal currents, each of said current sources comprising M x L, where M x L > 1 , substantially equal current source transistors, whereby the current source transistors are arranged in a matrix comprising R rows and K columns of matrix elements, each matrix element comprising L interconnected current source transistors of a given current source such that NxM = RxKxL and in that each row comprises M/(RxL) matrix elements and each column comprises M/(KxL) matrix elements of each current source, the matrix elements of each current source being arranged evenly over the surface area of the integrated circuit to provide a maximum average spacing between the matrix elements of said current source, such that the centroid of all matrix elements associated with a given current source is located substantially in the centre of the matrix. A digital-to-analog converter for converting an S-bit digital input signal into an analog output signal, comprising a current source arrangement for generating N substantially equal currents (S ≦ N) for converting N bits of the S-bit digital input signal, characterized in that the converter comprises a current source arrangement as claimed in claim 1.

Inventors: DIJKMANS EISE CAREL, GROENEVELD DIRK WOUTER JOHANNE, SCHOUWENAARS HENDRIKUS JOHANNE, DIJKMANS, EISE CAREL, GROENEVELD, DIRK WOUTER JOHANNES, SCHOUWENAARS, HENDRIKUS JOHANNES
Applicants: PHILIPS NV, N.V. PHILIPS' GLOEILAMPENFABRIEKEN
Application year: 1989
Main classification: H01L27
IPC codes: H03M1, H01L27