Multiplexer and demultiplexer apparatus adaptable for two kinds of transmission rates

Abstract: The multiplexer apparatus for multiplexing four low-speed bit streams into a single high-speed bit stream comprises: a buffer memory (5) of which one unit is provided for each of the four-low speed bit streams, for temporarily storing the four-low speed bit streams; a reference clock pulse generator (1) for generating a reference clock pulse for the operation of the multiplexer apparatus; a pulse generator (2) for frequency-dividing the reference clock pulse by a predetermined number and generating read and write clock pulses for the buffer memory (5), the pulse generating means being capable of varying the bit rates of the read and write clock pulses in response to the bit rates of the low-speed bit streams; and a multiplexer (10) responsive to the read clock pulse for multiplexing the four low-speed bit streams read out of the buffer memory (5) into the high-speed bit stream. The multiplexer apparatus realizes in a single apparatus both a second order MUX apparatus and a third order MUX apparatus conforming to the CCITT Recommendations G.742 and G.751, respectively. A corresponding demultiplexer is also provided.

Description: BACKGROUND OF THE INVENTION The present invention relates to a multiplexer apparatus, and more particularly to a multiplexer apparatus conforming to Recommendations G.742 and G.751 by CCITT (The International Telegraph and Telephone Consultative Committee). CCITT Recommendation G.742 describes in detail a multiplexer apparatus (2M/8M MUX or second order MUX) for multiplexing four first order bit streams of 2,048 Kbits/s into a second order bit stream of 8,448 Kbits/s, and G.751, a multiplexer apparatus (8M/34M MUX or third order MUX) for multiplexing four second order bit streams of 8,448 Kbits/s into a third order bit stream of 34,368 Kbits/s. With reference to these two recommendations, more particularly to Tables 1/G.742 and 1/G.751, it is seen that the frame structures of 8 Mbits/s and 34 Mbits/s are the same except in frame length and bits per tributary. Therefore it is expected that realization of 2M/8M MUX and 8M/34M MUX apparatuses in a single apparatus would result in size reduction, cost saving and maintenance simplification of hardware. Prior art, however, pays no head to integration of 2M/8M MUX and 8M/34M MUX apparatuses, which instead have been designed and manufactured in totally independent units. In US-A-4,649,536 a flexible multiplex system for time division multiplex is disclosed comprising a multiplexer. The multiplexer contains buffer means, reference clock pulse generating means, pulse generating means and multiplexer means for multiplexing a low-speed input bit stream into a high-speed bit stream. Thereby, the frequency change of the output pulse signals of the pulse generating means is performed in the reference clock pulse generating means. SUMMARY OF THE INVENTION An object of the present invention, therefore, is to provide a multiplexer apparatus which can realize in a single apparatus both a second order MUX apparatus and a third order MUX apparatus conforming to the CCITT Recommendations G.742 and G.751, respectively. A multiplexer apparatus according to the invention for multiplexing four low-speed bit streams into a single high-speed bit stream comprises: buffer memory means, of which one unit is provided for each of the four low-speed bit streams, for temporarily storing the four low-speed bit streams; reference clock pulse generating means for generating a reference clock pulse for the operation of the multiplexer apparatus; pulse generating means for frequency-dividing the reference clock pulse by a predetermined number and generating read and write clock pulses for the buffer memory means, the pulse generating means being capable of varying the bit rates of the read and write clock pulses in response to the bit rates of the low-speed bit streams; and multiplexer means responsive to the read clock pulse for multiplexing the four low-speed bit streams read out of the buffer memory means into the high-speed bit stream. Meanwhile, a demultiplexer apparatus according to the invention for demultiplexing an inputted single high-speed bit stream into four low-speed bit streams comprises: reference clock pulse generating means for generating a reference clock pulse for the operation of the demultiplexer apparatus; demultiplexer means responsive to the reference clock pulse for demultiplexing the high-speed bit stream into the four low-speed bit streams; buffer memory means, of which one unit is provided for each of the four low-speed bit streams, for temporarily storing the four low-speed bit streams; and pulse generating means for frequency-dividing the reference clock pulse by a predetermined number and generating read and write clock pulses for said buffer memory means, the pulse generating means being capable of varying the bit rates of the read and write clock pulses in response to the bit rate of the high-speed bit stream. BRIEF DESCRIPTION OF THE DRAWINGS The above and other objects, features and advantages of the present invention will become apparent from the following detailed description when taken with accompanying drawings in which: FIGS. 1a to 1h illustrate the frame structures of second order and third order bit streams; FIG. 2 is a block diagram illustrating a multiplexer apparatus according to the invention; FIG. 3 is a block diagram illustrating a counter for use in the invention; FIGS. 4 and 7 are detailed circuit diagrams of counters whose counts are variable; FIGS. 5A and 5B are circuit diagrams illustrating initial digit value setting circuits; FIGS. 6a to 6k show a time chart for explaining the operation of the counter of FIG. 4; FIG. 8 is a circuit diagram illustrating an example of buffer memory; and FIG. 9 is a block diagram illustrating a demultiplexer apparatus according to the invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT First, the operating principle of the present invention will be described with reference to FIGS. 1a to 1h illustrating frame structures of second order and third order bit streams conforming to the aforementioned CCITT Recommendations G.742 and G.751, respectively. As is obvious from the figures, each frame of the second and third order bit streams consists of four sets, and the frame pulse patterns (frame alignment signals) are the same and they are inserted in the first to tenth bits of the respective first sets in the two frames. The numbers of various control bits and their positions to be inserted in each set also are common between the two frames. The only difference between the two frames is that the length of each set in the second order bit stream frame is 212 bits while that of each set in the third order bit stream frame is 384 bits. The present invention makes use of this structure commonness of the two frames, and use of the difference in length of set between the two frames, providing a single MUX apparatus commonly usable for second order and third order bit streams. FIG. 2 is a block diagram illustrating a multiplexer apparatus according to the invention. In FIG. 2, clock pulses are supplied from a clock pulse generator 1, to a counter 2 for frequency division. The generator 1 produces clock pulses having a repetition frequency f₀ equal to the bit rate of the high-speed bit stream. The frequency is changed depending upon the bit rate of the MUX apparatus. The counter 2 frequency-divides the clock pulse to generate various timing signals required in the MUX apparatus, though the various timing signals are not differentiated in FIG. 2 for the sake of simplicity of illustration. The counter 2, as will be described later on, alters its frequency dividing ratio or total counts according to a selection signal 4 given from outside for determining the type of MUX apparatus to be operated. A frame pulse pattern generator 3 generates a frame pulse pattern, to be inserted for establishing synchronization in a frame period and supplies it to a MUX 10. Meanwhile, four asynchronous serial bit streams 6 to 9 are inputted from an external circuit (not shown) to a buffer memory 5 for bit rate adjustment, and they are written into the buffer memory 5 in response to write clock pulses (not shown) supplied from the outside circuit at the same time as the inputting of data on a channel-by-channel basis. As will be described later, the capacity of the buffer memory 5 can also be varied in response to the selection signal 4. Reading of data out of the buffer memory 5 is achieved simultaneously for all the four bit streams in response to read clock pulses which appear in one of the frequency-division outputs of the counter 2 and whose frequency is equal to the bit rate of a low-speed bit stream. The MUX 10 multiplexes the read bit streams into the high-speed bit stream having the frame structure shown in FIGS. 1a to 1d or 1e to 1h, conforming to G.742 or G.751. The high-speed bit stream enters a coder 11, undergoes code conversion of an HDB3 (high density bipolar 3) code defined by Recommondation G.703, and appears on a transmission path 13. In this embodiment of the invention, it is supposed that the second order MUX apparatus is selected when the selection signal 4 is at its high level, and the third order MUX apparatus is selected when said signal 4 is at its low level. In addition, the MUX 10 performs such operations as prohibition of data reading from the buffer memory 5 when a frame pulse is inserted and so-called stuffing synchronization, i.e. measurement of the phase difference between the read and the write clock pulses on each bit stream and adjustment of synchronism on that basis in the buffer memory 5, but their further explanation is dispensed with here because they are already known to those skilled in the art. These operations are described in the U.S. Patent No. 4,744,082. In FIG. 3 the counter 2 is internally composed of a plurality of counters 21 to 23 connected in series as illustrated in FIG. 3. Thus a reference clock pulse from the generator 1, having a frequency of f₀ equal to the bit rate of the high-speed bit stream, is frequency-divided by four in the first counter 21 into first clock pulses whose frequency is equal to the bit rate of the low-speed bit stream. The first clock pulses are further frequency-divided in the second counter 22, in a ratio determined by the selection signal 4, into second clock pulses having a period of one set in the frame, and then frequency-divided again by four in the third counter 23 into third clock pulses having a period of one frame. The clock pulses of f₀ are also supplied as they are to the MUX 10. Here, the frequency division ratio of the second counter 22 is selected to be 53 for the second order MUX apparatus or 96 for the third order MUX apparatus. These ratios are obtained by the following simple calculations: The ratio K is expressed by K = L/(m₁ x m₂) wherein L is the frame length and m₁ and m₂ are the frequency division ratios of the first and third counters 21 and 23. For the second order MUX apparatus, L is 848 bits, while for the third order MUX apparatus 1,536 bits. Thus, K will be 53 and 96 for the respective second and third order MUX apparatus. Since a divide by m counter where m is greater than 2 n-1 and not greater than 2 n (m and n being positive integers) is generally realized with a counter starting from initial value of 2 n - m and having n flipflops (F/F′s) connected in cascade. Thus, a divide by 53 and 96 counter comprises a counter capable of counting a 2⁷ = 128 which is composed by cascade-connecting F/F′s in seven stages, and means to switch the counter's initial value between 128 - 53 = 75 and 128 - 96 = 32. FIG. 4 is a circuit diagram illustrating the details of the second counter 22. In the drawing, the counter 22 comprises F/F's 51 to 57 which are connected in cascade and operable with a common clock pulse 1 ○ which is obtained by inverting the first clock pulse 1 ○. The F/F′s 51 to 57 are so sequentially weighted as to give weights of 2⁰, 2¹, ...., 2⁶ to the F/F′s 51, 52, .... 57, respectively. The counter 22 also comprises a F/F 58 operable with the first clock pulse. The F/F 58 also produces a timing signal for initial value setting of the counter 22. As described later with FIG. 6k, the timing signal has usually "1" and turns to "0" for one clock pulse period one half the clock pulse after the counter 22 has fully counted up. The initial value for the second order MUX is denoted by 75 = 1001011, and that for the third order MUX, 32 = 0100000. As is obvious from each bit pattern of these initial values, the values of the third and fifth digits are commonly "0" for the two patterns but those of other digits differ between them, so that digit setting circuits 100 to 104 are connected to the F/F's 51, 52, 54, 56 and 57, respectively, to enable either of the patterns to be set as the initial value. As the digit setting circuits 100 to 104 set "1" for second order MUX and "0" for third order MUX, they can have the same structures. The counter 22 further comprises AND gates 70 to 74 for conveying a carry signal from the lower digit F/F to the higher digit F/F, and NAND gates 61 to 66 responsive to the first clock pulse for conveying the carry signal to the higher digit F/F. FIG. 5A shows a specific structure of the circuit 100 as representative of the digit setting circuits 100 to 102 and 104. The digit setting circuit 100 comprises a NAND gate 81 for outputting "1" when setting an initial digit value, a first AND gate 82 for outputting "0" when setting an initial digit value, a second AND gate 84 for receiving the output of the NAND gate 81 and the second order MUX selecting signal from outside, a third AND gate 85 for receiving the output of the first AND gate 82 and the third order MUX selecting signal coming by way of an inverter 83, and an OR gate 86 for receiving the outputs of the second and third AND gates 84 and 85 and supplying its own output as an initial digit value to the data terminal of the F/F 51. Next will be described the operation of the digit setting circuit which operates for the second order MUX. As mentioned above, since the selection of the second order MUX takes place in response to a selection signal "1". The inverter 83 inverts the selection signal "1", and disables the AND gate 85, which as a result supplies "0" to the OR gate 86 irrespective of the value of the output of the AND gate 82. Meanwhile, the output of the AND gate 84 is determined by the output of the NAND gate 81 which receives the outputs from the F/F′s 58 and 51, because the selection signal "1" enables the AND gate 84. The output of the F/F 58 is "0" at the initial value setting as mentioned above and the output F/F 51 is "1" since the initial value setting is performed after the count of the counter 22 reaches the maximum value. As a result, the NAND gate 81 produces "1" which goes through the AND gate 84 to supply the initial digit value "1" to the F/F 51 through the OR gate 86. For the selection of the third order MUX, since the selection signal turns to "0", the AND gate 84 is disabled while the AND gate 85 is enabled. Thus, the initial digit value of the F/F 51 is set to "0" as a result of the output of the AND gate 82. Similarly, the initial digit value "0" or "1" is set to the F/F's 52, 54 and 57, in response to the selection signal "1" or "0". FIG. 5B is a circuit diagram illustrating a specific example of an initial digit value setting circuit 103. The setting circuit 103, unlike the setting circuit 100, sets the initial value at "0" when the second order MUX is selected and "1" when the third order MUX is selected. Therefore this setting circuit 103 can be realized in the same structure as the setting circuit 100 of FIG. 5A except that the inverter 87 is connected to one of the input terminals of the AND gate 84. The operation of the counter 22 shown in FIG. 4 will be described with reference to the timing chart of FIGs. 6a to 6k. In the drawings, a clock input terminal C of the F/F 58 is supplied with the first clock pulse (FIG. 6b) from the counter 21 (FIG. 3) while the F/F 51 receives the inverted first clock pulse (FIG. 6a) which is obtained through the inverter 50. FIGs. 6c to 6i represent the output values of the F/F′s 51 to 57, respectively. When the Q outputs of all F/F′s 51 to 57 turn "1" (indicating that the counter has fully counted up), the output of the NAND gate 67 changes from "1" to "0" (FIG. 6j), and the output of the F/F 58 actuated by the first clock pulse (FIG. 6b) turns to a low level (FIG. 6k) a half clock pulse period after the output value of the NAND gate 67 has changed. Upon falling of the output of the F/F 58 (FIG. 6k) to a low level, the NAND gate in each digit setting circuit turns ON, and initial digit values are set as described above. In the F/F′s 53 and 55, whose initial digit values are "0" for both the second and third order MUX's, "0" values are set when the AND gate turns OFF. If second order MUX is selected, the F/F 56 is so set that the Q-output rises once in every period of the counter 22. Similarly, in the case the third order MUX is selected, the output of the F/F 57 (FIG. 6i) used. FIG. 7 illustrates another example of the second counter 22, a gate array 91 to 95 in which a part of the digit selecting circuits of FIG. 4 is built into F/F's and therefore lends itself to a further reduction in hardware size. For instance, the gate array 91 comprises the second and third AND gates 84 and 85, OR gate 86, inverter 83 and F/F 51 in FIG. 5A, and has data input terminals D1 and D2, a selection terminal SEL, a clock terminal CLK, and output terminals Q and Q . The data terminals D1 and D2 are supplied with the outputs of the NAND gate 81 and the first AND gate 82; the selection terminal SEL, with the selection signal; and the clock terminal CLK, with the clock pulse, respectively. It operates in the same way as the counter of FIG. 4. FIG. 8 is a block diagram illustrating one example of the buffer memory 5. In FIG. 8, one-bit memories are arranged in four parallel rows, each row comprising n such memories. Supposing that the length of the buffer memory is m bits for the second order MUX and n bits for the third order MUX, the buffer memory 5 is so structured as to operate with a selector 500 either the m-bits or the n-bits length memory. The selection for n-bits or m-bits memory is determined according to the selection signal provided from outside. The length of this buffer memory can be determined in consideration of the jitter tolerance and other pertinent requirements. Although m is smaller than n in FIG. 8, m may be either equal to or greater than n if the requirements are met. FIG. 9 is a block diagram illustrating a demultiplexer apparatus according to the present invention. The demultiplexer apparatus comprises a decoder 40 for decoding the encoded bit stream in the coder of the MUX, a clock pulse generator 41 for extracting reference clock pulses from the encoded bit stream, a counter 42 for producing various timing signals used in the DEMUX, a frame pulse detector 43 for detecting a frame pulse from the decoded bit stream and supplying a sync signal to the counter 42, a demultiplexer (DMUX) 44 for separating the decoded bit stream in response to clock pulses from the counter 42 into the four bit streams, and a buffer memory 45 for temporarily storing the four bit streams. Here again, stuffing bits and frame pulses, inserted on the MUX apparatus, are eliminated, but these are known to those skilled in the art and therefore are not described herein. Further description of the buffer memory 45 and counter 42 used in the DEMUX apparatus is also dispensed with, because the same buffer memory and counter for use in the MUX can be applied here. As hitherto described, the second and third order MUX apparatus/DMUX apparatuses conforming to the CCITT Recommendations G.742 and G.751 are realized by permitting common use of the counter for frequency division of the reference clock pulse and of the buffer memory. This results in the advantage of allowing management of the two apparatuses, which have been separately designed, manufactured and maintained, as a single apparatus.

Claims: A multiplexer apparatus for multiplexing four low-speed bit streams into a single high-speed bit stream, comprising: buffer memory means (5), of which one unit is provided for each of the four low-speed bit streams, for temporarily storing the four low-speed bit streams; reference clock pulse generating means (1) for generating a reference clock pulse (f₀) for the operation of the multiplexer apparatus; and multiplexer means (10) responsive to the read clock pulse for multiplexing the four low-speed bit streams read out of the buffer memory means into the high-speed bit stream; characterized by pulse generating means (2) for frequency-dividing the reference clock pulse (f₀) by a predetermined number and generating read and write clock pulses for the buffer memory means (5), wherein the frequency dividing ratio is altered according to a selection signal (4), so that the pulse generating means (2) varies the bit rates of the read and write clock pulses in response to the bit rates of the low-speed bit streams. Multiplexer apparatus according to claim 1, wherein the pulse generating means (2) comprises a plurality of counters (21-23) connected in series and the frequency of the reference clock pulse (fo) is divided by four in the first counter (21) into first clock pulses whose frequency is equal to the bit rate of the low-speed bit stream, the first clock pulses are frequency-divided in a ratio determined by the selection signal (4) in the second counter (22) into second clock pulses having a period of one set in the frame and then again by four in the third counter (23) into third clock pulses having a period of one frame. Multiplexer apparatus according to claim 1 or 2, wherein the capacity of the buffer memory means (5) is varied in response to the selection signal (4). A demultiplexer apparatus for demultiplexing an inputted single high-speed bit stream into four low-speed bit streams comprising: reference clock pulse generating means (41) for generating a reference clock pulse (f₀) for the operation of the demultiplexer apparatus; demultiplexer means (44) responsive to the reference clock pulse for demultiplexing the high-speed bit stream into the four low-speed bit streams; buffer memory means (45), of which one unit is provided for each of the four low-speed bit streams, for temporarily storing the four low-speed bit streams; characterized by pulse generating means (42) for frequency-dividing the reference clock pulse (f₀) by a predetermined number and generating read and write clock pulses for said buffer memory means (5), wherein the frequency dividing ratio is altered according to a selection signal (4), so that the pulse generating means (42) varies the bit rates of the read and write clock pulses in response to the bit rate of the high-speed bit stream. Demultiplexer apparatus according to claim 4, wherein the pulse generating means (2) comprises a plurality of counters (21-23) connected in series and the frequency of the reference clock pulse (fo) is divided by four in the first counter (21) into first clock pulses whose frequency is equal to the bit rate of the high-speed bit stream, the first clock pulses are frequency-divided in a ratio determined by the selection signal (4) in the second counter (22) into second clock pulses having a period of one set in the frame and then again by four in the third counter (23) into third clock pulses having a period of one frame. Demultiplexer apparatus according to claim 4 or 5, wherein the capacity of the buffer memory means (5) is varied in response to the selection signal (4).

Inventors: NISHINA TOSHIYUKI C O NEC MIYA, SHIMADA NAOHIRO, SUGAWARA HIROYUKI C O NEC MIYA, NISHINA, TOSHIYUKI C/O NEC MIYAGI, LTD., SHIMADA, NAOHIRO, SUGAWARA, HIROYUKI C/O NEC MIYAGI, LTD.
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1988
Main classification: H04J3
IPC codes: H04J3