THYRISTOR OF OVERVOLTAGE SELF-PROTECTION TYPE

Abstract: A thyristor of the overvoltage self-protection type capable of performing a turn-on operation certainly without being damaged even when an overvoltage is applied across the thyristor is disclosed in which a P-base layer (13) is provided with a recess (16) having such a depth as to generate an avalanche in the vicinity of the bottom of the recess when the overvoltage is applied across the thyristor, and a portion of a P⁺-layer (17) formed on the surface of the recess (16) is kept in contact with an N-­ emitter layer (15).

Description: BACKGROUND OF THE INVENTION The present invention relates to a thyristor of the overvoltage self-protection type which can be safely turned on without being damaged, even when a forward overvoltage exceeding a breakdown voltage is applied between the anode and cathode of the thyristor. In a case where a forward overvoltage exceeding a breakdown voltage is applied between the anode and cathode of a thyristor, the thyristor is turned on by the overvoltage at an unfavorable portion different from a portion where the thyristor is normally turned on, and may be thermally damaged by an excessive current flowing through the unfavorable portion. A method of protecting a thyristor against the damage due to an overvoltage is to connect an external protection circuit to the thyristor. This method, however, is disadvantageous in that the number of parts used is increased and thus a reduction in reliability and an increase in manufacturing cost are unavoidable. Another method of protecting a thyristor against the damage due to an overvoltage is to cause the thyristor itself to have a protective function against the overvoltage. A thyristor having a self-protective function against an overvoltage is called "thyristor of the overvoltage self-protection type". A typical one of conventional thyristors of the overvoltage self-protection type (referred to as Japanese Laid-Open Patent Application JP-A-60-42864) is shown in Fig. 5. Referring to Fig. 5, a semiconductor substrate 1 includes a P-emitter layer 11, an N-base layer 12 contiguous to the P-emitter layer 11 for forming a first PN junction J₁, a P-base layer 13 contiguous to the N-base layer 12 for forming a second PN junction J₂, a main N-emitter layer 14 contiguous to a portion of the P-base layer 13 for forming a third PN junction J₃, and an auxiliary N-emitter layer 15 contiguous to the P-base layer 13 and spaced apart from the main N-emitter layer 14 for forming a fourth PN junction J₄. Further, a circular recess 16 is formed in the exposed surface of the P-base layer 13 at a central portion of the exposed surface. The auxiliary N-emitter layer 15 is formed around the recess 16 coaxially therewith, and the main N-emitter layer 14 is arranged on the outside of the auxiliary N-emitter layer 15 coaxially therewith. A P⁺-surface layer 17 which is higher in impurity concentration than the P-base layer 13, is formed on the surface of the recess 16. Further, in Fig. 5, reference numeral 2 designates an anode kept in ohmic contact with the exposed surface of the P-emitter layer 11, 3 a cathode kept in ohmic contact with the exposed surface of the main N-emitter layer 14, 4 an auxiliary electrode kept in contact with the auxiliary N-emitter layer 15 and the P-base layer 13, and 5 an annular gate electrode provided on the P-base layer 13 between the recess 16 and the auxiliary N-emitter layer 15. When a forward voltage is applied between the anode 2 and the cathode 3 of a thyristor having the above structure in such a manner that the anode 2 is positive with respect to the cathode 3, a reverse bias voltage is applied across the second PN junction J₂, and thus the thyristor is put in a forward blocking state. At this time, a depletion layer is formed in the N-base layer 12 and the P-base layer 13. The limits of the depletion layer are indicated by broken lines in Fig. 8. The depletion layer is extended in the P-base layer 13 so as to go beyond the bottom of the recess 16, but is extended in the P⁺-surface layer 17 at the recess 16. As a result, a multiplication factor obtained in the vicinity of the recess 16 becomes greater than that obtained in the remaining portion, and thus an avalanche breakdown region is locally formed. When the avalanche voltage breakdown region is initially made conductive by an overvoltage, the initial turn-on current thus produced flows as indicated by lines with an arrow. When viewed from the auxiliary N-emitter layer 15 and the main N-emitter layer 14, the initial turn-on current plays the same role as played by a gate triggering current from the gate electrode 5. Thus, when a thyristor having the structure of Fig. 5 is applied with an overvoltage, the thyristor is turned on in accordance with a mechanism similar to a normal turn-on mechanism. That is, a thyristor of the overvoltate self-protection type can be realized by the structure of Fig. 5. However, the thyristor of the overvoltage self-protection type shown in Fig. 5 has the following drawbacks. That is, the initial turn-on current generated within the P⁺-surface layer 17 travels a long distance to reach the auxiliary N-emitter layer 15 or main N-emitter layer 14, and hence is decreased by carrier recombination. Further, the initial turn-on current is spread in the direction of the thickness of the P-base layer 13, and thus a current useful for forward biasing the fourth PN junction between the P-base layer 13 and the auxiliary N-emitter layer 15 is decreased. As a result, an initially conductive region formed by the initial turn-on current is very small and hence the so-called hot spot is readily formed. Thus, there is a fear of the thermal damage to the thyristor. EP-A-0 178 387 discloses a thyristor having the features of the precharacterizing part of the claim. SUMMARY OF THE INVENTION An object of the present invention is to provide a thyristor of the overvoltage self-protection type which can be turned on certainly without being damaged even when a forward overvoltage across the thyristor is applied. Another object of the present invention is to provide a thyristor of the overvoltage self-protection type, in which the initial turn-on current generated at a time when an overvoltage across the thyristor, is applied can contribute efficiently to the turn-on operation of the thyristor. In order to attain the above objects, the characteristic features of a thyristor of the overvoltage self-protection type according to the present invention are as claimed with the single claim. A recess is formed in the exposed portion of one main surface of one intermediate layer contiguous to one outer layer serving as one emitter, a surface layer equal in conductivity type to and higher in impurity concentration than one intermediate layer is formed on the surface of the recess, and one outer layer is kept in contact with the surface layer. It is to be noted that not only a layer serving as one emitter of a thyristor but also a layer serving as one emitter of the auxiliary thyristor portion of a thyristor having the amplifying gate structure is called one outer layer. When an overvoltage is applied across a thyristor having the above characteristic features, the initial turn on current generated at the bottom of the recess and its neighborhood flows so as to bias a PN junction which is formed between one outer layer and one intermediate layer, efficiently in the forward direction. Thus, the objects of the present invention can be attained. The depth of the recess formed in accordance with the present invention is set so that the initial turn on current is hardly generated when a voltage substantially equal to a rated value is applied across the thyristor, and the initial turn on current sufficient to turn on the thyristor is generated when such an overvoltage as to necessitate the self-protection of the thyristor is applied across the thyristor. Further, the surface layer is formed on the surface of the recess so that an avalanche breakdown is occurred in the surface layer and the initial turn on current thus produced contributes to the turn-on operation of the thyristor efficiently. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a plan view showing an embodiment of a thyristor of the overvoltage self-protection type with a surface layer on the whole surface of the recess. Fig. 2 is a fragmentary sectional view taken along the line II-II of Fig. 1. Fig. 3 is an enlarged view of a main part of the embodiment of Figs. 1 and 2 for explaining the operation of the embodiment. Figs. 4 is a fragmentary sectional view showing the surface layer according to the present invention. Fig. 5 is a fragmentary sectional view showing a conventional thyristor of the overvoltage self-protection type. DESCRIPTION OF THE PREFERRED EMBODIMENTS Now, explanation will be made of typical embodiments of a thyristor of the overvoltage self-protection type with a surface layer on the whole surface of the recess, with reference to the drawings. Figs. 1 to 3 show an embodiment of a light triggered thyristor (namely, light activated thyristor). Referring to Fig. 2, a semiconductor substrate 1 includes a P-emitter layer 11, an N-base layer 12 contiguous to the P-emitter layer 11 for forming a first PN junction J₁, a P-base layer 13 contiguous to the N-base layer 12 for forming a second PN junction J₂, a main N-emitter layer 14 contiguous to a portion of the P-base layer 13 for forming a third PN junction J₃, and an auxiliary N-emitter layer 15 contiguous to the P-base layer 13 and spaced apart from the N-main emitter layer 14 for forming a fourth PN junction J₄. In Figs. 1 to 3, reference numeral 16 designates a substantially circular recess formed in the P-base lyaer 13 at a position where the N-emitter layers 14 and 15 are absent, and 17 a P⁺-surface layer which is formed on the surface of the recess 16 and is higher in impurity concentration than the P-base layer 13. In more detail, the auxiliary N-emitter layer 15 is formed so that the recess 16 is surrounded by the auxiliary N-emitter layer 15 and a portion thereof is kept in contact with the P⁺-surface layer 17, and the main N-emitter layer 14 is formed so that the auxiliary N-emitter layer 15 is surrounded by the main N-emitter layer 14 through the exposed surface of the P-base layer 13. Further, in Figs. 1 to 3, reference numeral 2 designates an anode kept in ohmic contact with the exposed surface of the P-emitter layer 11, 3 a cathode kept in ohmic contact with the main N-emitter layer 14 and kept in ohmic contact with the P-base layer 13 through short-circuiting holes 141 in the main N-emitter layer 14, 4 an auxiliary electrode kept in ohmic contact with the auxiliary N-emitter layer 15 and that exposed surface of the P-base layer 13 which is sandwiched between the auxiliary N-emitter layer 15 and the main N-emitter layer 14, and 6 photo-trigger means (for example, a light emitting diode or optical fiber) for illuminating the recess 16 and the surface of the auxiliary N-emitter layer 15 with light. The depth of the recess 16 is set so that when such an overvoltage as to necessitate the self-protection of the thyristor is applied between the anode 2 and the cathode 3, a depletion layer extending from the second PN junction J₂ into the P-base layer 13 is suppressed by the recess 16, and an avalanche breakdown is occurred in the P⁺-surface layer 17. In other words, the recess 16 has such a depth as to make the breakdown voltage of that portion of the second PN junction J₂ which exists in the vicinity of the recess, lower than the breakdown voltage of the remaining portion of the second PN junction J₂. Preferably, the recess 16 is made so deep as to make the thickness of the depletion layer existing under the recess 16 less than or equal to one-half the thickness of the depletion layer existing in the remaining portion. Next, explanation will be made of the operation of the present embodiment having the above-mentioned structure. The turn-on operation using ordinary trigger means is performed in the following manner. Referring to Fig. 2, a four-layer region (that is, auxiliary thyristor region) Th A including the auxiliary N-emitter layer 15 as one outer layer, is first turned on by a photo-trigger signal, and the turn-on current thus obtained is used as a trigger current for another four-layer region (that is, main thyristor region) Th M which includes the main N-emitter layer 14 as one outer layer, to turn on the whole of the main thyristor region Th M . In other words, the present embodiment is turned on by an amplifying gate mechanism. Next, the turn-on operation of the present embodiment applied with an overvoltage will be explained, with reference to Fig. 3. When an overvoltage across the present embodiment is applied, the initial turn-on current I A is flowed in that portion of the P⁺-surface layer 17 which is formed on the bottom of the recess 16. The initial turn-on current first flows in the P⁺-surface layer 17 along the wall of the recess 16, and changes its direction in the vicinity of the boundary between the P⁺-surface layer 17 and the auxiliary N-emitter layer 15. Thus, as indicated by reference symbol I A1 , the avalanche current flows in that portion of the P-base layer 13 which exists beneath the auxiliary N-emitter layer 15, in a lateral direction, to reach the auxiliary electrode 4. A PN junction formed between the P⁺-surface layer 17 and the auxiliary N-emitter layer 15 is biased in the forward direction by the current I A1 . As a result, the initial turn-on current I A flows from the P⁺-surface layer 17 directly into the auxiliary N-emitter layer 15 as indicated by reference symbol I A2 , to reach the auxiliary electrode 4. Accordingly, the PN junction formed between the P⁺-surface layer 17 and the auxiliary N-emitter layer 15 is more biased in the forward direction, and thus the four-layer region including the auxiliary N-emitter layer 15 as one outer layer it turned on. The present embodiment, in which the P⁺-surface layer 17 is kept in contact with the auxiliary N-emitter layer 15, is superior to the conventional thyristor in the following points. (1) The electric resistance between the initial turn-on current generating portion of the P⁺-surface layer 17 and the auxiliary N-emitter layer 15 can be made small, and thus the greater part of initial turn-on current can reach the auxiliary electrode 4. (2) The greater part of initial turn-on current can flow in that portion of the P-base layer 13 which exists beneath the auxiliary N-emitter layer 15, as indicated by the reference symbol I A1 , and thus the PN junction formed between the auxiliary N-emitter layer 15 and the P-base layer 13 is efficiently biased in the forward direction. (3) The built-in potential between the auxiliary N-emitter layer 15 and the P surface layer 17 can be made small. Hence, the turn-on operation of the present embodiment applied with an overvoltage is performed more rapidly at a wider region, as compared with the turn-on operation of the conventional thyristor applied with the overvoltage. Accordingly, even when an overvoltage is applied across the present embodiment, the present embodiment can be safely turned on, and thus is protected against thermal damage. In order to clearly show the advantages of the present embodiment, the present embodiment and a conventional thyristor formed in accordance with the same specifications were compared with each other. That is, the present embodiment was constructed of a circular semiconductor substrate which had a diameter of 80 mm and included the P-emitter layer having an impurity concentration of 5 x 10¹⁶ atoms/cm³ and a thickness of 110 µm, the N-base layer having an impurity concentration of 2 x 10¹³ atoms/cm³ and a thickness of 750 µm, the P-base layer having an inpurity concentration of 1 x 10¹⁶ atoms/cm³ and a thickness of 85 µm, the recess formed in a central portion of the P-base layer and having a diameter of 0.5 mm and a depth of 70 µm, the P⁺-surface layer formed on the surface of the recess and having an impurity concentration of 1 x 10¹⁸ atoms/cm³ and a thickness of 8 µm, the annular, auxiliary N-emitter layer kept in contact with the P⁺-surface layer and having an impurity concentration of 1 x 10²⁰ atoms/cm³, a thickness of 10 µm and a width of 1.2 mm, and the annular, main N-emitter layer having an impurity concentration of 1 x 10²⁰ atoms/cm³ and a thickness of 10 µm. Further, a thyristor having the conventional structure was prepared in accordance with the above specifications, and the auxiliary N-emitter layer was spaced apart from the P⁺-surface layer a distance of 1.7 mm. The characteristics of the present embodiment applied with an overvoltage were compared with those of the conventional thyristor applied with the overvoltage, as shown in the following table 1. Incidentally, the rated voltage and current of these thyristors were equal to 4,000 V and 1,500 A, respectively, and the overvoltage is from 4,000 V to 4,500 V. The design value of forward breakover voltage of the conventional thyristor which did not have the overvoltage self-protection structure was put in a range from 5,000 to 5,700 V. Fig. 4 shows the P⁺-surface layer according to the present invention. In more detail, Fig. 4 shows that at least a portion of the bottom of the recess 16 is not coated with the P⁺-surface layer 17. In this case, a reduction in triggering sensitivity of a light activated thyristor due to the P⁺-surface layer 17 can be presented. Although one embodiment of a thyristor according to the present invention has been explained, the present invention is not limited to this embodiment, but many variations and modifications are possible. Further, the present invention is applicable to a gate turn-off thyristor, a bi-directional thyristor, a reverse conducting thyristor, and others. As has been explained in the foregoing, according to the present invention, the initial turn-on current generated in the P⁺-surface layer can contribute efficiently to a turn-on operation, and the built-in potential at a region which is first turned on by the initial turn-on current, can be made low. Thus, a self-protective function against an overvoltage can be surely performed.

Claims: A thyristor of the overvoltage self-protection type including a first semiconductor layer (11) of one conductivity type, a second semiconductor layer (12) of the other conductivity type contiguous to the first semiconductor layer for forming a first PN junction (J₁) between the first and second semiconductor layers, a third semiconductor layer (13) of one conductivity type contiguous to the second semiconductor layer for forming a second PN junction (J₂) between the second and third semiconductor layers, a fourth semiconductor layer (14, 15) of the other conductivity type contiguous to a portion of the third semiconductor layer for forming a third PN junction (J₃, J₄) between the third and fourth semiconductor layers, a recess (16) formed in the remaining portion of the third semiconductor layer so as to be extended from the surface of the third semiconductor layer toward the second semiconductor layer, a first main electrode (2) kept in ohmic contact with the surface of the first semiconductor layer, a second main electrode (3) kept in ohmic contact with the surface of the fourth semiconductor layer (14), trigger means (6) for supplying a turn-on signal to one semiconductor layer selected from the first, second, third and fourth semiconductor layers, and a surface layer (17) of one conductivity type higher in impurity concentration than the third semiconductor layer formed on the surface of the recess (16), a portion of the surface layer (17) being contiguous to the fourth semiconductor layer (15), characterized in that the surface layer (17) is formed all over she surface of the recess (16) except a portion of the bottom of the recess, and that the trigger means (6) supplies a photo-trigger signal to the recess (16).

Inventors: AKABANE, KATSUMI, KANDA, KAZUYOSHI, SAKAUE, TADASHI
Applicants: HITACHI, LTD.
Application year: 1988
Main classification: H01L29
IPC codes: H01L31, H01L29