DATA LINK MONITORING SYSTEM

Abstract: A system for monitoring data messages on a communications channel (22) includes a bisync control unit (26) which formats messages received from the channel (22) by adding an additional start-of-message character and a series of end-of-­ message characters, thereby enabling the messages to be displayed by a data display unit (44). The bisync control unit (26) also includes manually settable switches (112, 114) which can be set to the address of a selected remote device, such that only messages transmitted by the selected remote device are displayed.

Description: Technical Field This invention relates to data link monitoring systems of the kind including a communication channel adapted to transmit, between remote processing devices, data messages including start of message characters, and a data display unit adapted to display transmitted messages. The invention has a particular application to a high speed (e.g. 1.2 MHz) local area network. Background Art Local area networks have become very important in solving communication needs where a large number of remote processing devices are connected over a common communication channel to a host processor. As the operating speed of the remote devices increases, there arises a need to check the operation of the system. A known data display unit for displaying transmitted messages is the test instrument known as the Datascope, which is commercially available from the Spectron Division of Northern Telecom. In order to display transmitted messages, such messages are required to be in a predetermined, standard format for the display unit to acquire synchronism and display the transmitted messages. Data display units which require messages to be in a predetermined format have the disadvantage of limited applicability since not all data communication channels operate with the same predetermined message format. (c.f. also document GB-A-2 158 679) Disclosure of the Invention It is an object of the present invention to provide a data link monitoring system which enlarges the range of applicability of a data display unit. Therefore, according to the present invention there is provided a data link monitoring system of the kind specified, characterized by interface means coupled between said communication channel and said data display unit, wherein said interface means includes: storage means adapted to store data characters transmitted on said communication channel; comparison means coupled to said storage means and adapted to compare each character stored in said storage means with a first, predetermined start-of-message character and to generate a first control signal in the event of a positive comparison; and logic means responsive to said first control signal to provide a second control signal effective to cause the insertion in said storage means of a second start-of-message character adjacent said first start-of-message character stored in said storage means, thereby enabling said data display unit to display data messages transmitted on said communication channel. According to a preferred feature a data link monitoring system according to the invention is characterized in that each data message includes data characters identifying the address of the remote processing device sending the data message, in that said interface means includes switching means settable to a position corresponding to the address of a selected remote processing device, by further comparison means coupled to said storage means and adapted to generate a third control signal in response to detecting address characters stored in said storage means, corresponding to said address of said selected remote processing device, and by second logic means responsive to said third control signal to provide a fourth control signal adapted to enable said data display unit to display the message transmitted by said selected remote processing device. Such preferred feature has the advantage of increasing the versatility of the system, in that a desired remote device can be selected to have messages transmitted thereby displayed, which is advantageous for test purposes. Brief Description of the Drawings One embodiment of the invention will now be described by way of example, with reference to the accompanying drawings, in which:- Fig. 1 is a block diagram of an interface unit showing the connections to a data display unit; Fig. 2 is a block diagram of the transceiver and the Manchester decoder of Fig. 1; Figs. 3A-3C inclusive, arranged as shown in Fig. 4, disclose a block diagram of the bisync control unit and the RS-232 driver unit of Fig. 1; Fig. 5 is a illustration of the characters displayed on the screen of the data display unit showing the location of the inserted characters indicating the start and the ending of a data message. Best Mode for Carrying Out the Invention It should be noted at this time that throughout this description of the preferred embodiment, the presence of a / following either a symbol or an acronym represents the logical inversion of that symbol or acronym. Unless otherwise noted, all designated integrated circuit elements are commercially available from the Texas Instrument Corporation of Dallas, Texas. Referring now to Fig. 1, there is shown a block diagram of the interface unit together with its connection to the data display unit which includes a transceiver unit 20 coupled to a local area network (LAN) communication channel 22 over which data messages comprising a plurality of binary characters are transmitted. The transceiver unit will transmit over line 24 to a bisync control unit 26 a carrier sense control signal CRS/ (Fig. 2) indicating, when active low, that a transmission carrier is present together with a transmitted binary data message. The transceiver unit 20 will also transmit over line 48 to a Manchester decoder unit 30 binary data bits and clock signals associated with the data message transmitted over the communication channel 22. The bisync control unit 26 is designed to identify the beginning and the end of the transmitted data message and will output over bus 32 data and clock signals to a RS232 driver unit 34 which transmits the signals over lines 38-42 inclusive to a data display unit 44. In the preferred embodiment the data display unit 44 is a Spectron Datascope operating in accordance with Bisync Industry Standards. The bisync control unit 26 will add bisync data link control characters to the received data message to meet Bisync Industry standards by which the data display unit operates. The Manchester decoder unit 30 separates the data/clock bit stream received from the transceiver 20 over line 48 and transmits over line 56 clock signals to the driver unit 34 for use in synchronizing the transmission of the data signals over lines 38-42 inclusive to the data display unit 44. Referring now to Fig. 2, there is shown a more detailed diagram of the transceiver unit 20 and the Manchester decoder unit 30 in which the transceiver unit 20 is connected to a clock oscillator unit 52 which generates 16 MHz clock pulses for transmission over line 28 to the transceiver unit 20 and to the decoder unit 30. The transceiver unit will output over line 24 to the bisync control unit 26 (Fig. 1) the carrier sense signal CRS/ which goes high when the transmission carrier disappears indicating the end of the data transmission. The transceiver unit 20 will also output over line 48 to the decoder unit 30 the data and clock signals of the data message. The Manchester decoder unit 30, in response to receiving the data/clock signal over line 48, will output over line 56 the 1.2 MHz clock pulses RXC/ and over line 60 the data signals to the bisync control unit 26. The decoder unit 30 will also output over line 36 to the driver unit 34 (Fig. 1) the carrier sense away control signal CRSA/ which becomes high when the transmission carrier on the communication channel 22 goes away. Referring now to Figs. 3A-3C inclusive, there is shown a block diagram of the bisync control unit 26 (Fig. 1) and the driver unit 34. As shown in Fig. 3A, the control signal CRS/ appearing on line 24 will be transmitted through the inverter 62 to one input of a two input AND gate 64 which also receives on its other input the inverted clock pulse RXC/ over line 56 from the Manchester decoder unit 30 (Fig. 2). The output signal RXCINH/ of the AND gate 64 is transmitted through an inverter 66 to the clock input of a multiplexer 68 which receives over the input line 60 the data characters from the Manchester decoder unit 30 (Fig. 2) and also over the input line 70, a plurality of 2 MHz clock pulses outputted from a 74LS177 counter 72. The counter 72 receives over its input line 29 the 16 MHz clock pulses from the clock oscillator 52 (Fig. 2). Associated with the counter 72 is a second 74LS177 counter 74 which will output over line 76 the low control binary signal CHAR indicating the transmission of an eight bit binary character. The signal CHAR will be outputted over line 76 through an inverter 78 as a clock pulse to a 74LS154 shift register 80. As the pulses clock the shift register 80, a high message end signal MSGEND will appear on the output line 82 after six characters have been counted which signal clocks a 74LS74 D-type flip-flop 84. The data signals appearing on the input line 60 of the multiplexer 68 (Fig. 3A) will be outputted over line 86 for storage in a shift register 90 (Fig. 3B), which signals are clocked in by the 1.2 MHz clock pulses RXC/ appearing on line 88. The binary data bits being shifted into the shift register 90 will appear on the output lines 92 of the register which interconnect with lines 94 and 96 which in turn are connected to a plurality of 74LS85 comparators 98-104 (Figs. 3A and 3B). As will be explained more fully hereinafter, the comparators 98 and 100 will detect the occurrence of the start-of-message binary character D5 in the incoming data message while the comparators 102 and 104 will detect a predetermined eight bit sender's address in the data message identifying the terminal device outputting or receiving the data message, which address is inverted by the inverters 106 and 108. The address bits inverted by the inverters 106 and 108 are pulled up to a +5V level by a pull-up circuit 110 transmitted from a plurality of manually operated hexadecimal switches 112 and 114. Upon the comparators 98 and 100 (Fig. 3A) detecting the occurrence of the character D5 in the data bits stored in the shift register 90, a high signal will appear on the output line 116 of the comparator unit 100 which is inverted by the inverter 118 for clocking a 74LS74 D-type flip-flop 120. Clocking of the flip-flop 120 results in a low signal appearing on the Q/ output line 122 which is inputted into a two input AND gate 124 whose output signal SYNC will be transmitted over line 198 to synchronize the clocking of a shift register 126 (Fig. 3B) for storing data outputted by the shift register 90 in a manner that will be described more fully hereinafter. The output signal of the AND gate 124 will also enable a 74LS177 divide by eight counter 128 (Fig. 3B) which is clocked by the 1.2 MHz clock pulses RXC/ appearing on input line 56. Upon reaching a count of eight which represents the number of binary bits in a character, the counter 128 will output a clock pulse over line 238 and through the inverter 130 to the clock input of a 74LS164 shift register 132 which is part of a collision detect circuit as will be described more fully hereinafter. The output clock pulse of the inverter 130 is also transmitted over line 239 to reset the counter 128. Upon detecting the second character in the data message, the counter 128 clocks the register 132 to output a signal over line 134 to the clock input of a D-type 74LS74 flip-flop 136 (Fig. 3B) clocking the flip-flop. The clocking of the flip-flop 136 will output a signal derived from the Q/ output of a D-type 74LS74 flip-flop 138 which is clocked by a high signal appearing on the output line 140 of the comparator unit 104 indicating a message from the designated remote device has been detected in the data message inputted into the shift register unit 90. The Q/ signal appearing on the output line 142 of the flip-flop 136 is transmitted to one contact 144 of a manually actuated switch member 146. When the switch member 146 is moved to the contact 144, the Q/ signal is transmitted to the data display unit over line 242 enabling the data message of the designated remote device selected by the switches 112 and 114 to be sent to the data display unit. When switch member 146 is moved to contact 148, a constant +5 volt signal will be outputted over line 242 resulting in all of the data inputted into the interface being displayed on the screen of the data display unit. Upon detecting the third character in the data message, the shift register unit 132 will output over line 150 the collision detect inhibit signal, COL DET INH through an inverter 152 to one input of an NAND gate 154 (Fig. 3C) whose output signal is transmitted through a LS75188 line driver 156 located in the RS232 driver unit 34. The driver unit 34 outputs a signal over line 158 to a connector 160 which in turn transmits the clear to send signal CTS over line 38 (Figs. 1 and 3C) to the data display unit 44 (Fig. 1) enabling the data display unit to display the data being inputted into the interface. The NAND gate 154 receives a signal over its other input line 162 from the Q/ output of a 74LS121 one shot circuit 164 whose input signal is derived from the carrier sense signal CRSA/ appearing on the input line 36 and transmitted from the Manchester decoder unit 30 (Fig. 2). As will be described more fully hereinafter, the signal CRSA/ goes high when a collision occurs on the channel 22 between two remote terminal devices attempting to send data at the same time. The signal CRSA/ will enable the one shot circuit 164 to output the clear to send signal CTS enabling the data display unit 44 to highlight one of the first two characters of the data message being displayed, thereby visually indication the occurrence of such a collision. In a similar manner, the data message stored in the shift register 126 (Fig. 3B) is outputted over line 166 to a 74LS165 shift register 168 which outputs the data message over output line 170 to a LS75188 line driver 172 located in the RS232 driver unit 34 (Fig. 1) which in turn outputs the data to the connector 160 from where the data is transmitted over line 40 to the data display unit 44 (Fig. 1). Also included in the RS232 driver unit 34 is a LS75188 line driver 174 which receives at one input the clock pulse RXC/ and at its other input the clock inhibit signal RXCINH/ appearing on line 242 (Fig. 3A). Further included in the RS232 driver 34 is a LS75188 line driver 176 which receives an output signal from a D-type flip-flop 178 when clocked by the carrier sense signal CRS/ appearing on line 63 and reset by the message reset a signal MSG RST/ or the clock inhibit signal RXCINH/ both of which are inputted into the two input NAND gate 180. The output signals of the line drivers 172-176 inclusive are transmitted through the connector 160 to the appropriate sections of the data display unit enabling the data message to be displayed on the screen of the data display unit. Referring now to Fig. 5, there are illustrated the data messages that are displayed on the screen of the data display unit 44 (Fig. 1) and outputted by the transceiver unit 20 as part of a communication operation. Each message starts with a preamble 182 comprising a pattern of alternating 1's and 0's but displayed on the screen of the data display unit 44 as the characters 55 or the hex characters AA. There are at least two and no more than eight characters in the preamble. The preamble is followed by sync character 184 which in the present embodiment comprise the character D5. As will be explained more fully hereinafter, the detecting of the first D5 character 184 will result in the changing of a second character to D5 adjacent to the first character. The position of the next character E0 indicates the address of the destination device while the position of the following character C6 indicates the address of the sending device. Following the sender's address are a plurality of data characters 186 which can be of any length followed by no more than six trailing characters 188 indicating the end of the message. In the operation of the system, data signals appearing on the communication channel 22 (Fig. 1) of the local area network (LAN) will be inputted into the transceiver unit 20 which outputs over line 48 to the Manchester decoder unit 30 the data message and also over line 24 to the bisync control unit 26 the active low carrier sense signal CRS/. The Manchester decoder unit 30 (Fig. 2) will output the 1.2 MHz clock pulses RXC/ over line 56 to the bisync control unit 26 and also to the driver unit 34. The Manchester decoder unit 30 will also output over line 36 to the driver unit 34 the carrier sense away signal CRSA/ and the data signals over line 60 (Fig. 2) to the bisync control unit 26. As shown in Fig. 3A, the data signals appearing on line 60 and the clock signals RXC/ appearing on input line 56 to the AND gate 64 are inputted into the multiplexer 68. The AND gate 64 is enabled by the signal CRS/ appearing on line 24 which is transmitted through the inverter 62 to the AND gate 64 which outputs the clock pulses RXC/ through the inverter 66 and over line 190 to the multiplexer 68. When CRS/ is active low, the flip-flop 224 will output a low signal over line 236 to the select input of the multiplexer 68 enabling the multiplexer to output over line 86 the binary data bits appearing on the input line 60 comprising the data message being transmitted over the communication channel 22 of the local area network. The binary data bits appearing on line 86 are clocked into the shift register 90 (Fig. 3B) by the 1.2 MHz clock pulses RXC/ appearing on line 88. At this time the system is looking for the start of a data message from a remote device. The data bits being stored in the shift register unit 90 will be outputted over lines 92 and 94 to the comparators 98 and 102 and also over line 96 to the comparators 100 and 104. When the comparator 98 detects the presence of a D character, a signal will appear on line 103 enabling the comparator 100 to search for the character 5. The comparators 98 and 100 will compare each eight bits of the incoming data message with the data bits on its input lines 194 comprising the character D5. Upon detecting the character D5 in the data message, a signal will appear on the output line 116 of the comparator 100 which is inverted by the inverter 118 and transmitted into the clock input of the flip-flop 120. The clocking of the flip-flop 120 will output a low signal on its Q/ output line 122 to one input of the NAND gate 124 which receives on its other input line 196 the clock pulses RXC/. The low signal appearing on the input line 122 will gate the clock signals over line 198 as the sync signals SYNC to one input of the NAND gate 200 (Fig. 3B) whose output signals are transmitted through the inverters 202, 204, and 206 which comprise a fast pulse forming circuit for generating high speed clock pulses. The very high speed clock output pulses of the inverter 202 are transmitted over line 208 to the AND gate 210 which outputs the pulses over line 212 to the load and shift input of the shift register 126. In response to receiving these clock pulses over the input line 212, the shift register 126 will write the character D5 over the character preceding the D5 character detected by the comparators 98 and 100. This insertion of the second D5 character in the data message provides a start of message signal to the data display unit 44 to synchronize the displaying of the data character at this time. The D5 character is wired in the input lines 214 to the shift register 126 unit. As the shift register 90 (Fig. 3B) outputs the data bits of the incoming message over line 92, the comparators 102 and 104 will compare the first two characters after the character D5 has been detected as indicating the start of a message. As previously described, the first eight bit character will indicate the address of the receiving device while the second eight bit character represents the address of the sending device. In order to display the data messages being outputted by a particular remote device, the manually operated hexadecimal switches 112 and 114 are set to output over lines 216 through the pull-up unit 110, an eight data bit character representing the address of the designated device which data bits are inverted by the inverters 106 and 108 and transmitted over line 217 to the comparators 102 and 104 for use in selecting the data message to be displayed by the data display unit. Upon finding the address of the designated remote device in the characters of the data message stored in the shift register 90, a high signal will appear on the output line 140 of the comparator 104 which clocks the flip-flop 138 whose output signal over line 218 is gated through the flip-flop 136 and over line 142 to the switch member 146. As previously described, the switch member 146 enables the data display unit 44 to either screen just the message from the designated remote device or to display all the data messages being transmitted over the communication channel 22 of the local area network. After the data message of the designated device has been identified, the data message is transmitted through the shift register 168 (Fig. 3B) and through the line driver 172 (Fig. 3C) to the connector 160 from where the data message is transmitted over line 40 to be displayed on the screen of the data display unit. The counter 74 is clocked by the 2 MHz clock pulses appearing on the clock input line 220. These pulses are derived by the counter 72 from the 16 MHz clock pulses appearing on the input line 29 and which were outputted by the clock oscillator 52 (Fig. 2). The counter 72 is enabled by a high signal appearing on input line 222 and transmitted from the flip-flop 224 which in turn is clocked by the low to high transition of the signal CRS/ appearing on the input line 226 and transmitted from the transceiver 20 over line 24 (Fig. 2). The flip-flop 224 also generates a low signal over the input line 236 to the multiplexer 68 switching the multiplexer to output end of message characters in a manner to be described more fully hereinafter. As each clock pulse is inputted into the multiplexer 68 over input line 70, the counter 74 will count the pulses and upon reaching a count of eight, will provide the character signal CHAR over line 76 indicating one eight bit character. The high signal CHAR is inverted by the inverter 78 and inputted over line 79 into the clock input of the shift register 80. The signal CHAR also resets the counter 74 over line 77. As the shift register 80 is clocked, a high signal will sequentially appear on its output lines 81 in a manner that is well known in the art. After six characters have been counted, the high message end signal MSGEND will appear on line 82 which signal clocks the flip-flop 84. The flip-flop 84 outputs over line 228 the message reset signal MSG RST/. This signal is inverted by the inverter 230 and outputted over line 232, resetting the various integrated circuit elements in the bisync control unit 26 in preparation for receiving the next data message. The data messages transmitted over the communication channel 22 (Fig. 1) do not contain any end of message characters. The only way the end of a message can be detected is by the CRS/ signal going high. End of message processing is required to transmit the remaining two data characters that are held captive in the shift registers 90 and 126 (Fig. 3B). However, this signal is unable to tell the data display unit to disable synchronization between the interface unit and the data display unit and to search for the next sync character. In order to tell the data display unit to disable the synchronization and to start the search, an end of message sequence comprising the data characters FF is added. When the carrier envelope disappears at the end of a data message, the signal CRS/ going high clocks the flip-flop 224 (Fig. 3A) enabling the Q/ output of the flip-flop to transmit a high signal over line 236 to the select input of the multiplexer 68 which switches the inputs to the multiplexer from the data input line 60 to the input line 238 thereby adding the characters FF to the data message, notifying the data display unit to disable the synchronization between the units. The captive characters in the shift registers 90 and 126 and the end of message characters are clocked out by a 1.2 MHz clock pulse appearing on input line 70 to the multiplexer 68. The character FF comprises a continuous series of one binary bit which in the present embodiment is +5 volts. When two or more remote devices are attempting to transmit data messages over the communication channel 22 (Fig. 1) at the same time, a collision occurs. When this happens, a character in the preamble being displayed on the screen of the data display unit is highlighted to indicate such a condition. A collision detect is only valid if it happens before the occurrence of the third character of the data message. If the collision detect occurs after that, it is actually a spurious indication. As previously described, the first character after the occurrence of the start of message characters 184 (Fig. 5) comprises the address of the receiving device while the second character comprises the address of the sending device. A collision is detected when the carrier sense away signal CRSA/ outputted over line 36 from the Manchester decoder unit 30 (Fig. 2) goes high enabling the one shot circuit 164 (Fig. 3C) to output the clear to send signal CTS. This means there has been a loss of the carrier signal at this time. If this occurs before the third character of the message is transmitted to the bisync control unit 26 (Fig. 1), a collision is present and the first or second character of the preamble will be highlighted. If the CRSA/ signal goes high after the third character of the preamble has been received, the clear to send signal CTS is inhibited thereby preventing the highlighting of any of the data characters which normally occurs if a collision is present. As previously described, the counter 128 (Fig. 3B) will count each binary bit of the data message being stored in the shift register 90 (Fig. 3B). As each eight bits are counted, a low signal will be outputted over line 238 and after being inverted by the inverter 130 will enable the shift register 132 to sequentially output a high signal over its output lines 240. The signal will also reset the counter 128 over line 239. When the second character is clocked into the shift register 132, the high signal appearing on the output line 134 will clock the flip-flop 136 enabling the switch member 146 to transmit a signal over line 242 to the data display unit 44 (Fig. 1) where the specific data message of the selected device is displayed on the screen of the data display unit. When the third character is clocked into the shift register 132, a high collision detect inhibit signal COL DET INH appearing on output line 150 and inverted by the inverter 152 is transmitted to one input of the two input NAND gate 154 (Fig. 3C) which inhibits the line driver 156 from outputting the clear to send signal CTS to the connector 160, thereby preventing the highlighting of a character. The clear to send signal is normally outputted by the one-shot circuit 164 for a duration which enables the data display unit to highlight one of the characters of the data message, thereby visually indicating the presence of a collision as previously described.

Claims: A data link monitoring system, including a communication channel (22) adapted to transmit, between a plurality of remote processing devices, data messages including start of message characters, and a data display unit (44) adapted to display transmitted data messages, characterized by interface means (20,26,30,34) coupled between said communication channel (22) and said data display unit (44), wherein said interface means (20,26,30,34) includes: storage means (90,126) adapted to store data characters transmitted on said communication channel (22); comparison means (98,100) coupled to said storage means and adapted to compare each character stored in said storage means (90,126) with a first, predetermined start-of-message character and to generate a first control signal in the event of a positive comparison; and logic means (120,124,200, 202,204,206,214) responsive to said first control signal to provide a second control signal effective to cause the insertion in said storage means (90,126) of a second start-of-message character adjacent said first start-of-message character stored in said storage means (90,126), thereby enabling said data display unit (44) to display data messages transmitted on said communication channel (22). A system according to claim 1, characterized in that each data message includes data characters identifying the address of the remote processing device sending the data message, in that said interface means (20,26,30,34) includes switching means (112,114) settable to a position corresponding to the address of a selected remote processing device, by further comparison means (102,104) coupled to said storage means (90,126) and adapted to generate a third control signal in response to detecting address characters stored in said storage means (90,126), corresponding to said address of said selected remote processing device, and by second logic means (138,136,146) responsive to said third control signal to provide a fourth control signal (RXCINH/) adapted to enable said data display unit (44) to display the message transmitted by said selected remote processing device. A system according to claim 2, characterized in that said second logic means (138,136,146) includes further switching means (146) selectively settable to a position enabling transmission of said fourth control signal (RXCINH/) to render said data display unit (44) operative to display the message transmitted by said selected remote processing device. A system according to claim 3, characterized in that said interface means (20,26,30, 34) includes transceiver means (20) adapted to provide a fifth control signal (CRS/) during the reception of data characters from said communication channel (22), third logic means (224) responsive to the cessation of said fifth control signal (CRS/) to provide a sixth control signal, multiplexer means (68) connected to said storage means (90,126) and adapted to apply said data messages to said storage means (90,126), and a source of end-of-message signals (238) coupled to said multiplexer means (68), whereby, in response to said sixth control signal, said multiplexer means (68) is adapted to apply said end-of-message signals to said storage means (90,126), whereby said end-of-message signals are added to said data messages. A system according to claim 4, characterized in that said interface means (20,26,30, 34) includes decoding means (30) adapted to provide a seventh control signal (CRSA/) representing the occurrence of a collision on said communication channels (22), and fourth logic means (164,154) responsive to said seventh control signal (CRSA/) to provide an eighth control signal enabling said data display unit (44) to highlight at least one displayed character to indicate the occurrence of a collision. A system according to claim 5, characterized in that said interface means (20,26,30, 34) includes counting means (128,132) adapted to count the number of characters entered into said storage means (90,126) and to provide a ninth control signal adapted to inhibit said fourth logic means (164,154) from providing said eight control signal in response to said counting means (128,132) attaining a predetermined count value. A system according to claim 6, characterized in that said predetermined count value is three. A system according to claim 6 or claim 7, characterized in that said fourth logic means (164,154) includes a one-shot device (164).

Inventors: LARIMER, FRED, K.
Applicants: NCR INTERNATIONAL INC.
Application year: 1988
Main classification: H04L12
IPC codes: H04L29, H04L12