DOT PRINTER WITH TOKEN BIT SELECTION OF DATA LATCHING

Abstract: In a non-impact dot printer, such as an LED printer, multiple bits of image data determining the on-time of each LED (20,20′) are latched into an appropriated data register (25,26;25′,26′) in accordance with a token bit that is passed along a shift register (29,29′). The shift register (29,29′) is preferably bi-directional to permit for selection of direction wherein identical driver circuitry is provided on opposide sides of a line of LED's.

Description: BACKGROUND OF THE INVENTION The present invention relates to a dot printer for printing characters, halftone images and the like with small pixels (dots). Various recording elements sections or printer heads for use in dot printers that form output images with dots are known. Examples of such heads include a wire dot printer head, an electrostatic printer head, an ink-jet printer head, a thermal printer head, an LED (light emitting diode) array printer head and the like. An LED array printer head having 8 or more elements per mm as the dot generating elements is receiving considerable attention due to its extremely high resolution. When this head is used in place of an optical scanning mechanism in a conventional electrophotographic copying machine, a printer can be realized in which an array of LED's is selectively turned on in accordance with a video signal to form an electrostatic latent image on a surface of an adjacent photosensitive body and a visualized image is obtained through a transfer process of the developed image onto a transfer sheet. In a printer of this type, a portion corresponding to the "ON" LED's can be formed into a black or white image portion by changing the charging conditions or toner. In U.S. Patent US-A- 4,596,995, examples of printers of the kind referred to above are described. In printers described in this apparatus, registers are provided for latching image data signals to respective LED's or recording elements to be enabled. In order to determine which register is to latch an image data signal rather complex circuitry in the form of a counter and decoder is provided to generate a signal to allow a register to latch the data from a data bus. It is an object of the invention to provide printer apparatus with a more simplified means for data latching and that is particularly advantageous when multiple bits of data are used to record each pixel or dot. It is a further object of the invention to provide printer apparatus with a data latching means that allows for similar circuitry for data latching to be operated in selected directions, the advantages of which will be more fully apprecited after reading of the specification herein. SUMMARY OF THE INVENTION The objects of the present invention are realized by a dot printer apparatus comprising: a recording head having a plurality of recording elements for dot-recording on a recording medium with an exposure which is dependent on image data signals; driving means for selectively driving said plurality of recording elements in accordance with said respective image data signals; said driving means including respective data register means associated with each recording element for storing said image data signals; parallel data bus means for carrying image data signals to said driving means; means commonly connecting said data bus means to each of said data register means; and characterized by a multistage bi-directional shift register means for outputting sequentially at respective stages a token bit signal for sequentially selecting a respective data register means for accepting and storing said image data signals for use in driving the recording element associated with the selected said respective data register means; and means connected to said bi-directional shift register means for establishing the direction of shifting of said token bit signal along said shift register means. The objects of the present invention are further realized by a dot printer apparatus comprising: a recording head having a plurality of recording elements for dot recording on a recording medium with an exposure which is dependent on image data signals; driving means for selectively driving said plurality of recording elements in accordance with said respective image data signals; parallel data bus means including a plurality of independent data lines for carrying image data signals to said driving means, said driving means comprising data register means including separate register means for each of said recording elements; said separate register means of each said recording elements being commonly connected to said data bus means; each of said separate register means including a plurality of bi-stable multivibrator elements; and characterized by a multistage shift register means for sequentially outputting a token bit signal at a respective stage of a plurality of respective stages, a different respective stage of said respective stages being associated to each of said separate register means; and means commonly connecting each of said respective stages of said multistage shift register means to a said plurality of bi-stable multivibrator elements associated with a respective separate register means to enable said bi-stable multivibrator elements to respond to said image data signals on said data bus in coordination with the token bit signal output from said respective stage for storing said image data signal for use in driving the recording element associated with the said respective separate register means. The above and other objects and features of the present invention will become apparent from the following description taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS The subsequent description of a preferred embodiment of the present invention refers to the attached drawings wherein: FIG. 1 is a perspective view illustrating the general arrangement of a prior art non-impact printer; FIG. 2 is a block diagram of a circuit for providing signals to a non-impact head made in accordance with the invention and FIGS. 3a, b and c represent a schematic of a circuit for a non-impact print head made in accordance with the invention. DESCRIPTION OF THE PREFERRED EMBODIMENT Because apparatus of the type described herein are well known, the present description will be directed in particular to elements forming part of, or cooperating more directly with, the present invention. The apparatus for the herein disclosed invention is typified by the diagram of FIG. 1: a linear array 10 of 3583 triggerable recording elements; e.g. LED's, is disposed to expose selectively a photosensitive image-receiver medium 12 that is movable relative to the array by suitable conventional means (not shown). Optical means for focusing the LED's onto the medium may also be provided. In this regard, gradient index optical fiber devices such as Selfoc (trademark of Nippon Sheet Glass Co., Ltd.) arrays are highly suited. The LED's of the array are triggered into operation by means of image processing electronics 14 that are responsive to image signal information. Depending on the duration for which any given LED is turned on, the exposure effected by such LED is more or less made. Where the medium 12 is, say, photographic film the latent image formed line by line by selective exposure of said LED's may be subsequently developed by conventional means to form a visible image. Where the medium 12 is an electrophotographic receptor, the LED's may be used to form an electrostatic image on a uniformly electrostatically charged photoconductor and this image developed using opaque toner particles and perhaps transferred to a copy sheet, see U.S. Patent US-A- 3,850,517. With reference now to FIGS. 2 and 3, a data source 15 such as a computer, word processor, image scanner or other source of digitized image data, provides image data signals to a data processor 16 which may comprise a raster image processor (RIP). The data processor under control of clock pulses from a logic and control device (LCU) 18 provides a plurality of outputs including rasterized data outputs and control signals which are fed to the print head. In addition, a clock 17 in response to signals from the LCU provides clock pulses to an up/down counter 13 which, when enabled by a signal from the LCU, counts such clock pulses and provides at an output having a plurality of lines a digital signal representation of the state of the counter. Typically, such a counter has one line representing a least significant bit of such count and other lines representing other more significant bits. In accordance with a technique fully described in U.S. Patent US-A- 4,750,010, the output of counter 13 is provided to a first set of input terminals to a comparator 19 associated with each recording element 20, 20′, i.e., LED in this embodiment. A plurality of data lines are also provided to a second set of input terminals associated with each comparator. The comparators 19 all compare the output of the counter 13 with the value of the data. As will be described herein, the image data signal provided to each comparator relates to a desired ON time or period of enablement for a respective LED 20, 20′ for the recording of a particular pixel. As is well known, the LED's are alternately divided into odd and even-numbered LED's so that respective integrated circuit driver chips 8, 8′ therefor are located on opposite sides of the line of LED's. As the circuitry is similar for the corresponding driver chips, a prime (′) will be used to denote the circuitry associated with the odd-numbered LED's. The image data signals provided to each comparator 19 during the printing of a single line of dots by the row of LED's is related to the desired pixel or dot size to be exposed onto the image receiver medium by that LED for that particular line of dots. As shown in FIGs. 3a, 3b and 3c, six independent lines of data D o through D₅ provide a six bit digital image data signal that allows for grey-scale variation of the output of each LED during each cycle of operation. During each cycle the data to each comparator may comprise six binary bits representing an amount from decimal 0 to decimal 63. Although the data lines D o through D₅ and other signal lines are shown passing through the driver chips, it will be appreciated that this is for the convenience of this description and that conventionally such lines are formed outside of the chips and connections made to these lines using "pads" or suitable connection points associated with the chips. Suppose, for example, that the LED is to be enabled for a time period equal to 19 clock periods plus T MIN . T MIN represents a pre-established minimum LED on time. In response to a start of line pulse 21, the counter 13 is enabled and commences to count from decimal 63 to 0. The six bit output of counter 13 is coupled to one set of inputs at terminal X of each of the comparators. This counter output is now compared with the data input at another set of inputs at terminal Y of this comparator which represents in binary form decimal ten. When there is a "match," i.e., when the count of terminal X is 10, a pulse is provided at the output terminal to cause latch 22 to enable the driver 23 to commence and maintain current to LED 20. After the counter counts down to zero, the counter is inhibited from counting additional clock pulses for a period T MIN that is either programmed into the counter or provided by other suitable means. After this predetermined time period T MIN the counter is set to count in its up mode and commences counting clock pulses again. When the counter, in its count up mode, reaches decimal 10 the latch 22 is reset and current to the LED ceases. The other LED's, etc. operate in similar fashion but their data may require different count values to turn on and off. What these LED's will thus have in common is that all will have their respective current pulses centered, i.e., the midpoints of the respective current pulses will occur at the same time. The pulse duration for each LED during each line of print is varied, however, in accordance with their respective image data signals. In this embodiment, the LED's may be initially "balanced" such as by adjusting a "trim" resistor respectively associated with each LED. In lieu of balancing the LED's with trim resistors, correction for unequal light output may be provided by adjustment of the data in accordance with the characteritics of each LED. Thus, a programmable read only memory device or PROM may store the characteristics of each LED and data for that LED can be modified to provide an input count at terminal Y that represents data modified by the exposure characteristics of the LED. For example, for an LED that is a relatively strong light emitter the PROM would modify data bits for that LED to reduce the count that otherwise would be provided at terminal Y base solely on the data. Still other circuitry for balancing the driving current to the LED's is described in PCT U.S. 88/00958. The description of the circuitry forming a part of the driving circuitry for distributing the image data signals to the appropriate comparator to which the present invention is particularly directed will now be described. It being understood, of course, that the invention in its broader aspects contemplates circuits that do not employ a comparator to control enablement of "ON" time. In the example of the circuitry for the print head shown in FIGs. 3a, b and c, the driving circuitry for the LED's are provided on opposite sides of the line of LED's 20, 20′. This is a known desirable arrangement for permitting LED's to be packed closer together to provide greater image resolution capabilities for the printer. As may be noted the circuit arrangement is an alternating one such that what may be called the even-numbered LED's have their respective driving circuitry located to one side of the line of LED's and what may be called the odd-numbered LED's have their respective driving circuitry located to the other side of the line of LED's. Typically, groups of, say, 64 of the odd numbered LED's will have their respective driving circuitry formed in a single integrated circuit chip and thus, for a print head having 3584 LED's on the print heat, there may be 28 driving chips located on each side of the line of LED's. In order to save on production costs for these driving chips, it is desirable that they be identical. For the driving chips to be identical, although locatable on either side of the line of LED's, it is desirable for design simplicity that signals traversing the length of the print head be programmably movable in either direction. Such signals primarily involve the data image signals. The image data signals are output by the data processor 16 in accordance with image data signals for the odd-numbered LED's and image data signals for the even-numbered LED's. Discussion will now be made with regard to the image data signals for the even-numbered LED's, since operation and circuitry for the odd-numbered LED's is identical. Data lines D o - D₅ are independent lines each carrying a signal representing a digital bit (0 or 1) so that together their respective signals define a digital six bit number from decimal 0 to decimal 63. This image data signal is passed along lines D o - D₅ which comprises an image data signal bus. Associated with each LED is a data register means 24, 24′ for latching data from this bus during each cycle of operation for printing a single line of dots. As will be described a token bit is used to enable a data register means associated with a particular LED to accept the data while other data register means associated with other LED's await their respective data. The data register means 24 (24′) for each LED comprises a pair of latches 25, 26 (25′, 26′) or bi-stable multivibrators for each of the six data lines. The pair of latches are connected in a master-slave relationship wherein in response to a token bit signal at the enable input terminal of the master latch 25, an image data signal at the data input terminal of the master latch 25 will cause the output of the master latch to either change or remain the same depending upon the image data signal. It will be noted that the six (only three of which are shown) master latches 25 in the data register means of each LED are commonly connected by line 27 (27′) (noninverted output line of flip-flop 29 (29′)) to simultaneously receive the token bit signal from the token bit shift register 28 (28′). The token bit shift register 28 comprises a series of flip-flops 29 which have clock pulses applied to the clock terminals thereof and the signal representing the token bit input to the data input terminal of each. Note that the same token bit signal will be provided to both the even and odd token bit shift registers 28, 28′. The Q or inverted outputs of each of these flip-flops 29 is connected to the data input terminal of the next flip-flop 29 in the series through a tri-state inverter 30 (30′). A duplicate connection is made in the opposite direction through tristate inverters 31 (31′) so that programmable control may be made of the direction for shifting the token bit along the various stages of token bit shift register 28. In the example where the token bit is to be shifted from left to right in FIG. 3a for the Data Even half of the print head, the line R/LB (right/left bit) is made logic high causing the output of its respective inverter 32 (32′)to go to logic low. This provides an enable signal to the tristate inverters 30 and they operate as normal inverters. The tristate inverters 31 are not enabled and provide a high impedance or near open circuit condition at their outputs. Thus, in response to clock pulses from the data processor 16 the token bit is passed from stage to stage of the token bit shift register 28 and accordingly outputted sequentially for enablement of the master latches 25 of a respective data register 24. With movement of the token bit from stage to stage of the shift register 28 the data bits occurring on lines D o -D₅ are accepted by the data registers 24 in turn from left to right until all the 1792 data registers on this side of the print head have acquired their respective six bits of data. A latch enable signal is then applied on line LEN to cause the respective slave latches 26 to latch the data at their respective outputs. The respective outputs of the slave latches 26 are now communicated to the data input terminals Y of the respective comparators 19 for determining the duration of exposure for each LED in accordance with the techniques described above. The master latches 25 are now free to receive the image data signals for the next line of dots to be recorded. For the operation of the Data Odd registers the R/LB line is made logic low so that the token bit passes from left to right in FIG. 3c. Thus, identical driving circuit chips are used for the odd and even numbered LED's by employing the programmable token bit to simplify and facilitate the circuits mounted on the print head. The advantages to using identical circuits on different sides of the print head is in addition to the obvious economic benefits of making them identical. With identical chips there is greater likelihood that their driving capabilities will be more identical to provide more uniform output by the LED's. In addition, the circuitry for formatting data to the printhead is simplified. The use of the token bit to control bidirectional shifting of data on the printer apparatus represents a substantial saving of circuitry over those known in the prior art. For example, in the prior art each of the plural data bits will have to have separate shift registers and associated logic for shifting data in selectable directions along the registers. Thus, where six data bits, for example, are used to define each pixel or dot size, each of the six shift registers used in the prior art would be required to have directional logic devices associated with such registers not unlike that shown and described for the one register for shifting the token bit. The use of the token bit for bidirectional shifting, therefore, greatly reduces the required number of circuitry and pads for accomplishing the desired goal, thereby facilitating construction of the print head. The master-slave latch arrangement as noted above permits data to be written into the master latch while the slave latch contains other data. Normally, for such purpose, each stage of a shift register would have three or more latches used to shift one bit of data. Thus, the use of the master-slave latch arrangement is also advantageous in reducing the number of required circuits thereby facilitating construction of the print head. Thus, there is facilitated the incorporation of the token bit register 28 and data registers 24 in an integrated circuit chip 8 which also includes the comparators 19, latches 22 and current drivers 23 to comprise a driving circuit for a group of say 64 LED's. The counter 13 also may be made part of each chip 8. As is well known, driving circuitry for each of an odd and even group of LED's may be mounted on modules that can be independently tested before being assembled on a print head. With assembly of the modules on the print head, electrical interconnections are made to allow passage of the token bit and other signals between adjacent chips.

Claims: A dot printer apparatus comprising: a recording head (10) having a plurality of recording elements (20, 20') for dot-recording on a recording medium with an exposure which is dependent on image data signals; driving means (24, 19, 22, 23; 24', 19', 22' 23') for selectively driving said plurality of recording elements in accordance with said respective image data signals; said driving means including respective data register means (24; 24') associated with each recording element (20; 20) for storing said image data signals; parallel data bus means (D₀-D₅; D'₀-D'₅) for carrying image data signals to said driving means; means commonly connecting said data bus means to each of said data register means; and characterized by a multistage bi-directional shift register means (29; 29') for outputting sequentially at respective stages a token bit signal for sequentially selecting a respective data register means (24; 24') for accepting and storing said image data signals for use in driving the recording element associated with the selected said respective data register means; and means (30, 31, 32; 30', 31', 32') connected to said bi-directional shift register means (29, 29') for establishing the direction of shifting of said token bit signal along said shift register means (29, 29'). The apparatus of Claim 1 and wherein said data bus means comprises a plurality of independent data lines, each carrying image data signals and said data register means (24; 24') for each of said recording elements is coupled to said bus means to receive data signals from each of said data lines. The apparatus of Claims 1 and 2 and wherein each of said respective data register means (24; 24') comprises at least a master latch (25; 25') and a slave latch (26, 26') responsive to the output of said master latch and said master latch is coupled to said data bus means and changes output in accordance with image data signals on said data bus means and in response to said token bit. The apparatus of Claim 3 and wherein each of said respective data register means (24; 24') comprises a plurality of master latch and slave latch combinations, each combination being connected to a separate data line of said data bus means, the master latches of each respective data register means being commonly connected simultaneously to a same register stage of said bi-directional shift register means (29; 29'). The apparatus of Claim 4 and wherein said driving means includes means (19, 22, 23; 19', 22', 23) responsive to the output signals of said slave latches (26, 26') in said respective data register means (24, 24') for driving a respective recording element (20, 20') for a time period related to said output signals of said slave latches. A dot printer apparatus comprising: a recording head (10) having a plurality of recording elements (20, 20') for dot recording on a recording medium with an exposure which is dependent on image data signals; driving means (24, 19, 22, 23; 24', 19', 22', 23') for selectively driving said plurality of recording elements in accordance with said respective image data signals; parallel data bus means (D₀-D₅; D'₀-D'₅) including a plurality of independent data lines for carrying image data signals to said driving means, said driving means comprising data register means (24, 24') including separate register means (25, 26; 25', 26') for each of said recording elements, said separate register means for each of said recording elements being commonly connected to said data bus means; each of said separate register means including a plurality of bi-stable multivibrator elements (25, 26; 25', 26'); and characterized by a multistage shift register means (29; 29') for sequentially outputting a token bit signal at a respective stage of a plurality of respective stages, a different respective stage of said respective stages being associated to each of said separate register means; and means commonly connecting each of said respective stages of said multistage shift register means (29; 29') to a said plurality of bi-stable multivibrator elements (25; 25') associated with a respective separate register means to enable said bi-stable multivibrator elements to respond to said image data signals on said data bus in coordination with the token bit signal output from said respective stage for storing said image data signal for use in driving the recording element associated with the said respective separate register means. The apparatus of Claim 6 and wherein each of said plurality of bi-stable multivibrator elements (25, 25') has its respective output coupled to a second bi-stable multivibrator element (26; 26') for latching an image data signal at the output of said second bi-stable multivibrator element. The apparatus of Claims 6 or 7 and including means (30, 31, 32; 30', 31', 32') for controlling the direction of shifting of the sequence of output of said token bit signal.

Inventors: KIEFFER KENNETH D, NG YEE S, PHAM HIEU, TSCHANG PIN S, ZEISE ERIC K, KIEFFER, KENNETH, D., NG, YEE, S., PHAM, HIEU, TSCHANG, PIN, S., ZEISE, ERIC, K.
Applicants: EASTMAN KODAK CO, EASTMAN KODAK COMPANY (A NEW JERSEY CORPORATION)
Application year: 1988
Main classification: H04N1
IPC codes: H04N1, G06K15, B41J2, G03G15, G06F3