Interference canceller and method of interference cancelling

Abstract: In a digital radio transmission system for transmitting independent dual data by using cross polarization, an interference canceller detects cross polarization interference either directly or indirectly. An interference compensating signal is generated and applied to the main signal to cancel the interference element. In a case where no interference element is present, deterioration of cross polarization discrimination from an interference cancelling circuit is prevented by first determining whether an interference element actually exists and applying the interference compensating signal only when it does exist. The interference compensating signal can be attenuated based on the value of interference element so as to prevent undo deterioration of the cross polarization discrimination when the interference element is minimal.

Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an interference canceller in accordance with the pre-characterising part of claim 1 below. More particularly, to a cross polarization interference canceller. JP-A-61/5642 discloses a compensating signal generating means and a controller which controls the amplitude of a compensating signal depending on a beat amplitude modulation component which is proportional to the interference. A cross polarization interference canceller for QAM digital radio systems with asynchronous clock and carrier signals is disclosed in an article by Lankl which commences on page 15.3.1. of the Proceedings of the IEEE Global Telecommunications Conference, Houston, Texas, USA, December 1986. In a digital ratio transmission system for transmitting independent dual data by using cross polarizations, such as vertical (V) and horizontal (H) polarizations, of the same channel, an XPIC (cross polarization interference canceller) utilizing a transversal-type filter is generally used as a means for compensating XPD (cross polarization discrimination), which deteriorates in the transmission path or circuit elements. The XPIC of the present invention compensates for cross polarization interference and does not itself cause deterioration of XPD. 2. Description of the Related Art Fig. 1 is an example of a transversal-type equalizer of the prior art. In Fig. 1, an analog type transversal equalizer used in a multi-level QAM system is illustrated. An intersymbol interference element for the main signal (not illustrated) of channels I and Q of the horizontal polarization is obtained at the output terminal O, and the initial waveform, not including interference distortion, can be recovered by removing the intersymbol interference element from the main signal. As shown in Fig. 1, the transversal equalizer of the prior art provides, for the channel I, cascade-connected delay lines 21-1 through 21-6 having a delay time, and constant multipliers 22-1 through 22-7 connected before or after the delay lines. Also provided, for the channel Q, are delay lines 23-1 through 23-6 and constant multipliers 24-1 through 24-7. The constant multipliers 22-1 through 22-7 and 24-1 through 24-7 respectively receive constant factors C₋₃ through C₃ and D₋₃ through D₃ from a control circuit 25 and output tap outputs for equalization to an adder 26. The adder 26 analogously adds the tap outputs and outputs the result to the output terminal O. Generally, the practical constant multiplier may be formed as a variable attenuator having a phase inverting function with a dynamic range of about 40 - 60 dB. It is given the phase information depending on positive or negative control voltage. The practical constant multiplier is also given the attenuating information by an absolute value of the control voltage of the control circuit 25. Each constant multiplier obtains the necessary tap output by receiving a constant of tap from the control circuit 25, but also outputs a constant residual deterioration element even if the main signal is not deteriorated. Since the individual residual deterioration elements from each constant multiplier are combined in the adder 26, the resulting total residual deterioration element is so large that it cannot be neglected. Particularly when a passing delay time difference of fading to be equalized becomes large, since a number of constant multipliers increases and the constant multipliers are required for both channels I and Q in the QAM, the total residual deterioration element becomes significant due to the number of constant multipliers in use. Therefore, a problem arises in that the main signal receives, even when the signal is not deteriorated, more intensified fixed deterioration from the transversal-type equalizer within the cross polarization interference canceller. For instance, if it is supposed that a constant multiplier has a dynamic range of 50 dB, a transversal type equalizer of 5 taps provides a D/U (desired/undesired) ratio of 40 dB. However, an equalizer of 7 taps provides a D/U ratio of 39dB, and an equalizer of 9 taps provides a D/U ratio of 38 dB. Quite clearly, as the number of taps increases, the D/U ratio deteriorates. SUMMARY OF THE INVENTION In view of the problems associated with the prior art, it is therefore an object of the present invention to prevent an increase in the fixed deterioration of a main signal when a compensating signal is applied. According to the present invention, interference by a secondary signal included in the main signal is detected, and an output of the transversal filter is attenuated when the interference is relatively small. Interference can be obtained directly by detecting the main signal clock included in the main signal and the beat element by the secondary signal clock. Moreover, interference can also be obtained indirectly from the tap control signal of a transversal filter. According to a first aspect of the present invention, there is provided an interference canceller in accordance with the characterising part of claim 1 below. Further, in a second aspect the present invention also comprises a compensating signal generator for use in the interference canceller of claim 1, for generating a compensating signal for an interfered signal, comprising a predetermined number of first channel delay units connected in series on the first channel, a predetermined number of second channel delay units connected in series on the second channel, a predetermined number of first channel tap constant multipliers, the predetermined number of being one more than the predetermined number of first channel delay units, connected in branches from the first channel before and after each of said first channel delay units, a predetermined number of second channel tap constant multipliers, the predetermined number being one more than the predetermined number of second channel delay units, connected in branches from the second channel before and after each of said second channel delay units, and a plurality of adders for adding outputs from predetermined ones of the first and second channel tap constant multipliers, and characterized by a plurality of variable attenuators corresponding to and connected to receive an output from one of the adders, each of the variable attenuators attenuating the output of its respective adder, and adder means connected to said variable attenuators for receiving and adding outputs of the variable attenuator and outputting the compensating signal. According to a third aspect of the present invention, there is provided a method for cancelling interference in accordance with claim 19. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram of an interference canceller according to the prior art; Fig. 2 is a basic block diagram of first and second embodiments of the present invention; Fig. 3 is a detailed block diagram of the first embodiment of the present invention; Fig. 4 is a detailed block diagram of the second embodiment of the present invention; Fig. 5 is a block diagram of a third embodiment of the present invention: Fig. 6 is a block diagram of a control circuit for generating the control signals for the embodiment illustrated in Fig. 5; and Fig. 7 is a circuit diagram illustrating a portion of the control circuit illustrated in Fig. 6. DESCRIPTION OF THE PREFERRED EMBODIMENTS Fig. 2 is a basic block diagram of the present invention. In this figure, a vertically polarized wave V is input to a demodulator 1, which outputs a baseband signal over channels I and Q after eliminating waveform distortion in the polarized wave V. A horizontally polarized wave H is input to a compensating signal generating circuit 2, which generates a tap output for equalization of the baseband signal. When XPD of the baseband signal, which is the output of the demodulator 1, deteriorates, the switches 31, 32 are closed and the interference element can be eliminated from the baseband signal of the V polarized wave by subtracting the tap output, which is the output of the compensating signal generating circuit 2, from the I and Q channel elements of the baseband signal at adders 41, 42, respectively, which comprise an adding unit 4. A decision circuit 5 samples outputs of the adders 41, 42 and obtains the demodulated data depending on a clock signal, which a timing recovery circuit 61 obtains from the output of the adder 41. In general, frequencies of data transmitted by the V and H polarized waves are a little different. If XPD deteriorates because the interference element is mixed into the baseband signal of the output of the demodulator 1, when the clock signal is recovered by the timing recovery circuit 62 based on such a deteriorated signal, a low frequency modulated element having a difference frequency Δ f of the data rate between the polarized waves V and H is added to the recovered clock signal because the cross polarized element is mixed. Deterioration of XPD can be detected by fullwave rectification of the modulated element (beat element) Δ f. When the XPD of the baseband output of the demodulator 1 is not deteriorated, the timing recovery circuit 62 does not apply the output of the compensating signal generating circuit 2 to the adders 41, 42; rather, the switches 31, 32 are turned off. In this way, an increase of fixed deterioration caused by the compensating signal generating circuit 2, when no equalization is being performed, can be prevented. Fig. 3 is a detailed block diagram of a first embodiment of the present invention generally illustrated in Fig. 2. In this figure, a signal input to an IF input terminal IV is orthogonally detected by a first orthogonal detector 11 and is demodulated. The first orthogonal detector 11 outputs the demodulated signal over channels I and Q. The orthogonal detector 11 is formed by a hybrid (H) 111 which separates the received signal, a phase shifter 113 which shifts the phase of the carrier and generates a pair of reference carriers having a phase difference of 90° and detectors or mixers 114 and 115, which synchronously detect the separated received signals with the reference carriers. The output of the orthogonal detector 11 is waveform equalized by a transversal equalizer 7 to remove the waveform distortion. The signal of a different polarized wave side is input to an IF input terminal IH and is orthogonally detected by a second orthogonal detector 12, like the main signal. This signal is demodulated, and the demodulated output is processed by the compensating signal generating circuit 2, which uses a transversal-type filter. The output signal from the compensating signal generating circuit 2 is combined with the output of the transversal equalizer 7 at the adding unit 4 to equalize the polarization interference element. A timing recovery circuit 61 is formed by a full-wave rectifier 611, a tank limiter consisting of a band-pass filter 612 and a comparator 613, and a phase comparison loop consisting of a phase comparator 614, a loop filter 615 and a voltage-controlled oscillator 616. This circuit 61 recovers the clock signal from an output of the adder 41. Depending on the clock signal, the decision circuit 5 samples the baseband signal having channels I and Q output from the adding unit 4 and outputs a digital data train to output terminals OI, OQ. A control circuit 8 also receives the outputs of the decision circuit 5 and signal information from the compensating signal generating circuit 2 and generates a control signal for the transversal equalizer 7 and the compensating signal generating circuit 2. When XPD has deteriorated, an input of the adding unit 4 includes the interference element. The timing recovery circuit 62 also receives the signal input to the adding unit 4 having the interference element, and detects the existence of the interference element. The timing recovery circuit 62 is composed of a full wave rectifier 621, a tank limiter consisting of a band-pass filter 622 and a comparator 623, a phase comparator 624, a loop filter 625, a voltage-controlled oscillator 626, a band-pass filter 627, a full wave rectifier 628 and a decision circuit 629. The signal including the interference element, which is an output of the transversal equalizer 7, is input to the timing recovery circuit 62. The signal is first rectified by the full wave rectifier 621, and thereafter processed by a phase comparison loop consisting of the phase comparator 624, the loop filter 625 and the voltage-controlled oscillator 626 after being processed by the band-pass filter 622 and the comparator 623. The beat element of amplitude, which is a frequency difference element of a pair of data rates of the main signal and the interference signal and corresponds to a degree of deterioration of XPD (amount of interference element), is produced at the output terminal of the loop filter 625. This beat element is extracted with a band-pass filter 627 and then detected by the full wave rectifier 628 and the decision circuit 629 to obtain a voltage proportional to the amplitude of the beat element. This voltage controls a variable attenuator 33. As an output of the timing recovery circuit 62 becomes closer to zero, attenuation by the variable attenuator 33 is correspondingly increases. In place of the variable attenuator 33, the switches 31, 32, as shown in Fig. 2, may be used. Also, in the embodiment illustrated in Fig. 3, the beat element can be obtained through phase comparison in the PLL constitution, but the present invention is not limited only to such a constitution. Fig. 4 is a block diagram illustrating the second embodiment of the present invention. In Fig. 4, elements like those illustrated in Fig. 3 have like reference numerals. The embodiment of the present invention illustrated in Fig. 4, is quite similar to that illustrated in Fig. 3, the only difference being found in the timing recovery circuit 62′ of Fig. 4. In the timing recovery circuit 62′, an output of the tank limiter, consisting of a band-pass filter 622′ and a comparator 623′, is compared in phase with the clock signal output by the timing recovery circuit 61. Since the output of the timing recovery circuit 61 does not include the interference element, a beat element of the amplitude corresponding to the amount of the interference element can be obtained, as discussed above for the embodiment of Fig. 3, at the output terminal by applying an output of a phase comparator 624′ to a loop filter 625′. A control voltage of the variable attenuator 33 can be obtained by applying the beat element to a fullwave rectifier 628′ and a comparator 629′, as described above for the first embodiment. In this embodiment, the voltage-controlled oscillator 616′ is also used by the timing recovery circuit 62′ in its phase comparison loop. As explained above, the transversal equalizer 7 and the compensating signal generating circuit 2 are such that the baseband signal can be constituted in the IF band, and, even in such a case, the beat element can be obtained in the same way as described above. Fig. 5 is a block diagram of a compensating signal generating circuit using a transversal filter according to a third embodiment of the present invention for indirectly obtaining the interference element in the main signal. Further, this transversal filter generates a tap output that does not deteriorate the XPD of the main signal. In this figure, the I channel is input at input terminal I and the Q channel is input at input terminal Q. Elements 21-1 through 21-6 are I channel delay lines and elements 23-1 through 23-6 are Q channel delay lines. Elements 22-1 through 22-7 are tap constant multipliers of the I channel and elements 24-1 through 24-7 are tap constant multipliers of the Q channel. The tap constant multipliers 22-1 through 22-7 are supplied with the tap constants C₋₃ through C₃, respectively, while tap constant multipliers 24-1 through 24-7 are supplied with the tap constants D₋₃ through D₃, respectively. On the I channel side of the transversal filter, outputs of the tap constant multipliers 22-3 through 22-5, which are symmetrically arranged around the tap constant multiplier 34-1, are combined in an adder 27-1. Outputs of the tap constant multipliers 22-2 and 22-6 are combined in an adder 27-2, and outputs of the tap constant multipliers 22-1 and 22-7 are combined in an adder 27-3. On the Q channel side, similarly to the above, outputs of the tap constant multipliers 24-3 through 24-5 are combined in an adder 27-4, while outputs of the tap constant multipliers 24-2 and 24-6 are combined in an adder 27-5 and outputs of the tap constant multipliers 24-1 and 24-7 are combined in an adder 27-6. Outputs of the adders 27-1 through 27-6 are respectively input to a hybrid adder 26′ through variable attenuators 34-1 through 34-6. Attenuation of signals at the variable attenuators 34-1 through 34-6 is respectively controlled by the control signals E₁ through E₆. The control signals E₁ through E₆ are determined based on the tap constants. For example, the control signal E₁ is calculated by determining the larger value among the absolute values of the tap constants C₋₁ through C₁ of the tap constant multipliers 22-3 through 22-5. The other control signals are similarly determined based on their associated tap constants, as illustrated in Fig. 5 (e.g., the control signal E₂ is determined by obtaining the larger of the absolute values of the tap constants C₋₂ and C₂). By applying the thus determined control signals to the attenuators 34-1 through 34-6, signal attenuation is determined. Fig. 6 is a block diagram of an example of the control circuit which generates the tap constants C₋₃ through C₃ and D₋₃ through D₃. In this figure, the control circuit (CONT1) 25 outputs the tap constants C₋₃, C₋₂, C-1, C₀, C₁, C₂, C₃, D₋₃, D₋₂, D₋₁, D₀, D₁, D₂, D₃, depending on the amplitude and shape of distortion of the main signal for compensating for the interference waveform of the main signal. The control circuit (CONT2) 27 is used for obtaining the control signals E₁ through E₆, which are based on the tap constants. For example, for a given signal having a particular kind of waveform distortion, to equalize the signal, the control circuit 25 outputs a tap constant C₋₁ to provide an output only from the tap constant multiplier 22-3, and control circuit (CONT2) 27 outputs the control signal E₁. Thus attenuation by the variable attenuator 34-1 is decreased and the waveform of the main signal can be equalized. In this case, since the control signals E₂ through E₆ applied to the variable attenuators 34-2 through 34-6 are zero, outputs of all tap constant multipliers other than the tap constant multipliers 22-3 through 22-5 are attenuated. As a result, the fixed deterioration of the main signal without interference by all tap constant multipliers other than 22-3 through 22-5 can be prevented, and the dynamic range of tap constant multiplier can be expanded. Fig. 7 is a circuit diagram illustrating an example of a portion of the control circuit (CONT2) 27 shown in Fig. 6. In this figure, an absolute value circuit 271 receives a tap constant C₋₁ and outputs a value corresponding to the absolute value of the tap constant C₋₁. At the same time, the absolute value circuit 272 receives a tap constant C₀ and outputs a value corresponding to its absolute value, and an absolute value circuit 273 receives a tap constant C₁ and outputs a value corresponding to its absolute value. The circuits 271 through 273 have the same constitution. A pair of operation amplifiers 274 and 275 are cascade-connected and outputs thereof from each of the circuits 271-273 are combined by an operation amplifier 277 through respective diodes 276, 276′ and 276″ and resistors R6, R6′ and R6″. Thereby, the maximum output of the adders 27-1 through 27-6 can be obtained from the outputs of the absolute value circuits 271-273. Resistors R₁ through R₅ are the input resistance and feedback resistance of the operation amplifiers 274 and 275. When the resistors R₁ through R₄ are in the relationship of R₂/R₁= 2R₃/R₄, the absolute value circuit 271 outputs a voltage V₀ = (R₅/R₄)V i . The relationship of resistances R₁ through R₄ is obtained as follows: when V in > 0 when V in < 0 V o (-) = - R₅ R₄ V i (-) Since the absolute value circuit provides the result, V o (+) = V o (-) when V i (+) = |V i (-) | = -V i (-) therefore, from equations (1) and (2), (R₂/R₁) (R₅/R₃)- R₅/R₄= R₅/R₄ (R₂/R₁) (1/R₃) = 2/R₄ R₂/R₁ = 2R₃/R₄ Outputs of the absolute value circuits 271 through 273 are connected and are input to the amplifier 277, which outputs the control signal E₁. A value of the control signal E₁ corresponds to the largest of the absolute values of the tap constants C₋₁ through C₁. Therefore, only when the absolute values of all three tap constants C₋₁ through C₁ are small does a value of the control signal E₁ become small, and accordingly signal attenuation at the variable attenuator 34-1 becomes large. The remaining control signals E₂ through E₆ are similarly obtained from their associated tap constants. In above embodiment, the outputs of the tap constant multipliers are arranged at symmetrical positions, are combined symmetrically, and then applied to the variable attenuators. However, the present invention is not restricted only to such constitution. For example, the output of each tap constant multiplier may be individually attenuated by a variable attenuator.

Claims: An interference canceller for cancelling interference in a first signal in a communication system that simultaneously processes more than one signal, said interference canceller comprising: equalizer means (7) for equalizing the first signal; compensating signal generating means (2) for generating a compensating signal from a second signal; means (4) for applying the compensating signal to the equalized first signal; characterized by means (62) for detecting the interference in the equalized first signal; and first control means including attenuating means for attenuating the compensating signal before application of the compensating signal to the first equalized signal, said attenuating means being controlled in accordance with the detected interference, to increase the amount of attenuation so as to reduce deterioration of the equalized first signal by noise from the compensating signal generating means, when the detected interference is relatively low. An interference canceller according to claim 1 wherein said means for detecting the interference comprises a first timing recovery means (62). An interference canceller according to claim 2, wherein the interference canceller is in a receiver, and said interference canceller further comprises: first demodulating means (11) for demodulating the first signal before the first signal is equalized by said equalizing means (7); and second demodulating means (12) for demodulating the second signal before the second signal is used to generate the compensating signal by said compensating signal generating means (2). An interference canceller according to claim 3, wherein the first and second signals are vertical and horizontal polarizations transmitted over a single channel. An interference canceller according to claim 2, wherein said first timing recovering means (62) detects whether a value of the interference in the equalized first signal is greater than a predetermined value, and said first control means applies the compensating signal to the equalized first signal only if the value of the interference is greater than the predetermined value. An interference canceller according to claim 2, wherein said first timing recovery means (62) determines a value of the interference, and said first control means comprises attenuating means (33) for attenuating the compensating signal based on the determined value of the interference. An interference canceller according to claim 5, wherein said first control means comprise switching means (31,32) for switching off the application of the compensating signal to the equalized first signal when the value of the interference is below the predetermined value. An interference canceller according to claim 2, further comprising: adding means (4) for adding the equalized first signal and the compensating signal; second timing recovery means (61) for recovering a clock signal from an output of said adding means (4); decision means (5) for sampling and outputting the output of said adding means (4) based on the clock signal; and second control means (8) for receiving the output of said decision means (5) and the compensating signal from said compensating signal generating means (2) and controlling said equalizing means (7) and said compensating signal generating means (2) based on the received signals. An interference canceller according to claim 2, wherein said compensating signal generating means (2) comprises a transversal equalizer. An interference canceller according to claim 8, wherein said second timing recovery means (61) includes: rectifier means (611) for receiving and rectifying an output of said adder means, limiting means (612,613) for limiting the rectified signal, and phase comparison means (614,615,616) for recovering the clock signal from the output of said adder means (4), the phase comparison means (614,615,616) comprising a phase comparator (614), a loop filter (615), and a voltage-controlled oscillator (616) connected in series. An interference canceller according to claim 10, wherein said first timing recovery means (62) detects the interference element by detecting and extracting a beat element from the equalized first signal, and said first control means controls application of the compensating signal to the equalized first signal based on the detected and extracted beat element. An interference canceller according to claim 11, wherein said first timing recovery means (62 comprises: first rectifying means (621) for receiving and rectifying an output of said equalizer means(7); limiter means (622,623) for limiting the rectified signal; phase comparison means (624,625,626) for producing the beat element of the limited rectified signal; filter means (627) for extracting the beat element from the phase-compared signal; second rectifying means (628) for detecting the beat element upon extraction by the filter means (627); and decision means (629) for obtaining a voltage proportional to the amplitude of the beat element from the extracted beat element. An interference canceller according to claim 12, wherein said first control means comprises an attenuator (33) for attenuating the compensating signal based on the voltage obtained by said decision means (629). An interference canceller according to claim 12, wherein said phase comparison means includes a phase comparator (624), a loop filter (625) and a voltage-controlled oscillator (626), connected in series. An interference canceller according to claim 14, wherein a single voltage-controlled oscillator is used as the voltage-controlled oscillator (626) for the first timing recovery means (62) and the voltage controlled-oscillator (616) for the second timing recovery means (61). A compensating signal generator for use in the interference canceller of claim 1, for generating a compensating signal, to compensate for interference in a first signal transmitted with and interfered by a second signal in a communication system, from first and second channels of the second signal, comprising: a predetermined number of first channel delay units (21-1-21-6) connected in series on the first channel; a predetermined number of second channel delay units (23-1-23-6) connected in series on the second channel; a predetermined number of first channel tap constant multipliers (22-1-22-7), the predetermined number being one more than the predetermined number of first channel delay units (21-1-21-6), connected in branches from the first channel before and after each of said first channel delay units (21-1-21-6); a predetermined number of second channel tap constant multipliers (24-1-24-7), the predetermined number being one more than the predetermined number of second channel delay units (23-1-23-6), connected in branches from the second channel for and after each of the second channel delay units (23-1-23-6); and a plurality of adders (27-1-27-6) for adding outputs from predetermined ones of said first and second channel tap constant multipliers (22-1-22-7; 24-1-24-7); and characterized by a plurality of variable attenuators (34-1-34-6) corresponding to and connected to receive an output from one of said adders (27-1-27-6), each of said variable attenuators (34-1-34-6) attenuating the output of its respective adder (27-1-27-6) so as to reduce the noise output by the compensating signal generator when the interference is relatively small; and adder means (26′) connected to said variable attenuators (34-1-34-6) for receiving and adding outputs of said variable attenuators (34-1-34-6) and outputting the compensating signal. A compensating signal generator according to claim 16, further comprising: first control means (25) for generating respective tap constants for each of said tap constant multipliers (22-1-22-7); (24-1-24-7) depending on the amplitude and shape of distortion of the first signal; and second control means (27) for determining respective control signals for each of said variable attenuators (34-1-34-6) based on the tap constants. A compensating signal generator according to claim 17, wherein said second control means (27) determines the respective control signals for each of said variable attenuators by determining which of the tap constants, which correspond to the tap constant multipliers (22-1-22-7), the outputs of which are to be added in said adder (27-1-27-6) corresponding to said attenuator (34-1-34-6) to be controlled, has the largest absolute value, and applying the determined value to the corresponding attenuator (34-1-34-6). A method for cancelling interference between first and second signals in a communication system, comprising the steps of (a) equalizing the first signal; and (b) generating a compensating signal from the second signal which is transmitted with the first signal; and characterised by (c) detecting an interference element in the equalized first signal; and (d) attenuating the compensating signal in accordance with the detected interference, before applying the compensating signal to the first equalized signal to cancel interference in the first signal, and to reduce deterioration of the equalized first signal by noise in the compensating signal, by increasing the attentuation when the detected interference is relatively low. A method for cancelling interference according to claim 19, wherein said step (c) further comprises: detecting whether a value of the interference element in the equalized first signal is greater than a predetermined value, and said step (d) further comprises applying the compensating signal to the equalized first signal if the value of the interference element is greater than the predetermined value. A method for cancelling interference according to claim 19, wherein the first and second signals are vertical and horizontal polarizations transmitted over a single channel. A method for cancelling interference according to claim 19, wherein said step (c) comprises the substeps of (i) determining a value of the interference element; and (ii) attenuating the compensating signal based on the determined value of the interference element, and said step (d) further comprises applying the attenuated compensating signal to the first equalized signal. A method for cancelling interference according to claim 19, wherein said step (c) comprises the substeps of: (i) determining a value of the interference element; and (ii) switching off a switch so that the compensating signal will not be applied to the first equalized signal when the value of the interference element is less than a predetermined value.

Inventors: NOZUE YOSHIHIRO, TAKIZAWA TOSHIYUKI, NOZUE, YOSHIHIRO, TAKIZAWA, TOSHIYUKI
Applicants: FUJITSU LTD, FUJITSU LIMITED
Application year: 1988
Main classification: H04B7
IPC codes: H04B7