Phase coherent TDMA quadrature receiver for multipath fading channels

Abstract: A method and apparatus for phase-coherently demodulating a multipath-impaired time division multiple access QPSK data timeslot is disclosed. A quadrature separator (105, 107, 111) generates multipath-impaired intermediate signals which, during a predetermined synchronizing sequence for the timeslot, are applied to a pair of synchronizing correlators (303,305) to generate quadrature multipath profiles. These profiles then are used to modify subsequently received QPSK timeslot signals at the separator outputs to coherently construct multipath compensated I and Q channel data.

Description: Background of the Invention This invention relates generally to digital radio receivers and more specifically to receivers receiving and demodulating TDMA QPSK modulation in a multipath fading environment such as an environment where the receivers may be in motion. This invention is related to the Applicant's European Patent Applications EP-A-0 318 684 "Rapid Reference Acquisition and Phase Error Compensation for Radio Transmission of Data", naming Labedz et al. as inventors and EP-A-0 318 686 "TDMA Radio System Employing BPSK Synchronization for QPSK Signals Subject to Random Phase Variation and Multipath Fading", naming Borth et al. as inventors, filed on the same date as the present application and containing related subject matter. In a typical environment, a UHF or microwave radio channel exhibits a multipath structure in addition to Rayleigh fading. Thus, a radio receiver for a mobile or portable TDMA system operating at high speed data rates must accommodate reception of multiple replicas of the transmitted signal, each with a random magnitude, phase, and time delay with respect to the transmitted signal. Without corrective measures, the data message can be obliterated by the multipath signals. As early as 1958, a receiver capable of accommodating these impairments was described for the use of either Differential Binary Phase-Shift Keying (DBPSK) or noncoherent Frequency-Shift Keying (FSK). It employed a channel sounding method to estimate the channel impulse response or channel profile, and a transversal equalizer having taps which were adjusted in response to the estimated channel profile. By 1960 the multipath channel had been exhaustively studied and simulated, and optimum reception had been defined, but largely avoiding phase coherent techniques. Such demodulation techniques do not permit the use of higher spectral efficiency modulation methods which employ two-dimensional signaling techniques such as shaped Quadrature Phase-Shift Keying (QPSK) and its variations. By 1983, TDMA (Time Division Multiple Access) receivers for digital telephony using Binary Phase-Shift Keying (BPSK) phase coherent detection had been described in U.S. Patent No. 4,587,662. In 1985 this was extended to include QPSK, but the receiver was only described in general terms. In 1986 an MSK receiver, with possible application to QPSK, was reported which could accommodate two rays of multipath and which used an adaptive equalizer employing both feedforward and feedback filtering. (See Krister Raith et al., "Multi-Path Equalization for Digital Cellular Radio Operating at 300 kbits/s", 36th IEEE Vehicular Conference, pp.268-272, May 1986). Although this adaptive equalizer apparently has never been thoroughly described in the literature, it is different than the multipath correlation employed in the present invention since it requires decisions to be made on the output in order to adjust the equalizer. Adaptive equalization generally operating continuously on the data being received has been utilized in digital microwave receivers receiving continuous data streams. Such continuous receivers can equalize over a relatively long period of time. TDMA, due to its burst-like characteristics, demands rapid determination of the channel profile including the significant multipath contributions. Even though the data receiver may be moving, the channel profile can be assumed to undergo negligible changes in a given TDMA timeslot if the timeslot is sufficiently short in duration. Summary of the Invention According to the present invention, a time division multiple access (TDMA) radio system receiver is provided utilizing a synchronizing sequence in an assigned timeslot of message data to adapt a multi-phase demodulator to the finite impulse response of a radio channel during the assigned timeslot, characterized by: means for correlating a first phase of a received synchronizing sequence to a predetermined sequence to produce a first correlator signal; means for correlating a second phase of said received synchronizing sequence to said predetermined sequence to produce a second correlator signal; and means for demodulating received message data into at least first phase data and second phase data by correlating a first phase of received message data and a second phase of received message data with said first correlator signal and said second correlator signal and combining the resulting outputs of correlation. In this manner, the invention has the advantage of compensating for multipath distortion introduced by a radio channel to transmitted digital information. It is preferred that a channel profile is created to adapt the receiver demodulator to correct for the multipath distortion. The radio channel multipath profile model is preferably created from a synchronization sequence transmitted during part of one timeslot of a TDMA transmission and utilized during the entire timeslot period. Brief Description of the Drawings Figure 1 is a block diagram of a data transmission system employing quadrature digital transmission and reception. Figures 2A and 2B are, together, a block diagram of a TDMA receiver which may receive QPSK signals. Figure 3 is a block diagram of a TDMA receiver signal processor which may advantageously employ the present invention. Figure 4 is a block diagram of the peak detector circuit of the receiver of Fig. 3. Figure 5 is a graph of the synchronization correlator outputs C I (t) and C Q (t) plotted against time and showing a possible set of outputs including a correlation detection. Description of the Preferred Embodiment A radio frequency system conveying a data signal from a transmitter 101 to a receiver 103 is shown in Fig. 1. In the preferred embodiment, quadrature phase shift keying (QPSK) is employed to increase the throughput of the channel although other multi-dimensional signaling may equivalently be employed. Further, the well-known time division multiple access (TDMA) technique of sharing a limited channel resource among a large number of users is employed in the present invention. Each of the users is assigned a brief period of time (a timeslot) during which a message may be transmitted to or received from the user. The advantages of such a TDMA technique over other techniques (such as frequency division multiple access FDMA) are: a) no duplexer is required for full duplex communications, b) variable data rate transmission may be accommodated through the use of multiple adjacent time slots, c) a common radio frequency power amplifier may be used to amplify multiple channels at any power level without the combining losses or intermodulation distortion present with FDMA, and d) a capability of scanning other "channels" (timeslots) without requiring separate receivers may be provided. The high data rate employed in the present invention (200Kbps to 2Mbps) exceeds the channel coherence bandwidth of the mobile radio channel for many urban and suburban environments. As a result, the channel exhibits a multipath structure in addition to the expected Rayleigh fading. The receiver of the present invention enables TDMA quadrature signals to be coherently received over a multipath fading channel. This embodiment will demodulate a 2-megachip/sec QPSK radio signal, the only constraint being that the acquisition sequence be transmitted as a binary phase shift keying (BPSK) signal with a predetermined phase relative to the QPSK data. Figs. 2A and 2B are a block diagram of a TDMA receiver which may be employed to recover TDMA quadrature phase shift keying data and is described in instant assignee's U.S. Patent Application No. 009,973 "TDMA Communications System with Adaptive Equalization" filed on February 2, 1987 on behalf of David E. Borth and is incorporated by reference herein. The digital signal outputs of the A/D converters 209 and 211, respectively, are applied to in-phase (I) time slot correlator 213 and quadrature (Q) correlator 215, respectively, as well as to their respective signal buffers 217 and 219. I correlator 213 performs a correlation function between all received bits of the input signal and a pre-loaded synchronization word (I sync word) corresponding to the in-phase time slot sync word. The output of I correlator 213 is a digital bit stream representing the sample-by-sample correlation of the received data with the stored synchronization word replica for the timeslot. The correlation function exhibits a peak when the I sync word is located in the received sample data. In the same way, Q correlator 215 performs a correlation function between the pre-stored quadrature Q sync word from memory 221 and the sampled quadrature (Q) input. The outputs of correlators 213 and 215 are applied to squaring blocks 223 and 225, respectively. The squaring block output signals represent the squared values of the separate I and Q correlation operations respectively. The squaring block outputs are then applied to summing block 227. The I and Q correlation signals are summed together to form a squared envelope signal which represents the sum of squares of the correlation signal. The squared envelope of the correlation signal makes an explicit determination of the phase ambiguity unnecessary. Thus, without resolving any ambiguity, a large amplitude signal output from summing block 227 represents a possible start location for a particular timeslot. The output of summing block 227 is then routed to time slot detector 229, wherein the summed correlation signal is compared with a predetermined threshold value. This threshold value represents the minimum allowable correlation value which would represent a detected time-slot. If the summed output is greater than the threshold value, a time slot detect signal is generated and applied to system timing controller 231. Timing controller 231 functions as a phase-locked loop (PLL), using a stable timing reference to validate the timeslot detect signal and provide a validated detect output signal. The validated timeslot detect signal is applied to AND gate 233 along with a bit clock output. The combined timeslot detect/bit clock signal is then routed to the I and Q signal buffers 217 and 219, respectively. Data signals are clocked into signal buffers 217 and 219 using the combined detect/bit clock signal. In the implementation shown in Figs. 2A and 2B, a conventional baseband synchronous decision feedback equalizer (DFE) 234 is employed for data signal recovery. The DFE 234 basically consists of two parts: a forward linear transversal filter 235 and a feedback linear transversal filter 237. The forward filter 235 attempts to minimize the mean-square-error (MSE) due to intersymbol interference (ISI), while the feedback filter 237 attempts to remove the ISI due to previously detected symbols. The decision feedback equalizer 234 structure is adapted at least once each time slot in order to compensate for the effects of the time-varying multipath profile. The equalized and quantized complex data output from quantizer 238 is applied to multiplexer 239 for 2:1 multiplexing together with the data clock and output as an output data word. Returning to Fig. 1, in a QPSK communication system, a transmitted signal x(t) may be expressed as: x(t)=a(t)cosω c t+b(t)sinω c t (1) where a(t) and b(t) are the in-phase and quadrature information signals and ω c is the carrier frequency of the QPSK signal in radians/sec. A frequency-selective (or delay-spread) channel that is, a radio channel subject to multipath interference, may be characterized by an equivalent channel impulse response given by: where α i is the amplitude of the i-th resolvable path, τ i is the (excess) path delay associated with the i-th resolvable path, and m+1 is the total number of resolvable paths. For a channel input given by equation (1), the output of the equivalent delay-spread channel having the impulse response of equation (2) is essentially constant during any given timeslot, and given by: It is this signal, y(t), which is input to receiver 103. When the local oscillator reference 105 in the receiver has a phase offset of γ with respect to the (direct path) received QPSK transmission, the receiver local oscillator reference may be given by cos (ω c t+γ) and is essentially constant during a TDMA timeslot. (Although the antenna is shown connected to the mixers 107 and 111, it is likely that additional signal processing will be required for higher frequency radio signals. If down-conversion to an intermediate frequency is used, the output frequency of local oscillator may be different). Let UI(t) denote the output of the mixer 107 in the uncorrected in-phase branch of the receiver and let UI′ (t) denote the low-pass filtered version of UI(t) output from low pass filter 109. Similarly, let UQ(t) denote the output of the mixer 111 in the uncorrected quadrature phase branch of the receiver and let UQ′(t) denote the low-pass filtered version of UQ(t) from filter 113. UI′(t) and UQ′(t) are subsequently input to signal processor 115 for resolution into I and Q data and then coupled to data signal recovery 117. UI(t) is given by: The low-pass filtered version UI′(t) of UI(t) is given by: Similarly UQ(t) is given by: and UQ′(t) is given by: Considering the operation of the present invention in mathematical form, it is an important feature that the transmitted signal X T (t) during the synchronization (or training) phase of the equalizer 115 is a BPSK signal. When transmitted in the I phase it is given by: x T (t)=a T (t)cosω c t (8) where signal a T (t) (not shown) is a predetermined synchronization sequence with good aperiodic autocorrelation properties, such as one of the Barker sequences. The uncorrected in-phase and quadrature receiver branch outputs corresponding to the synchronizing transmitted signal X T (t) may be found by substituting the signal of equation (8) in the received and low pass filtered signals UI′(t) and UQ′(t) of equations (5) and (7) respectively, yielding: Thus UI′(t) and UQ′(t) are defined during the training phase as "T" as shown in equations (9) and (10). Referring now to Figure 3 which illustrates the preferred embodiment of the present invention in block diagram form, the signals UI′ T (t) and UQ′ T (t) are applied to synchronization correlators (303 and 305, respectively) via conventional fast A/D converters 307 and 309. In the preferred embodiment, synchronization correlators 303, 305 are 4 by 32 bit digital finite impulse response (FIR) filters programmed to provide signed weighted correlation outputs. Synchronization correlators 303 and 305 are realized by an IMS A100 Cascadable Signal Processor available from Inmos Corp., Colorado Springs, Colorado. The outputs of correlators C I (t) and C Q (t) which are, in simple terms, weighting factors for each i-th resolvable path, generated during reception of the acquisition sequence, may have the appearance as shown in Fig. 5 and are given by: The δ function in equations (11) and (12) determine when to sample the in-phase and quadrature receiver branch outputs and the α factor provides a weighting for each i-th resolvable pass contribution. In the preferred embodiment, a sequence controller 311 is realized using a conventional microprocessor (such as an MC68020 microprocessor available from Motorola, Inc.) and associated memory and timing dividers. The sequence controller 311 loads a predetermined normalized replica of the acquisition sequence (32 each 4-bit words) stored in the memory of sequence controller 311 into synchronization correlators 303 and 305 prior to the desired TDMA timeslot to be demodulated. TDMA frame timing is determined by the sequence controller 311 employing a conventional framing algorithm to confirm and maintain timeslot acquisition. Synchronization correlators 303 and 305 each correlate the stored acquisition sequence against the last 32 received A/D samples, and for each new sample perform another complete correlation. While receiving noise or random data, the outputs C I (t) and C Q (t) of synchronization correlators 303 and 305 are small numbers of either polarity, emerging at the same rate as the A/D sampling rate (4 per chip interval). If the radio channel were free of noise and not degraded by multipath, then when an acquisition sequence has been received and digitized and entered into the correlators 303 and 305, C I (t) and C Q (t) would simultaneously manifest a pair (or sometimes two adjacent pairs) of signed numbers significantly larger than those produced by noise or random data, such that the root sum of squares of these numbers would be proportional to the magnitude of the received signal, and the phase angle γ relative to the local reference oscillator is: γ=arc tan [C Q (t)/C I (t)]. (13) In the presence of multipath, each significant path will result in the presence of such a peak pair appearing on C I (t) and C Q (t), the signs and magnitudes of each pair of outputs at each peak defining the delay, phase angle, and amplitude contribution of that path to the total, fulfilling the equations (11) and (12). Thus, each sequence of numbers C I (t) and C Q (t) are bipolar multipath channel profile estimates, which resemble a classic multipath channel profile, except that they are bipolar. Each of the M/PATH correlators 312, 313, 315, and 317 are FIR filters of at least 32 taps. In the preferred embodiment, each M/PATH correlator is realized by an IMS A100 Cascadable Signal Processor (available from Inmos Corp., Colorado Springs, Colorado) conventionally connected as a correlator. During the acquisition sequence at the beginning of each desired timeslot, C I (t) is shifted into the TAP control entry of M/PATH correlators 312 and 317, and C Q (t) is shifted into the TAP control entry of M/PATH correlators 313 and 315. Peak detector 318 is shown in Fig. 4 and comprises a root sum of squares approximator 401 and a threshold detector 403 having an output which signals the sequence controller 311 of the first significant ray of multipath. The sequence controller 311 then provides just enough additional reference port clocks to shift this peak all but through the M/PATH correlators, thereby capturing C I (t) and C Q (t) in their respective M/PATH correlators. In the preferred embodiment, the root sum of squares approximator 401 is realized employing a magnitude adder 405 which adds |C I (t)| and (1/2)|C Q (t)| and magnitude adder 407 which adds |C Q (t)| and (1/2)|C I (t)|. The outputs of magnitude adder 405 and magnitude adder 407 are input to conventional magnitude comparators 409 and 411, respectively, where the root sum of squares approximation is compared to a predetermined threshold to generate an output to the sequence controller 311 (via OR gate 413). This and other approximations to the square root of the sum of the squares may be found in, eg., A.E. Filip, "A Baker's Dozen Magnitude Approximations and Their Detection Statistics," IEEE Transactions on Aerospace and Electronic Systems, vol. AES-12, pp.86-89, January 1976. This output to the sequence controller 311 is shown as t d in the example of Fig. 5. Thus, the peak detector 318 reports the first significant peak to the sequence controller 311 which, in turn, starts the loading at T/S stop, to thus capture the channel profile in each of the M/PATH correlators. The four M/PATH correlators (312, 313, 315, and 317 in Fig. 3) thus have the information available to perform equations (14)-(17), below, whose results (A, B, C, and D) appear at the outputs of M/PATH correlators 312, 313, 315, and 317 respectively. Properly combining the quantities A through D, one obtains the following expressions for the in-phase and quadrature outputs of the receiver at time t=0: Conventional adder 331 implements equation (18) to produce the recovered in-phase signal I and adder 335 implements equation (19) to produce the recovered quadrature signal Q, which are replicas of the transmitted I and Q channel data, respectively. The outputs I and Q are actually four sequential numbers per chip interval. It is possible to integrate them and apply a simple threshold for a binary data stream, or to simply integrate them to provide relative weighting, both at the original rate, or to preserve their discrete sample form for use in somewhat more elaborate symbol or character correlation. It can be seen by following the general input equation (3) through to equations (18) and (19) that the information contained in each of the paths of the multipath signal is coherently combined in the receiver, thereby permitting an effective time diversity gain in the receiver. In the preferred embodiment four M/PATH correlators 312, 313, 315, and 317 operate on 128 samples, or 32 chip intervals so as to accommodate as much as an 8 microseconds variation in the path delays, any one with respect to the others. This also imposes the requirement that the acquisition sequence be of no less than 9 microseconds duration, preferably two to four times that long. Although the transmission of the synchronization sequence in only the I channel is employed in the preferred embodiment, an identical utilization of only the Q channel for transmission of the synchronization sequence may easily be employed by one skilled in the art. Furthermore, it may be desirable to transmit the acquisition sequence at some other angle relative to I and Q, for example, simultaneously and identically in both I and Q for a 45° shift. Any angle can be accommodated by operating on the multipath profile estimates C I (t) and C Q (t) when applying them to M/PATH correlators. The outputs I and Q from the adders 331 and 335 may subsequently be applied to a data signal recovery circuit such as the conventional baseband synchronous feedback equalizer described in the aforementioned U.S. Patent Application No. 009,973. Referring now to Fig. 5, a representative graph of the outputs C I (t) and C Q (t) is shown on one axis with time on the other axis. The outputs of the synchronization correlators 303 and 305 have signed responses at each clock pulse but none of the responses exceed the established threshold magnitude until a correlation with the predetermined synchronization sequence a T (t) is realized. As shown, a correlation is found at time t d . In summary, then, the present invention describes a unique phase coherent method for demodulating a QPSK radio signal that has been subject to a multipath fading radio channel. In order that the equalization for reception of a radio signal subject to Rayleigh and multipath fading be adapted for the channel, a training or synchronization signal is transmitted as one of the vectors of a quadrature phase modulated signal. The random amplitudes and phases of copies of the modulated signal added to the signal by channel multipath are correlated and combined in accordance with a multipath profile signal developed from the synchronization signal. Therefore, while a particular embodiment of the invention has been shown and described, it should be understood that the invention is not limited thereto. It is therefore contemplated to cover the present invention and any and all such modifications by the claims of the present invention.

Claims: A time division multiple access (TDMA) radio system receiver utilizing a synchronizing sequence in an assigned timeslot of message data to adapt a multi-phase demodulator to the finite impulse response of a radio channel during the assigned timeslot, characterized by: means for correlating (303) a first phase of a received synchronizing sequence to a predetermined sequence to produce a first correlator signal; means for correlating (305) a second phase of said received synchronizing sequence to said predetermined sequence to produce a second correlator signal; and means for demodulating (312, 313, 315, 317, 331, 335) received message data into at least first phase data and second phase data by correlating a first phase of received message data and a second phase of received message data with said first correlator signal and said second correlator signal and combining the resulting outputs of correlation. A time division multiple access (TDMA) radio system receiver in accordance with claim 1 wherein the synchronizing sequence is further characterized by a binary phase shift keying (BPSK) signal. A time division multiple access (TDMA) radio system receiver in accordance with claim 1 wherein said means for demodulating is further characterized by: first means for correlating (312, 313) said first phase of received message data with said first correlator signal and said second correlator signal to produce first and second weighted signals, respectively; second means for correlating (315, 317) said second phase of received message data with said first correlator signal and said second correlator signal to produce third and fourth weighted signals, respectively; and means for adding (331) said first and fourth weighted signals and for subtracting (335) said second weighted signal from said third weighted signal. A time division multiple access (TDMA) radio system receiver in accordance with claim 1 comprising means for utilizing the synchronizing sequence received during part of one TDMA timeslot during an entire timeslot period for correlating said first and second phases of said received synchronization sequence to said predetermined sequence. A method of multi-phase demodulation in a time division multiple access (TDMA) radio system receiver utilizing a synchronizing sequence in an assigned timeslot of message data to adapt the multiphase demodulator to the finite impulse response of a radio channel during the assigned timeslot, characterized by the steps of: correlating (303) a first phase of a received synchronizing sequence to a predetermined sequence to produce a first correlator signal; correlating (305) a second phase of said received synchronizing sequence to said predetermined sequence to produce a second correlator signal; and demodulating (312, 313, 315, 317, 331, 335) received message data into at least first phase data and second phase data by correlating a first phase of received message data and a second phase of received message data with said first correlator signal and said second correlator signal and combining the resulting outputs of correlation. A method in accordance with the method of claim 5 wherein said demodulating step is further characterized by the steps of: correlating (312, 313) said first phase of received message data with said first correlator signal and said second correlator signal to produce first and second weighted signals, respectively; correlating (315, 317) said second phase of received message data with said first correlator signal and said second correlator signal to produce third and fourth weighted signals, respectively; and adding (331) said first and fourth weighted signals and subtracting (335) said second weighted signal from said third weighted signal.

Inventors: BORTH DAVID EDWARD, LABEDZ GERALD PAUL, RABE DUANE C, WANG CHIH-FEI, BORTH, DAVID EDWARD, LABEDZ, GERALD PAUL, RABE, DUANE C., WANG, CHIH-FEI
Applicants: MOTOROLA INC, MOTOROLA, INC.
Application year: 1988
Main classification: H04B7
IPC codes: H04J3, H04L27, H04B7, H04L7