Signal processing circuit

Abstract: A signal processing circuit comprising a constant value generating circuit (23) for generating a constant value (α i ) corresponding to a delay time (d i ) for an input signal (V i (t)); an adding/subtracting circuit (22) for alternately adding the constant value to the input signal and subtracting the constant value from the input signal for every half period of the input signal; and an amplitude correcting circuit (24) for correcting an amplitude of an output signal of the adding/subtracting circuit for every half period of the input signal so that a delayed output signal (V o (t)) having a waveform corresponding to a waveform of the input signal is produced.

Description: BACKGROUND OF THE INVENTION The present invention generally relates to signal processing circuits, and in particular to a signal processing circuit for delaying an input signal by a predetermined time. The present invention is applicable to filter circuits for an analog signal or a digital signal. As well known, delay circuits are widely used as a signal processing circuit for delaying an input signal by a predetermined time. The delay circuits are generally classified into two types, one of which is an analog delay circuit and the other is a digital delay circuit. For example, ultrasonic delay lines such as comb line filters are known as an analog delay circuit, and shift registers are known as a digital delay circuit. It is also well known that the delay circuits are used for filters for filtering an input signal to produce an output signal having desirable frequency components. However, the conventional delay circuits using the ultrasonic delay lines have a disadvantage that the size is physically limited and therefore delay circuits of compact size are not obtainable. On the other hand, conventional delay circuits using the shift registers have a disadvantage that the number of shift registers to be connected in series increases as the delay amount (delay time) is increased. For this reason, the scales of the delay circuits become large as the delay amount increases. Moreover, when it is desired to eliminate some frequency components from the input signal, it is necessary to adjust the clock frequency or to vary the number of the shift registers forming the delay circuit. In other words, the frequency components to be eliminated are not changed even when the frequency of the input signal varies. For a general discussion of digital transverse filters, reference can be made to Elektronik, vol. 33, No 1, pp. 57-64, DE; C. Tiefenthaler : "Digitale Transversalfilter". The paper discusses the basic notion of fast Fourier transforms and covers linear phase type filters used in signal processing. Finally, there is described in GB-A-2 103 401 a binary subtractor circuit based on a digital filter. The circuit is based on a separate offset two's complementing of the numbers and the addition of the results. SUMMARY OF THE PRESENT INVENTION Accordingly, a general object of the present invention is to provide a novel and useful signal processing circuit in which the disadvantages mentioned above have been eliminated. A more specific object of the present invention is to provide a signal processing circuit having a circuit simpler than circuits of conventional delay circuits. Another object of the present invention is to provide a signal processing circuit capable of producing a signal having a delay amount which follows up a frequency of an input signal. Still another object of the present invention is to provide a signal processing circuit having a filtering function obtainable by use of a delayed input signal. A further object of the present invention is to provide a signal processing circuit which may be suitably implemented by a semiconductor integrated circuit. The foregoing objects of the present invention are accomplished by providing a signal processing circuit for delaying an input signal having linear slopes, e.g. a triangular waveform, by a predetermined delay time, the circuit being as defined in claim 1. A number of such delay circuits can be implemented to produce a filtering circuit, as defined in claims 9 and 10. Other objects and further features of the present invention will become apparent from the following detailed description when read in conjunction with the attached drawings. BRIEF DESCRIPTION OF THE DRAWINGS FIG.1 is a block diagram of a conventional signal processing circuit having a signal filtering function; FIGS.2 and 3 are respectively views showing waveforms at different parts of the configuration shown in FIG.1; FIG.4 is a graph for explaining a relationship between a number of shift registers forming a delay circuit and a delay time; FIG.5 is a block diagram of an embodiment of a signal processing circuit according to the present invention; FIG.6 is a circuit diagram of the block diagram shown in FIG.5; FIGS.7(A) through 7(G) show waveforms at different parts of the circuit structure shown in FIG.6; FIGS.8(A) through 8(D) show waveforms for explaining a relationship between an input signal and both a delay amount and a period of the input signal; FIG.9 is a block diagram of a filter which employs delay circuits each having the same structure as that shown in FIGS.5 and 6; FIG.10 is a circuit diagram of a calculating circuit shown in FIG.9; FIG.11 shows waveforms at different parts of the configuration shown in FIGS.9 and 10; FIG.12 is a block diagram of another embodiment of a signal processing circuit according to the present invention; FIG.13 is a circuit diagram of the configuration shown in FIG.12; FIGS.14(A) through 14(E) show waveforms at different parts of the configuration shown in FIG.13; FIG.15 is a block diagram of a filter employing a plurality of filter circuits each having the same configuration as that shown in FIGS.12 and 13; FIG.16 is a circuit diagram of the configuration shown in FIG.15; and FIG.17 shows waveforms for explaining a filtering function of the structure shown in FIGS.15 and 16. DETAILED DESCRIPTION A description will first be given on a conventional signal processing circuit including a delay circuit, for eliminating frequency components from an input signal. FIG.1 is a block diagram of a conventional signal processing circuit including a delay circuit, for eliminating frequency components from an input signal, and FIGS.2 and 3 are views showing waveforms at parts of the configuration shown in FIG.1. Although the configuration shown in FIG.1 is designed so as to process digital signals, an explanation below will be given with respect to analog signal waveforms corresponding to the digital signals to facilitate a better understanding. Referring to FIGS.1 and 2, an input signal V₁(t) (V i (t); i=1) having a peak value v₁ and a period T₁ is applied to a delay circuit 12 through an input terminal 11. In this example, the input signal V₁(t) is a triangular wave signal. The input signal V₁(t) is delayed by a delay amount d₁ with respect to the original input signal V₁(t) by the delay circuit 12, which is composed of shift registers. An output signal x₁ of the delay circuit 12 is fed to one input of an adder 13, the other input of which receives the input signal V₁(t) through the terminal 11. An added result x₂ derived from the adder 13 is supplied to a 1/2 level attenuator 14, which attenuates a level of the signal x₂ by 1/2. An output signal V o1 (t) from the attenuator 14 appears at an output terminal 15. As shown in FIG.2, the output signal V o1 (t) has flat signal parts. This means that some frequency components have been eliminated from the input signal V₁(t). FIG.3 shows waveforms in a case where an input signal V₂(t) which has a peak value v₂ (identical to the peak value v₁) and a period T₂ longer than the period T₁, is applied to the input terminal 11. The input signal V₂(t) is delayed by a delay amount d₂, and is attenuated by 1/2 level, so that an output signal V o2 (t) is produced. It is now assumed that an input signal such as the signal V₁(t) or V₂(t) is generally represented by V i (t), and an output signal such as V o1 (t) or V o2 (t) is represented by V o (t), and a delay amount d i such as the delay amount d₁ or d₂ is represented by d i . In this case, the output signal V o (t) can be expressed as follows: V o (t) = 1/2 [ V i (t - d i ) + V i (t) ] It is further assumed that a delayed signal V i (t-d i ) in the equation (1) is expressed as the following equation (2): V i (t-d i ) ≡ V i (t) ± α i where α i = 2v i ·d i / T i Introducing the equation (2) into the equation (1), V o (t) = 1/2 [ V i (t) ± α i + V i (t) ] = V i (t) ± C i where C i = (1/2) α i . In the equation (2), v i is a peak value of the input signal V i (t) and T i is a period of the input signal V i (t). However, the conventional signal processing circuit described in the foregoing has a disadvantage that the circuit scale of the delay circuit 12 is large, because the circuit 12 is formed by the multi-stage cascade connection of the shift registers formed by flip-flops, for example. FIG.4 shows an amplitude of the input signal V i (t) versus a delay time for explaining a relationship between a number of shift registers and a delay amount. According to this figure, a three-stage cascade connection of flip-flops each having a unit delay time Δτ is necessary to produce an output signal V o3 having a delay amount (t₃ - t₀) with respect to the input signal V i (t). Similarly, a five-stage cascade connection of flip-flops is necessary to produce an output signal V o5 having a delay amount (t₅ - t₀) with respect to the input signal V i (t). Futhermore, the conventional signal processing circuit described above has the following disadvantage. A situation is considered in which the input signal V i (t) is delayed by a delay time which corresponds to a frequency of the input signal. For example, the input signal V₁ having a frequency of 1/T₁ is delayed by the delay time d₁ as shown in FIG.2, and the input signal V₂(t) is delayed by the delay time d₂ having a frequency of 1/T₂, as shown in FIG.3. When it is intended to vary the delay time with respect to the input signal V i (t) in response to a variation in the frequency thereof in the conventional circuit structure, it is necessary to adjust a frequency of a clock signal supplied to the delay circuit 12 or to vary the number of stages of the cascade configuration. These adjustments are cumbersome. The present invention mainly intends to eliminate these problems. A description will now be given on an embodiment of a signal processing circuit according to the present invention with reference to FIGS.5 and 6. Referring to FIG.5, an input signal V i (t) is passed through an input terminal 21 and applied to an adding/subtracting circuit 22. A constant value generating circuit 23 generates a constant value α i corresponding to a delay amount d i with respect to the input signal V i (t). The constant value α i is supplied to the adding/subtracting circuit 22. The adding/subtracting circuit 22 alternately carries out a subtracting operation of the constant value α i from the input signal V i (t) and an adding operation of the constant value α i to the input signal V i (t), for every period which is half of the period T i of the input signal V i (t). An output signal of the adding/subtracting circuit 22 is fed to an amplitude correcting circuit 24. The circuit 24 performs the amplitude correction for the output signal of the addition/subtraction circuit 24 for every 1/2 period of the input signal V i (t). An output signal V o (t) of the amplitude correcting circuit 24 is supplied to an external circuit through an output terminal 25. FIG.6 is a circuit diagram of the block configuration shown in FIG.5. FIGS.7(A) through 7(G) show waveforms of signals at different parts of the circuit configuration shown in FIG.6. An illustrated circuit structure is designed so as to process the digital input signal V i (t) composed of 8 bits. However, it should be noted that in the following description, an explanation will be given by use of waveforms of analog signals corresponding to digital signals to facilitate a better understanding of the present embodiment. The input signal V i (t) composed of 8 bits Q0, Q2,..., and Q7 is applied to the adding/subtracting circuit 22 through the input terminal 21. In this embodiment, the input signal V i (t) is a triangular wave signal as shown in FIG.7(A). The adding/subtracting circuit 22 also receives the constant value α i composed of 8 bits which are produced by the constant value generating circuit 23. The constant value generating circuit 23 consists of 8 exclusive-OR circuits 23₀, 23₁,..., 23₇. A high-level signal (H) or a low-level signal (L) is applied to each exclusive-OR circuit in accordance with the constant value α i to be produced. The constant value generating circuit 23 produces the constant value α i in response to a timing signal SC( Q ). The signal SC( Q ) is a signal obtained by inverting a carry signal SC(Q) supplied from a terminal 26 by an inverter 31. The carry signal SC(Q) has a period half of the period T i of the input signal V i (t), as shown in FIG.7(C). The adding/subtracting circuit 22 which alternately performs the adding operation and the subtracting operation, includes two 4-bit binary full adders 22₁ and 22₂. The adders 22₁ and 22₂ each have input terminals A1, A2, A3 and A4 and B1, B2, B3 and B4. The terminals A1, A2, A3 and A4 of the adder 22₁ receive the input signals Q0, Q1, Q2 and Q3, respectively. The terminals A1, A2, A3 and A4 of the adder 22₂ receive the input signals Q4, Q5, Q6 and Q7, respectively. The terminals B1, B2, B3 and B4 of the adder 22₁ receive the outputs of the exclusive-OR circuits 23₀, 23₁, 23₂ and 23₃, respectively. The terminals B1, B2, B3 and B4 of the adder 22₂ receive the outputs of the exclusive-OR circuits 23₄, 23₅, 23₆ and 23₇, respectively. The signal SC( Q ) from the inverter 31 is applied to a carry input terminal C0 of the adder 22₁. The adders 22₁ and 22₂ carry out the adding operation or the subtracting operation in accordance with timings defined by the signal SC(Q). In detail, when the signal SC(Q) is kept low, the adders 22₁ and 22₂ carry out the subtracting operation, whereas when the signal SC(Q) is kept high, the adders 22₁ and 22₂ carry out the adding operation. An added or subtracted result S0 between A1 and B1 of the adder 22₁ appears at a terminal E1 thereof. Likewise, calculated results S1, S2 and S3 between A2 and B2; A3 and B3; and A4 and B4 of the adder 22₁ appear at terminals E2, E3 and E4 thereof, respectively. Similarly, calculated results S4, S5, S6 and S7 are obtained at terminals E1, E2, E3 and E4 of the adder 22₂, respectively. A carry output C4 of the adder 22₁ is fed to a carry input C0 of the adder 22₂. An analog output signal corresponding to the binary signals S0 - S7 is shown by a solid line in FIG.7(B). When the signal SC( Q ) is maintained in the low level, or the signal SC(Q) is in the high level, the adding/subtracting circuit 22 adds the constant value α i from the input signal V i (t). The level of the binary signals S0 - S7 linearly increases towards a maximum level M thereof. When the signal SC(Q) is changed from the low level into the high level, the adding/subtracting circuit 22 is switched into the adding operation. In a state just prior to this level change, the output signal S0 - S7 of the adding/subtracting circuit 22 has a value (M - x). On the other hand, the input signal V i (t) composed of the binary signals Q0 - Q7 is positioned at P1, for example (in this case, the constant value α i is equal to the value x ). That is, the input signal V i (t) has the maximum value M, in which all of the bits Q0 - Q7 have 1s (255 in the decimal notation). In a state where the signal SC(Q) is at the high level, the adding/subtracting circuit 22 adds the constant value α i to the input signal V i (t). Therefore, an added result obtained just when the signal SC(Q) is changed into the high level becomes equal to (M + x). However, since the output of the adding/subtracting circuit 22 is limited to 8 bits (0 to 255 in the decimal notation), it cannot output a value exceeding the maximum value M. Actually, at this time, the combination of the adders 22₁ and 22₂ outputs a value equal to the level x , in which the carry is outputted at the terminal C4 of the adder 22₂. Therefore, as shown in FIG.7(B), when the signal SC(Q) is changed from the low level into the high level, the output of the adding/subtracting circuit 22 is correspondingly changed from the level (M - x) into the level x . Therafter, the output of the circuit 22 linearly decreases towards a minimum level O, in which all of the bits S0 - S7 are 0s (0 in the decimal notation). When the output level of the adder 22 becomes zero, the input signal V i (t) is positioned at P2 at which the level of the input signal V i (t) is equal to (M - x), as shown in FIG.7(B). Then, the circuit 22 adds the constant value α i to the level (M - x). Therefore, as shown in FIG. 7(B), the level of the output of the adder 22 is changed from the minimum level O into the maximum level M. Then the level of the output of the adder 22 linearly decreases. Thereafter, when the signal SC(Q) is changed from the high level into the low level, the circuit 22 is correspondingly switched from the adding operation into the substraction operation. At this time, the input signal V i (t) is positioned at P3. Therefore, the circuit 22 substracts the constant value α i from the minimum level, and thus outputs a level equal to (M - x). In the way described above, the circuit 22 alternately carries out the adding operation and the subtracting operation for every half period of the period T i of the input signal. As described in the foregoing, the signal waveform corresponding to the signals S0 - S7 is intentionally distorted corresponding to the constant value α i which corresponds to the predetermined delay time. Returning to FIG.6, a timing signal generating circuit 27 produces a timing signal SC2 to be fed to the amplitude correcting circuit 24. The circuit 27 is made up of an AND circuit 27₁, a low-active NAND (a high-active NOR) circuit 27₂ and an OR circuit 27₃. The circuit 27 receives a signal SC1 outputted by the adding/subtracting circuit 22. As shown in FIG.7(D), the signal SC1 has a timing corresponding to the delay amount. The timing signal generating circuit 27 also receives the signal SC(Q) through the terminal 26. The circuit 27 generates the timing signal SC2 as shown in FIG.7(E). The output signals S0 - S7 shown in FIG.7(B) and the timing signal SC2 shown in FIG.7(E) are supplied to the amplitude correcting circuit 24. This circuit 24 carries out logical calculation for the signals S0 - S7 in accordance with the timing of the signal SC2. That is, the signals S0 - S7 are passed through the circuit 24 during a period when the timing signal SC2 is at the low level. On the other hand, during a high-level interval t₁, the amplitude correcting circuit 24 outputs a signal having a value (M - x) indicated by a broken line L1, as shown in FIG.7(B). Further, during a next high-level period t₂, the amplitude correcting circuit 24 outputs a signal having a value (0 + x) indicated by a broken line L2. The amplitude correcting circuit 24 includes 8 OR circuits 24a₀ - 24a₇, 8 low-active (8 high-active AND) OR circuits 24b₀ - 24b₇ and 8 exclusive-OR circuits 24c₀ - 24c₇. Input terminals of the OR circuits 24a₀ - 24a₇ and 24b₀ - 24b₇ receive the signals S0 - S7 from the adding/subtracting circuit 22, and the other terminals thereof receive the timing signal SC2. Output terminals of the OR circuits 24b₀ - 24b₇ are connected to inputs of the exclusive-OR 24c₀ - 24c₇, respectively. The other input terminals of the exclusive-OR 24c₀ - 24c₇ receive the timing signal SC2. Outputs of the OR circuits 24a₀ - 24a₃ are fed to input terminals A1 - A4 of a 4-bit binary full adder 24d₁ (74-283 type, for example), respectively. Outputs of the exclusive-OR circuits 24c₀ - 24c₃ are supplied to input terminals B1 - B4 of the adder 24d₁, respectively. Outputs of the OR circuits 24a₄ - 24a₇ are fed to input terminals A1 - A4 of an 4-bit binary full adder 24d₂ (74-283 type, for example), respectively. Outputs of the exclusive-OR circuits 24c₄ - 24c₇ are supplied to input terminals B1 - B4 of the adder 24d₂, respectively. When the signal SC2 is at the low level, all the outputs of the OR circuits 24b₀ - 24b₇ are 0s (at the low level). Therefore, the outputs of the exclusive-OR circuits 24c₀ - 24c₇ are all 1s (at the high level). Since all the OR circuits 24a₀ - 24a₇ receive the signal SC2 maintained at the high level, the signals S0 - S7 are passed through the OR circuits 24a₀ - 24a₇ and fed to the corresponding input terminals of the adders 24d₁ and 24d₂. The adders 24d₁ and 24d₂ can perform the adding operation, because the carry input terminals C0 thereof receive the signal SC2 maintained at the high level. Consequently, output signals SS0 - SS7 appearing at output terminals E1 - E4 of the adders 24d₁ and 24d₂ coincide with the signals S0 - S7, respectively. During the interval t₁, since the timing signal SC2 is maintained at the high level, all the outputs of the OR circuits 24a₀ - 24a₇ are kept at the high level. That is, the value of 255 in the decimal notation are supplied to the combination of the adders 24d₁ and 24d₂. Since the OR circuits 24b₀ - 24b₇ all receive the high level, the signals S0 - S7 are passed therethrough and are fed to the exclusive-OR circuits 24c₀ - 24c₇, respectively. The signals S0 - S7 from the OR circuits 24b₀ - 24b₇ are inverted by the exclusive-OR circuits 24c₀ - 24c₇, respectively and supplied to the corresponding input terminals of the adders 24d₁ and 24d₂. During the interval t₁, the adders 24d₁ and 24d₂ may carry out the subtracting operation, because they receive the signal SC2 maintained at the low level. Thus, the adders 24d₁ and 24d₂ output the signals SS0 - SS7 corresponding to the signal L1 shown in FIG. 7(B). During the interval t₂ which follows the interval t₁, the amplitude correcting circuit 24 operates in the similar way to that during the interval t₁. The signals SS0 - SS7 are supplied to an amplitude adjusting circuit 28. Although the circuit 28 is not employed in the configuration shown in FIG.5, it is actually preferable to use this circuit. This circuit 28 adjusts amplitudes at the maximum and minimum levels thereof in response to an adjusting signal OF as shown in FIG.7(F) and an adjusting signal UF as shown in FIG. 7(G). The level of the signal OF becomes low in response to the leading edge of the signal SC1. The level of the signal UF becomes low in response to the trailing edge of the signal SC1. The signals OF and UF are produced by an adjusting signal generating circuit 30. The circuit 30 includes a D-type flip-flop 30₁, and inverter 30₂, and NAND circuits 30₃ and 30₄, as shown in FIG.6. A clock signal CK and a clear signal are supplied to a clock terminal and a clear terminal of the flip-flop 30₁, respectively. A D-terminal of the flip-flop 30₁ is connected to the carry input terminal C0 of the adder 22₂. Q and Q terminals of the flip-flop 30₁ are connected to the NAND circuits 30₃ and 30₄, respectively. The other input terminals of the circuit 30₃ and 30₄ are connected to an output terminal of the inverter 30₂ and the D-terminal of the flip-flop 30₁, respectively. An input terminal of the inverter 30₂ is also connected to the D-terminal. The amplitude adjusting circuit 28 consists of low-active (high-active NAND) OR circuits 28a₀ - 28a₇ which receive the signal UF, and low-active OR circuits 28b₀ - 28b₇ which receive the signal OF. The signals SS0 - SS7 are fed to the OR circuits 28a₀ - 28a₇, respectively. When the signal UF is changed from the high level into the low level, all the outputs of the OR circuits 28a₀ - 28a₇ become high. At this time, since the signal OF are maintained at the high level, all the OR circuits 28b₀ - 28b₇ become low. As a result, the level of the minimum value of the signal composed of the signals SS0 - SS7 is set to 0s, so that the undesirable level variation at the minimum level can be eliminated. On the other hand, when the signal OF is at the low level, all the signals UF are at the high level. Therefore, the level of the maximum value of the signal composed of the signals SS0 - SS7 is set to 255 in the decimal notation, so that the undesirable level variation at the maximum level can be eliminated. As a result, delay signals DQ0 - DQ7 corresponding to a broken line in FIG.7(A) are outputted through the output terminal 25. The maximum and minimum values of the signals DQ0 - DQ7 are set to 255 and 0 in the decimal notation, as shown by Z1 and Z2 in FIG.7(A), respectively. As clearly shown from the above description, the present invention makes it possible to produce a delayed signal without using the ultrasonic delay line or the shift registers. A description will be given of a relationship between the input signal v i (t) and both its period and the delay amount, with reference to FIGS.8(A) through 8(D). FIGS.8(A) through 8(C) show three different input signals V₁(t), V₂(t) and V₃(t), respectively. FIG.8(D) shows sampling timings provided by the clock signal CK. For these figures, the following equation may be expressed: Vd₁(t-d i ) = V i (t) - [± v i / (T i / 2)] d i = V i (t) ± 2·v i ·(d i / T i ) where Vd₁(t) is an output signal after the delaying operation. As described before, V i (t) is the input signal, T i is the period of the input signal, v i is the peak value of the input signal, and d i is the delay time. When it is assumed that 2·v i ·(d i / T i ) = α i the following relationship can be obtained: Vd₁(t - d i ) = V i (t) ± α i where α i is the constant value mentioned above, which is a value to be added to the input signal or to be subtracted from the input signal in the adding/subtracting circuit 22. It is now assumed that the period T₁ of the input signal V₁(t) shown in FIG.8(A) is changed into the period T₂ shown in FIG.8(B) or the period T₃ shown in FIG.8(C). Since both the constant value α i and the peak value v i are constant, the above equation (4) shows that the delay time d i varies in proportion to the period T i . Hence, the present invention can produce the output signal Vd i having the delay time d i corresponding to the period T i of the input signal. As clearly shown in FIGS.8(A) through 8(C), the delay times d₂ and d₃ of the output signals Vd₂(t - d₂) and Vd₃(t - d₃) varies in response to the variation of the frequency (or the period) of the input signal. It should be appreciated that the delay time corresponding to the frequency of the input signal can be automatically obtained. FIG.9 is a block diagram of a filter circuit, which is an example of an application for the configuration shown in FIGS.5 and 6. In FIG.9, the same reference numerals as those in the previous figures represent the same elements as those therein. Delay circuits 33, 34 and 35 each have the same structure as that shown in FIGS.5 and 6. The delay circuits 33, 34 and 35 have different delay amounts d x , d y and d z , respectively. In other words, the delay circuits have their own constant values α i corresponding to the delay amounts. Different constant values α i are easily obtainable by changing the combination of high-level inputs and low-level inputs in the constant value generating circuit 23 in each delay circuit. The delay circuits 33, 34 and 35 receive an input signal X applied at an input terminal to be filtered. The input signal X and output signals of the delay circuits 33, 34 and 35 are supplied to a calculating circuit 36. In detail, as shown in FIG.11, the input signal X is delayed by the delay time d x by the delay circuit 33 and is fed as a signal a to the calculation circuit 36. Similarly, the input signal X is delayed by the delay times d y and d z by the delay circuits 34 and 35, respectively. Then, as shown in FIG.11, delayed signals b and c from the delay circuits 34 and 35, respectively, are supplied to the calculating circuit 36. FIG.10 is a circuit diagram of the calculating circuit 36 shown in FIG.9. The signals a and b are applied to an adder 36a₁, an output of which is. supplied to a 1/2 level attenuator 36b₁. An output signal e of the attenuator 36b₁ is shown in FIG.11. On the other hand, the signal c and the input signal X are supplied to an adder 36a₂, an output of which is applied to a 1/2 level attenuator 36b₂. An output signal f of the attenuator 36b₂ is also shown in FIG.11. The signals e and f are provided to an adder 36a₃, an output of which is fed to a 1/2 attenuator 36b₃. An output signal Y of the attenuator 36b₃ is illustrated in FIG.11. This output signal Y is outputted though an output terminal 38. A triangle wave signal includes odd harmonic components as expressed by the following equation: X(t) = A₁·cosω o t + A₃·cos3ω o t + A₅·cos5ω o t + ... As shown in FIG.11, the output signal Y is a substantially sinusoidal waveform. This means that the above odd harmonic components have been eliminated. In this case, the delay times of the delay circuits 33, 34 and 35 are varied in response to the frequency of the input signal X, and therefore the frequencies of the signal to be filtered follow up the frequency of the input signal X. As a result, the output signal having a frequency characteristic corresponding to that of the input signal X is obtainable. A description will be given of another embodiment of a signal processing circuit according to the present invention. FIG.12 is a block diagram of this embodiment. As described before, the signal processing circuit shown in FIG.5 has only the delay function for the input signal. On the other hand, the configuration shown in FIG.12 has not only the delay function but also a filtering function. In FIG.12, a constant value generating circuit 43 generates a constant value α i corresponding to a predetermined delay amount d i . An adding circuit 42 adds the constant value α i to an input signal V i (t) passed through an input terminal 41, for every period which is half of a period of the input signal. An amplitude limiting circuit 44 amplitude-limits that output signal of the adding circuit 42 at a level below a maximum level of the output signal by a predetermined level as well as at a level over a minimum level thereof by a predetermined level. A direct current (D.C.) level adjusting circuit 45 decreases a D.C. level of an output signal of the amplitude limiting circuit 44, so that the output signal has a D.C. level the same as that of the input signal. FIG.13 is a circuit diagram of the configuration shown in FIG.12, and FIGS.14(A) through 14(E) are waveforms at different parts of the circuit shown in FIG.13. The input signal V i (t) composed of 8 bits Q0, Q1,..., Q7 are passed through the input terminal 41 and are then fed to the adding circuit 42. In this example, the input signal V i (t) is a triangular wave signal shown in FIG.14(B). The adding circuit 42 includes 4-bit binary full adders 42₁ and 42₂ (74-283 type, for example). The binary signals Q0 - Q3 are applied to input terminals A1 - A4 of the adder 42₁, respectively, and the signals Q4 - Q7 are applied to input terminals A1 - A4 of the adder 42₂, respectively. Input terminals B1 - B4 of the adders 42₁ and 42₂ receive the constant value α i derived from the constant value generating circuit 43. The constant value generating circuit 43 consists of low-active OR circuits 43₀ - 43₇. Each OR circuit is provided with a high-level signal or a low-level signal corresponding to the constant value α i to be applied to the adding circuit 42. The OR circuits also receive a timing signal CAR shown in FIG.14(B) through a terminal 47. The timing signal CAR has a period half of the period of the input signal. Therefore, the constant value α i is produced only when the timing signal CAR is at the high level. The outputs of the OR circuits 43₀ - 43₃ are supplied to input terminals B₁ - B₄ of the adder 42₁, respectively, and the outputs of the OR circuits 43₄ - 43₇ are supplied to input terminals B₁ - B₄ of the adder 42₂, respectively. A low-level signal is always applied to a carry input terminal of the adder 42₁. The adder 42₁ adds signals between A-side terminals and corresponding B-side terminals and outputs added results through corresponding output terminals E1- E4. Similarly, the adder 42₂ carries out the adding operation and outputs an adding result between A1 and B1 through output terminals E1- E4. When the timing signal CAR is maintained at the low level, the constant value generating circuit 43 does not produce the constant value α i . Therefore, the adding circuit 42 outputs the binary signals Q0 - Q7 without the added constant value α i . On the other hand, when the level of the timing signal CAR becomes high, the adding circuit 42 is initiated to add the constant value α i to the input signal V i (t) composed of the binary signals Q0 - Q7. The amplitude limiting circuit 44 shown in FIG.12 has a maximum value limiting circuit 44-1 and a minimum value limiting circuit 44-2, as shown in FIG.13. The maximum value limiting circuit 44-1 is composed of 8 OR circuits 44a₀ - 44a₇. The OR circuits 44a₀ - 44a₃ receive output signals from the terminals E1 - E4 of the adder 42₁, respectively and the OR circuits 44a₄ - 44a₇ receive output signals from the terminals E1 -E4 of the adder 42₂, respectively. Further, all the OR circuits 44a₀ - 44a₇ receive the carry output of the adder 42₂. When the output of the adding circuit 42 exceeds its maximum value M (255 in the decimal notation) because of the addition of the constant value α i , the carry is outputted through the terminal C4 of the adder 42₂. Therefore, all the outputs of the OR circuits 44a₀ - 44a₇ are set to the high level. Thereafter, the value provided by the outputs E1 - E4 of the adders 42₁ and 42₂ and the carry output C4 of the adder 42₂ varies as shown by two-dotted chain lines in FIG.14(C). However, the output of each of the OR circuits 44a₀ - 44a₇ is fixed at the high level during the interval when the carry is outputted. In other words, the level of the output signal of the maximum value limiting circuit 44-1 is maintained at the maximum value M, as shown in FIG.14(C), so long as the outputs of the adders 42₁ and 42₂ correspond to the value indicated by the two-dotted chain lines. All the outputs of the maximum value limiting circuit 44-1 are supplied to the minimum value limiting circuit 44-2. This circuit 44-2 includes magnitude comparators 44b₁ and 44b₂ (74-85 type, for example), low-active OR circuits 44c₀ - 44c₂ and 44c₄ - 44c₆, OR circuits 44c₃ and 44c₇, and an inverter 44d, as shown in FIG.13. The outputs of the OR circuits 44a₀ - 44a₃ are fed to input terminals A0 - A3 of the comparator 44b₁, and the outputs of the OR circuits 44a₄ - 44a₇ are supplied to input terminals A0 - A3 of the comparator 44b₂. Input terminals B0 - B3 of the comparators 44b₁ and 44b₂ are provided with binary signals corresponding to a reference level L ref shown by a dotted chain line in FIG.14(C). In this example, as shown in FIG.13, the low-level signal is applied to the terminals B0 - B2 of the comparators 44b₁ and 44b₂, and the high-level signal is applied to the terminals B3 thereof. Each of the comparators 44b₁ and 44₂ compares the A-terminal side signals with the B-terminal side signals, and outputs a compared result through corresponding terminals of terminals A < B, A = B and A > B. In the configuration illustrated in FIG.13, only the comparison A < B is enabled, because an input terminal regarding the comparison A < B receives the high-level signal. As a result, when the output signal of the maximum value limiting circuit 44-1 becomes smaller than the reference level L ref , the high-level signal is outputted through an output terminal A < B of the comparator 44b₂. The binary outputs of the OR circuits 44a₀ - 44a₇ are also supplied to the OR circuits 44c₀ - 44c₇, respectively. The signal from the terminal A < B of the comparator 44b₂ is delivered to the OR circuits 44c₃ and 44c₇, and further inverted by an inverter 44d and supplied to the OR circuits 44c₀ - 44c₂, and 44c₄ - 44c₆. As a result, when the output signal of the maximum value limiting circuit 44-1 is below the reference level L ref , the OR circuits 44c₀ - 44c₇ produce signals corresponding to the reference level L ref . Of course, in other cases A > B and A = B, the binary signals from the maximum value limiting circuit 44-1 are passed through the corresponding OR circuits of the minimum value limiting circuit 44-2. The output signal of the amplitude limiting circuit 44 is outputted as signals S0 -S7 as shown by a solid line in FIG.14(D). The output signals of the amplitude limiting circuit 44 is supplied to the D.C. level adjusting circuit 45. This circuit 45 consists of two 4-bit binary full adders 45₁ and 45₂ (74-283 type, for example). The binary signals S0 - S3 are fed to input terminals A1 - A4 of the adder 45₁, and the signals S4 - S7 are fed to input terminals A1 - A4 of the adder 45₂. Input terminals B1 - B4 of the adders 45₁ and 45₂ are provided with binary signals corresponding to a D.C. level to be shifted towards a lower-level direction. In this illustrated example illustrated, the input terminals B1, B2 and B4 of the adders 45₁ and 45₂ are provided with the high-level signal, whereas the input terminals B3 thereof are provided with the low-level signal. Since the low-level signal is applied to the carry input terminal C0, the adders act as a subtractor. As a result, binary signals DQ0 - DQ7 indicated by a broken line in FIG.14(E) are outputted through the output terminals 46. It should be noted that the waveform of the output signal shown in FIG.14(E) is substantially the same as those in FIGS.2 and 3. According to the embodiment shown in FIGS.12 and 13, the delay time of the output signals DQ0 - DQ7 with respect to the input signals Q0 - Q7 correspond to the constant value α i . Therefore, it is possible to obtain a desired delay time by suitably selecting the constant value α i . Further, when the constant value α i is fixed, the delay time of the output signals varies as a function of the frequency of the input signal. Therefore, the frequency of the signal to be eliminated follows up the frequency of the input signals. As a result, it is possible to obtain the output signal having the frequency characteristic corresponding to the frequency characteristic of the input signal. These features are the same as those of the configuration shown in FIG.5 and 6. In addition, the embodiment shown in FIGS.12 and 13 has an advantage that it has a filtering function for the input signal. The output signal provided by this embodiment (FIG.14(E)) has the waveform substantially identical to the waveforms shown in FIGS.2 and 3. A description will be given of a filter which employs the filter shown in FIGS.12 and 13. FIG.15 is a block diagram of this filter. The illustrated filter includes three filter circuits 50, 51 and 52, each of which is the same as the filter shown in FIGS.12 and 13. The filter circuits 50, 51 and 52 have different frequencies from each other. The filter circuits 50, 51 and 52 have delay times 1/2(d x + 1), 1/2(d y + 1) and 1/2(d z + 1), respectively. These delay times vary with the frequency of an input signal X for the filter, when the constant value α i is fixed. Of course, the delay times vary by adjusting the constant value α i . Output signals a , b and c of the filter circuits 50, 51 and 52 respectively, are supplied to a calculating circuit 53 together with the input signal X. A detailed circuit structure of the calculating circuit 53 is shown in FIG.16. The output signals a and b are fed to an adder 53a₁, which outputs an added result d . These signals are shown in FIG.17. The signal d is added to a signal passed through an inverter 53b by an adder 53a₂, which outputs an added result e . This signal e is added to the output c of the filter circuit 52 by an adder 53a₃, which outputs an added result. This result is attenuated by a 1/2 level by a level attenuator 53c and applied as an output signal Y to an output terminal 55. As apparent from FIG.17, the output signal Y is a substantially sinusoidal waveform. This means that odd harmonic components have been eliminated from the input triangular wave signal X. The present invention is not limited to the embodiments, but various variations and modifications may be made without departing from the scope of the present invention. The number of the delay circuits shown in FIG.9 is not limited to three. Similarly, the number of the filter circuits is not limited to three. Further, the number of bits to be processed is not limited to 8 bits.

Claims: A signal processing circuit for delaying an input signal (V i (t)) having linear slopes, e.g. a triangular waveform, by a predetermined delay time (d i ), comprising: a constant signal value generating means (23) for generating a constant signal level (α i ) whose value is a function of the delay time (d i ); adding/subtracting means (22) for alternately adding the constant value to the input signal at one half period thereof and subtracting the constant value from the input signal during the other half period thereof for all periods of the input signal; and amplitude correcting means (24) for correcting the amplitude of each slope of the output signal from the adding/subtracting means so as to obtain a delayed output signal (V o (t)) having a waveform corresponding to the waveform of the input signal. A signal processing circuit as claimed in claim 1, characterized in that the amplitude correcting means (24) corrects the amplitude during an interval corresponding to the delay time (d i ). A signal processing circuit as claimed in claim 1, characterized in that the amplitude correcting means (24) comprises logic means (24a₀ - 24a₇, 24b₀ - 24b₇, 24c₀ - 24c₇) for passing the output signal of the adding/subtracting means and responding to said signals to produce terminal portions (L₁, L₂) of each slope that is to form the delayed signal, the width of each terminal portion along the time axis corresponding to the delay time (d i ) and adding means (24d₁, 24d₂) for alternately adding the terminal portions to the output signal of the adding/subtracting means in a predetermined sequence. A signal processing circuit as claimed in claim 3, characterized in that the logic means comprises OR circuits (24a₀ - 24 a7 ) and low-active OR circuits (24b₀) each receiving the output signal of the adding/subtracting means (22) and a timing signal (SC2) for determining the durations of each terminal portion corresponding to the delay time, and exclusive-OR circuits (24c₀ - 24c₇) receiving outputs of the low-active OR circuits (24b₀ - 24b₇) and the timing signal (SC2), and characterized in that outputs of the OR circuits and outputs of the exclusive-OR circuits are supplied to the adding means 24d₁, 24d₂). A signal processing circuit as claimed in claim 1, characterized in that the constant value generating means (23) comprises exclusive-OR circuits (23₀ - 23₇) to which a high-level signal or a low-level signal is applied to produce the constant value. A signal processing circuit as claimed in claim 1, the signal processing circuit further comprising an amplitude adjusting means (28) for setting a level of the signal from the amplitude correcting means in the vicinity of its maximum amplitude level and minimum amplitude level to the predetermined maximum and minimum levels, respectively. A signal processing circuit as claimed in claim 6, characterized in that the amplitude adjusting means (28) comprises first low-active OR circuits (28a₀ - 28a₇) receiving the signal of the amplitude correcting means and a timing signal (UF) for designating a timing at which the signal from the amplitude correcting means is fixed to the minimum amplitude level, and characterized in that the amplitude adjusting means further comprises second low-active OR circuits (28b₀ - 28b₇) receiving outputs of the first low-active OR circuits and a timing signal (OF) for designating a timing at which the signal from the amplitude correcting means is fixed to the maximum amplitude level. A signal processing circuit as claimed in claim 1, characterized in that the input signal is a triangular wave signal. A signal filtering circuit comprising a plurality of delay circuits connected in parallel, each delay circuit comprising a signal processing circuit as claimed in claim 1, the signal filtering circuit further comprising calculating means (36) for performing a predetermined calculation for output signals from the delay circuits and the input signal (V i (t)), and extracting a signal having predetermined frequency components from the input signal. A signal filtering circuit comprising constant value generating means (43) for generating a constant value (α i ) whose value is a function of a delay time (d i ) for an input signal (V i (t)); adding means (42) for adding the constant value to the input signal for one half period of every period of the input signal; amplitude limiting means (44) for limiting the level of an output signal of the adding means at a maximum level thereof and at a predetermined value larger than a minimum level thereof; and a direct current level adjusting means (45) for decreasing a direct current level of an output signal of the amplitude limiting means by a predetermined direct current value, so that the direct current level of the amplitude limiting means becomes equal to that of the input signal (V i (t)). A signal processing circuit as claimed in claim 10, characterized in that the amplitude limiting means (44) comprises OR circuits (44-1) receiving the output signal of the adding means and a carry signal (C4) of the adding means, and characterized in that the carry signal is produced when the adding means outputs a value exceeding the maximum level. A signal processing circuit as claimed in claim 11, characterized in that the amplitude limiting means (44) further comprises comparing means (44b₁, 44b₂) for comparing an output signal of the OR circuits (44-1) with a predetermined level larger than the minimum level, and logic means (44c₀ - 44c₇) for producing said level larger than the minimum level when the output signal of the OR circuits is smaller than the minimum level. A signal processing circuit as claimed in claim 10, characterized in that the direct current level adjusting means comprises a subtractor (45₁, 45₂) for subtracting a predetermined direct current level from an output signal of the amplitude limiting means (44). A signal processing circuit as claimed in claim 10, characterized in that the constant value generating means (43) comprises low-active OR circuits (43₀ - 43₇) each receiving a high-level signal or a low-level signal corresponding to the constant value. A signal processing circuit as claimed in claim 10, characterized in that the input signal is a triangular wave signal. A signal processing circuit comprising a plurality of signal filtering circuits (50, 51, 52) each corresponding to the filtering circuit as claimed in claim 10 and calculating means (53) for performing a predetermined calculation for output signals of the direct current adjusting means and the input signal, and producing a signal having predetermined frequency components.

Inventors: ABE MASATO, ASAMI FUMITAKA, ABE, MASATO, ASAMI, FUMITAKA
Applicants: FUJITSU LTD, FUJITSU LIMITED
Application year: 1987
Main classification: H03H17
IPC codes: H03H17