Noise detection by sampling digital baseband signal at eye openings

Abstract: A noise detection circuit for a digital radio receiver comprises a sampling circuit (8) for sampling a digital baseband signal having a noise component when an eye opening of the baseband signal is largest. A waveform generator is connected to the output of the sampling circuit for generating a waveform which is a replica of the baseband signal and free from the noise component. The waveform generator comprises a threshold comparator (15) having decision thresholds and a waveform recovery (16) circuit which includes a resistor (17), a plurality of storage capacitors (18-21) of equal values and a switch (22) responsive to the output of the threshold comparator for selectively coupling the output of the sampling circuit through the resistor to the storage capacitors. A subtractor (23) is connected to the outputs of the sampling circuit and the waveform generator for generating a signal representative of the noise component of the baseband signal. The output of the subtractor circuit can be used for various purposes including noise measurement, squelch action and automatic local oscillator frequency control.

Description: The present invention relates generally to digital radio communication and more specifically to a noise detection circuit for noise measurement and/or local oscillator frequency control. In radio receivers, a noise detection circuit is provided for operating a squelch circuit to prevent production of unwanted signal. Such noise detection circuits are currently designed for detecting thermionic, or white noise from analog baseband signals. However, the prior art noise detection circuit is not suitable for detecting noise from digital baseband signals due to the fact that the quality of a digital baseband signal is not only determined by the white noise but by intersymbol interference which is primarily caused by phase variations during transmission. This is particularily accute when the signal is affected by noise impulses or interfered with unwanted signals. EP-A-0036354 discloses a device for acquiring and averaging samples of a noisy periodic signal such as video signals. The device comprises a subtractor which detects a difference between a synthesized waveform and a noisy digital input signal, threshold comparators for comparing the output of the subtractor with multiple decision thresholds at predetermined timepoints, and a waveform synthesizing circuit, or memory coupled to the outputs of the comparators for generating a synthesized waveform. It is therefore an object of the present invention to provide a noise detection circuit which provides an accurate measure of the quality of a received digital baseband signal. The noise detection circuit of the invention is also useful for controlling the frequency of a local oscillator to effectively suppress time-axis jitter. This object is achieved by the features of claim 1. According to the present invention the noise detection circuit is used in a receiver as claimed in claim 7. Specifically, the noise detection circuit of the present invention comprises a sampling circuit for sampling a baseband signal having a noise component when an opening of an eye pattern of the baseband signal is largest, and a waveform generator connected to the output of the sampling circuit for generating a waveform which is a replica of the baseband signal and free from the noise component. A subtractor circuit is connected to the outputs of the sampling circuit and the waveform generator for generating a signal representative of the noise component of the baseband signal. The output of the subtractor circuit can be used for various purposes including noise measurement, squelch action and automatic local oscillator frequency control. The waveform generator comprises a threshold comparator connected to the output of the sampling circuit, the threshold comparator having a plurality of decision thresholds corresponding respectively to significant levels of the baseband signal for generating an output signal when a signal at the output of the sampling means exceeds each one of the decision thresholds, and waveform recovery means connected to the outputs of the sampling circuit and the threshold comparator for converting a signal supplied from the sampling circuit into a signal representative of a replica of the baseband signal free from the noise component in response to the output signal of the threshold comparator. The present invention will be described in further detail with reference to the accompanying drawings, in which: Fig. 1 is a block diagram of a radio receiver according to a first embodiment of the present invention; Figs. 2a to 2g are illustrations of eye pattern waveforms appearing in the diagram of Fig. 1; and Fig. 3 is a block diagram of a radio receiver according to a second embodiment of the present invention. DETAILED DESCRIPTION Referring to Fig. 1, there is shown a digital radio receiver including a noise detection circuit of the present invention. The radio receiver is adapted to receive a radio-frequency signal from a transmitter station in which the original baseband signal is a binary digital signal which is frequency modulated upon plural carriers having four different frequencies or phase modulated upon a single carrier into a quarternary phase shift keying (PSK) signal. For porposes of error rate reduction, the baseband signal is converted to an error-immune coded format prior to the modulation in a manner well known in the art. The radio receiver includes the antenna 1 which intercepts the RF signal and drives a radio-frequency filter/amplifier 2 whose output is connected to an input of a mixer 3 to which the output of a local oscillator 4 is also applied. The output of mixer 3 drives an intermediate frequency filter/amplifier 5, which in turn drives a discriminator, or angular demodulator 6 to generate a signal as a replica of the original baseband signal. For purposes of disclosure, it is assumed that the transmitted signal is frequency modulated, and so the the angular demodulator is a frequency demodulator. The modulated baseband signal is applied through a Nyquist lowpass filter 7 to produce a waveform E which is applied to a sample-and-hold circuit 8 and a sampling pulse generator 9. Sampling pulse generator 9 is formed by a bandpass filter 10, a frequency doubler 11 and a bandpass filter 12. Bandpass filter 10 has a center frequency corresponding to one half of the symbol rate of the received signal and bandpass filter 12 has a center frequency corresponding to the symbol rate. The frequency of the output of the bandpass filter 10 is doubled by frequency doubler 11 and passed through the bandpass filter 12 to a comparator 13 for comparison with a reference voltage Vref₁. When this reference voltage is reached, the comparator 13 drives a monostable multivibrator 14 to produce a narrow sampling pulse S. As illustrated in Fig. 2a, the four-level digital signal has an eye pattern having eye openings formed by waveforms E₁, E₂, E₃ and E₄ of the received signal E. As is well known in the art, the eye pattern is a trace of the bit stream of an oscilloscope which is set to trigger on the bit rate with a sweep duration of a unit bit interval, and the eye openings decrease with additive noise and bandwidth limitations. The best time to sample the received signal is when the eye openings are largest. Sampling pulse S (Fig. 2b) is generated so that it coincides with the timing at which the eye openings are largest. Sample-and-hold 8 responds to the sampling pulse by sampling and holding the input waveform E to produce an output signal X₁ which forms an eye pattern as shown in Fig. 2c. As indicated, the sampled signal X₁ assumes one of four voltage levels v11, v12, v13 and v14 which correspond respectively to the waveforms E₁, E₂, E₃ and E₄. If the received signal is contaminated with noise, the sampled voltages appear as closely spaced parallel horizontal lines. The output signal X₁ of sample-and-hold 8 is applied to a threshold comparator 15. Threshold comparator 15 essentially comprises four comparators having decision thesholds V₁, V₂, V₃ and V₄ corresponding respectively to the crossover points of the waveforms E₁, E₂, E₃ and E₄ when the center frequency of the output of mixer 3 is aligned with the center frequency of the IF filter/amplifier 5. Each comparator generates an output signal when the input waveform exceeds its decision threshold. The outputs of the comparators are connected to a logic circuit to convert them into a pair of binary signals D₁ and D₂ such that they assume one of combinations (1, 1), (1, 0), (0, 1) and (0, 0) corresponding to the reference voltages V₁, V₂, V₃ and V₄, respectively. Figs. 2d and 2e illustrate the eye patterns of the binary signals D₁ and D₂, respectively. The binary outputs of threshold comparator 15 drive a waveform recovery circuit 16 which comprises a resistor 17 connected at one end to the output of sample-and-hold circuit 8, and a plurality of storage capacitors 18, 19, 20 and 21 of equal capacitance values. Each of the capacitors 18 to 21 has one end coupled to ground and the other end coupled respectively to terminals of a high speed electronic switch 22 which may be implemented by semiconductor analog gates. Electronic switch 22 is responsive to the binary signals D₁ and D₂ to selectively establish a switched connection between resistor 17 and a selected one of the storage capacitors 18 to 21 so that these capacitors respectively store charge packets of the sampled voltages v11, v12, v13 and v14. Resistor 17 and each of the switched capacitors 18 to 21 provide a time constant which is much greater than the time interval between successive symbols of the received signal. The storage capacitors 18, 19, 20 and 21 build up charges which result in voltages v21, v22, v23 and v24, respectively. By virtue of the random occurrence of noise, voltages v21, v22, v23 and v24 represent average values of voltages v11, v12, v13 and v14, respectively, over time. Therefore, the eye pattern of a combined voltage X₂ developed across the storage capacitors appears as single horizontal lines corresponding to voltages v21, v22, v23 and v24 as indicated in Fig. 2f. As a result, the signal X₂ can be considered as a replica of the original four-level digital signal and the signal X₁ will have the same waveform as the signal X₂ if there is no noise in the received signal. In addition, since the size of eye openings differs from one system to another due to manufacturing tolerances including transmission and reception modulation indices and frequencies of the transmitted carrier and receiver's local oscillator, the averaging effect of the waveform recovery circuit 16 allows the output signal X₂ to assume a uniform value independent of the manufacturing tolerances. Signals X₁ and X₂ are applied to a subtractor 23 to extract the noise from the signal X₁. As mentioned above, the output of waveform recovery circuit 16 contains no undesirable random factors caused by systems's tolerances, and therefore the output of subtractor 23 is a true representation of noise including white noise and a noise impulse introduced from external sources. A further advantage of the eye pattern sampling and switched capacitor storage technique of the invention is that it allows simplification of circuitry. The extracted noise is amplified by an amplifier 24 and so the eye pattern of the amplified noise appears as indicated by a waveform X₃ in Fig. 2g. The output of amplifier 24 is applied to a noise discriminator 25 which comprises an absolute value detector 26 to detect the absolute value of the noise. The output of absolute value detector 26 is coupled by a variable resistor 27 and a buffer amplifier 30 to a monitor circuit 32 on the one hand and coupled by a series circuit including a variable resistor 28 and a capacitor 29 to ground on the other. A circuit node between variable resistor 28 and capacitor 29 is connected to a comparator 31 which compares the voltage at the circuit node with a reference voltage Vref₂. Comparator 31 generates a squelch signal when the voltage at the circuit node exceeds the reference voltage Vref₂. If the resistor 27 is adjusted to a value much lower than that of resistor 28, the output of buffer amplifier 30 represents the instantaneous value of the noise more accurately than the average value of the noise. Whereas, if resistor 27 is adjusted to a value much higher than that of resistor 28, the output of buffer amplifier 30 represents the average value of the noise more accurately than the instantaneous value. If variable resistors 27 and 28 are adjusted equal to each other, the buffer amplifier 30 produces a high voltage DC output when the field strength of the received signal is low and produces an impulsive output when a noise impulse is introduced to the signal. The binary outputs of threshold comparator 15 are further applied to a parallel-to-serial converter 33 where the parallel outputs D₁ and D₂ are converted to a sequence of binary signals and applied to a digital-to-analog converter 34. A replica of the original analog signal is thus obtained by the D/A converter 34. The output of D/A converter 34 is applied to an inhibit gate 35 to the control terminal of which is connected the output terminal of comparator 31 to prevent the application of the output of D/A converter 34 via power amplifier 36 to a loudspeaker 37 when the comparator 31 produces a squelch signal. Frequency of phase jitter of the received signal is another source of noise since it is translated by the discriminator 6 into undesired amplitude variations. Since the four-level digital signal which is the baseband signal containing a DC component is cancelled by subtractor 23, the output of subtractor 23 can be utilized to control the frequency of the local oscillator to compensate for such time-axis jitter. The advantage of this frequency control resides in the elimination of the need to employ a lowpass filter which would be required to reject the DC-containing baseband signal if the frequency control signal is to be derived directly from the discriminator 6. Otherwise, such a lowpass filter would form part of a negative feedback loop and introduce a substantial amount of delay into the closed loop, which makes it unsuitable for a radio receiver which is adapted to receive an RF signal whose baseband is a digital signal. Fig. 3 is an illustration of a radio receiver which includes a variable frequency local oscillator 40. In Fig. 3, parts corresponding to those in Fig. 1 are identified by the same numerals as used in Fig. 1. The output of subtractor 23 is applied to a lowpass filter 41 to smooth the noise extracted by subtractor 23 into a DC voltage, which is applied through a switch 42 to the control terminal of local oscillator 40. A negative feedback loop is therefore formed in the receiver to compensate for time-axis jitter which may occur in the input signal of the discriminator 6. If the communication is interrupted and a no-signal condition exists, a large amplitude voltage would develop at the output of subtractor 23 and affect the local oscillator 40 to such an extent that it remains unstable for a certain period of time following the resumption of communication. For this reason, the output of lowpass filter 41 is applied to a comparator 43 for comparison with a reference voltage Vref₃ which represents a no-signal condition. Comparator 43 generates an output when the output of lowpass filter 41 exceeds the reference. To stabilize the local oscillator 40, the comparator output is coupled to the control terminal of switch 42 to apply a reference, or ground potential to the control input of local oscillator 40, instead of the output of lowpass filter 41. The foregoing description shows only preferred embodiments of the present invention. Various modifications are apparent to those skilled in the art without departing from the scope of the present invention which is only limited by the appended claims.

Claims: A noise detection circuit comprising threshold comparator means (15) for comparing an input signal with a plurality of decision thresholds, waveform recovery means (16) for synthesizing a noise-free waveform in response to an output signal from said threshold comparator means (15), and subtractor means (23, 24) for detecting a difference between the synthesized waveform and the input signal, characterized by means (9) for receiving a noisy digital baseband signal, detecting an opening of the eye pattern of the baseband signal and generating a sampling pulse when said eye opening is largest, sampling means (8) for sampling the received baseband signal in response to said sampling pulse, the noise detection circuit being further characterized in that the threshold comparator means (15) is connected to the output of said sampling means (8), has said plurality of decision thresholds corresponding respectively to significant levels of the sampled signal as said input signal and generates an output signal when the sampled signal exceeds each one of said decision thresholds to thereby remove a noise component from the sampled signal, in that said waveform recovery means (16) is further connected to the output of the sampling means (8) for converting the sampled signal into said noise-free waveform, and in that the subtractor means (23, 24) receive the noise-free waveform and said sampled signal for generating a signal representative of the noise component. A noise detection circuit as claimed in claim 1, wherein the eye opening detecting means (9) comprises a first band-pass filter (10) for receiving said baseband signal, a frequency doubler (11) coupled to the output of the first band-pass filter (10), a second band-pass filter (12) coupled to the output of the frequency doubler (11), and comparator means (13, 14) for comparing the output signal from the second band-pass filter (12) with a reference voltage threshold for producing said sampling pulse when the reference voltage threshold is reached. A noise detection circuit as claimed in clam 1 or 2, wherein the waveform recovery means (16) comprises: a resistor (17) connected at one end thereof to the output of the sampling means (8); a plurality of storage capacitors (18 - 21) of equal capacitance values associated respectively with said decision thresholds; and switch means (22) for providing a connection between the other end of the resistor (17) and an associated one of the storage capacitors (18 - 21) according to the output signal of the comparator means (15) to cause different voltages to be developed in said storage capacitors. A noise detection circuit as claimed in any of the preceding claims, further comprising: an absolute value noise detector (26) coupled to the output of said subtractor means (23); a second resistor (27) coupled at one end thereof to the output of the absolute value detector (26); a third resistor (28) coupled at one end thereof to the other end of the second resistor (27); a capacitor (29) connected between the other end of the third resistor (28) and ground; a comparator (31) for comparing a voltage developed by said capacitor (29) with a second reference voltage and producing a squelch signal when the second reference voltage is exceeded; and a buffer amplifier (30) connected to a circuit node between said second and third resistors (27, 28). A noise detection circuit as claimed in claim 4, wherein each of the second and third resistors (27, 28) is a variable resistor. A noise detection circuit as claimed in claim 4 or 5, further comprising: a parallel-to-serial converter (33) receiving the output of said threshold comparator means (15) and supplying a signal to digital-to-analog converter means (34) for generating a digital signal; a utilization circuit (36, 37); and gate means (35) coupled between said digital-to-analog converter means (34) and said utilization circuit (36, 37) for establishing a connection therebetween in the absence of the squelch signal from said comparator (31) and removing said connection in response to the squelch signal. Use of a noise detection circuit according to any of claims 1 to 6 in a receiver adapted to receive an angular modulated signal, comprising: mixer means (3) for converting said signal to an intermediate frequency signal; variable frequency oscillator means (40) for supplying a variable frequency carrier to said mixer means (3) in response to a control signal applied thereto; angular demodulator means receiving the intermediate frequency signal from said mixer means (3) for providing said noisy digital baseband signal, and wherein the noise component representative signal from said subtractor means (23) being supplied to said variable frequency oscillator means (40) as said control signal. Use as claimed in claim 7, further detecting when said angular modulated signal is not present by means of a signal absence detecting means (43), and inhibiting application of said noise representative signal to said variable frequency oscillator (40) by means of an inhibit means (42) in response to an output signal from said signal absence detecting means (43).

Inventors: KAGE KOUZOU, TAMURA YOSHIHARU, KAGE, KOUZOU, TAMURA, YOSHIHARU
Applicants: NIPPON ELECTRIC CO, NEC CORPORATION
Application year: 1987
Main classification: G01R29
IPC codes: G01R29