TEST SYSTEM FOR RANDOM ACCESS MEMORY

Abstract: A test system for a random access memory (1) includes: a clock pulse width varying unit (2) for varying a pulse width of driving pulses for the random access memory; a first latch (4) connected to an address input circuit of the random access memory (1) for receiving the output clock signal of the clock pulse width varying unit (2) and latching an address input signal at the leading edge of the output clock signal; and, a second latch (6) connected to a data output circuit of the random access memory (1) for latching a data output signal. Both the first and second latches are supplied with the same clock signals from the clock pulse width varying unit (2), and a comparison unit (5) is connected to a data output circuit of the random access memory (1) for comparing the output of the random access memory with a predetermined expectation value. The output of the comparison unit (5) is latched by the trailing edge of the clock pulse in the second latch (6).

Description: The present invention relates to a test system for a random access memory (RAM). In general, in a known method of testing the access time of RAM's, signals are delivered to address input pins of a RAM from drivers of an LSI tester and the outputs of the RAM are fed to a comparator, thus implementing the measurement of the address access time. In this case the address inputs of the RAM are equivalent to a clock input of the latch when an input latch is provided. In the known RAM testing system, the output of an oscillator is fed to each delay circuit and set signals are also delivered to the delay circuits to generate a clock signal No. 1, and a clock signal No. 2. The clock signal No. 1, is fed to input side flip-flop circuits and address signals are fed to the flip-flop circuits to send the output of the flip-flop circuits to the RAM elements to be tested. On the other hand, the clock signal No. 2 is fed to the output side flip-flop circuits. Each output of the output side flip-flop circuits is fed to comparators to which the expectation value is applied, respectively, and the outputs of the comparators are sent to a discriminator. In the device of Fig. 1, two clock signals having different delay times are supplied to the input side flip-flop circuit and to the output side flip-flop circuit through the terminal pin PIN-A and through the terminal pin PIN-B, respectively. Therefore, a problem arises in that an error occurs due to the difference in the timing of the signals through different terminal pins of the LSI tester, and an address access time of a RAM responsive to the clock pulse cannot be accurately measured. US-A-4 430 735 discloses a test system in which output data from a memory to be tested is split into two separate buses which constitute a direct output bus and a delayed output bus. A comparator compares the direct and delayed output signals to ensure that "stabilized" delayed output data corresponds exactly to the direct output data. A second comparator can be used to establish a minimum time period after which the output data has become acceptably stabilized. An address register is provided at an input side of the memory, for receiving an address clock, and a data register is provided at the output side of the memory, for receiving a data clock for sampling the output data. An analog ramp voltage is used to set the start of both the address clock and the data clock. According to a first aspect of the present invention, there is provided a test system for a random-access memory (RAM) according to accompanying claim 1. A second aspect of the invention provides a test system for a RAM according to accompanying claim 2. The present invention utilizes only one channel and uses the access time between the input and output latches of a RAM to be tested, thus remarkably reducing the skew. Reference is made, by way of example, to the accompanying drawings in which:- Figure 1 is a block diagram of a known RAM tester; Fig. 2 shows a test system for RAM in accordance with an embodiment of the present invention; Fig. 3 shows the structure of a clock pulse width varying portion in the system of Fig. 2; Fig. 4 shows the waveforms of the signals appearing in the portions of the system of Fig. 2; Fig. 5 is a waveform diagram showing the signals appearing in the principal parts in the system of Fig. 2; Fig. 6 shows the structure of a comparator portion and an output latch portion in Fig. 2 of the present invention; and Fig. 7 shows the waveforms at the output parts of the comparator portion and at the points A, B, ... E, and F of the output latch portion. Before describing the preferred embodiments of the present invention, a known test system for RAM is described with reference to Figure 1. In Fig. 1, the output of an oscillator is fed to each delay circuit and set signals are delivered to the delay circuits to generate a clock signal No. 1, and a clock signal No. 2. The clock signal No. 1 is fed to the input side flip-flop circuits and address signals are fed to the flip-flop circuits to send the output of the flip-flop circuits to memory elements to be tested. On the other hand, the clock signal No. 2 is fed to the output side flip-flop circuits. Each output of the output side flip-flop circuits is fed to each of the comparators to which the expectation value is applied, respectively, and the outputs of the comparators are sent to a discriminator. In the system of Fig. 1, two clock signals having different delay times are supplied to the input side flip-flop circuit and to the output side flip-flop circuit through the terminal pin PIN-A and through the terminal pin PIN-B, respectively. A test system for a RAM according to an embodiment of the present invention will now be described with reference to Fig. 2. In Fig. 2, a clock pulse is sent to a clock pulse width varying portion 2, where a delay control signal is delivered to vary the width of the clock pulse. The output of the clock pulse width varying portion 2 is sent to address latches 4 and an output latch 6 simultaneously. The address latches 4 sample new address signals by a leading edge of the clock pulse and the output latch 6 is latched by a trailing edge of the clock pulse (Sample is carried out also from the leading edge timing), thus comparing the output of the RAM 1 with the output expectation value responsive to the address access time of the RAM 1 by a comparator 5 or exclusive OR circuit. The exclusive-OR gate will provide an output (logic 1) only when the two inputs are not alike. This means that the two inputs must have a different logic level in order for a logic 1 output to occur. Note, for the exclusive-OR gate, an output (logic 1) results only in steps when two inputs are "0", "1" or "1", "0" where the inputs have a different logic state. The exclusive OR gate is used in binary word detection. For example, when two input words are identical, the output is low. If the words are not identical, the output is high. This type of word comparison in very helpful when searching through a large amount of data or words for a particular word. The number of times the word occurs can be counted with this circuit, by providing a frequency count of the word. The address access time of the RAM can be measured with high precision by the comparator output. Moreover, the pulse width of the clock pulse can be counted by measuring the clock frequency by a frequency counter. By using the detailed circuit diagram of important parts of Fig. 2, the embodiment of the present invention will be described in detail with reference to Fig. 3. Figure 3 is a detailed circuit diagram of a clock pulse width varying portion 2 in Fig. 2. The clock pulse width varying portion is composed of a variable delay circuit by twenty-five stages of ring oscillators and a chopper circuit which determines the pulse width in response to the delay time. Based on such a constitution, the frequency of the output clock is measured to determine its pulse width with a high accuracy. A clock from an LSI tester is input to a terminal 201, and a ring oscillator enable signal is input to a terminal 203. The clock pulse, which is controlled to a predetermined pulse width, is output from a terminal 204 and sent to an address latch 4 and an output latch 6 (Fig. 2). A delay time control signal generator 21 generates a delay time control signal and sends it to a decoder 22, and then after a decoding operation, the output of the decoder 22 is sent to five NOR circuits No. 17, 19, 21, 23 and 25. Each numeral of the NOR circuits DLY (1) to DLY (25) represents a relative amount of delay of a clock signal. Therefore, when the ring oscillator enable signal at a terminal 203 is LOW and a signal is sent which selects a path 221 by a decoder 22, the delay time T d25 of the twenty five stages of ring oscillator can be measured at a frequency counter (not shown) which is connected to the output of the OR circuit 23. As a result, when the data paths 221 and 225 are selected respectively, the chopped pulse width t WC can be calculated. For example, in the case of the data path 221, t WC = T d25 x (17/25) = T pl The same holds true for the paths 222 to 225, T p2 = T d25 x (19/25) T p3 = T d25 x (21/25) T p4 = T d25 x (23/25) T p5 = T d25 The operating test of a RAM is carried out so that the standard value T AACK for checking an address access time T AA of a RAM 1 may be previously determined and the data path having the condition T p(n-1) < T AACK < T pn may be utilized. Therefore, irrespective of the precision of the clock pulse width given by an LSI tester, a clock having a pulse width with a good precision can be output by a clock pulse width varying portion 2 (Fig. 2). That is, in response to the pulse width of a clock pulse output from the clock pulse width varying portion 2, the address access time T AA of the RAM 1 can be precisely measured. Figure 4 is a waveform diagram of each portion in Fig. 2. In Fig. 4, item (1) denotes an address signal S (3) in Fig. 2, item (2) a RAM output S (1), item (3) an expectation value S (EXPECT), item (4) a comparator output S (5), item (5) a clock, and item (6) a resulting output S (6), respectively. First, an address data is applied to an address latch 4 to produce an address signal. The address signal is applied to a RAM 1 to output the data. The waveform of an old address is changed to that of a new address, and accordingly, the RAM output is changed from "1" to "0". In the region of a minimum time to a maximum time, the level of RAM output is not fixed. Correspondingly, the output expectation value is also changed from an old value to a new value. The changing point of the expectation value is a little earlier than the changing point of the address signal. In response to the changing point of the output expectation value, the output of a comparator circuit varies from a coincident region to a non-coincident region and returns to the coincident region. When a common clock pulse is supplied to the address latch 4 and the output latch 6, the address latches 4 sample new address signal by a leading edge of the clock pulse, and the output latch 6 is devised to close the latch by a trailing edge of the clock pulse, thus comparing the RAM output with the output expectation value responding to the address access time of the RAM. For example, when the latch output at the output side is changed from "1" to "0", if the latch is closed, and if the latch is definite, the "0" output is produced. As a result, the address access time of the RAM can be measured with a high accuracy. After the output of the RAM 1 and the output expectation value are compared and the result of the comparison is latched by the trailing edge of the clock pulse at the output latch 6. If the clock coincides with the resultant output of the latch, the output is "0". The cells within the RAM 1 are selected by the address output of the address latches 4 and the output responsive thereto is fetched from the RAM 1. For a period when the output and the output expectation value are compared by the NOR circuits 51, 52, 53 in Fig. 6. During that time, the NOR circuits 62, 63 are left open and the output latch portion 6 is closed by a trailing end of the clock pulse, and it is determined whether or not the output of the RAM has reached the value of the output expectation value. By varying the pulse width of the clock pulse, the time period from the opening time to the closing time of the address latch and the output latch, that is, the time duration responsive to the pulse width of the clock pulse, enables the address access time of the RAM to be measured. Figure 5 is a waveform diagram showing the signals appearing in the principal parts in the device of Fig. 2. In Fig. 5, item (1) denotes a cycle period, item (2) a clock, item (3) a latch input S (3) in Fig. 2, item (4) a latch output S (4), item (5) a RAM output S (1), item (6) an expectation value S (EXPECT), item (7) a comparator output S (5), item (8) a resulting output S (6), and item (9) a tester strobing pulse, respectively. In each cycle period, a clock is generated. Responding to the latch input S (3) and the latch output S (4), the RAM output S (1) is generated, but the level of RAM output is not fixed from the minimum time length to the maximum time length. When the expectation value changes from "1" to "0", the comparator output is generated, and responding to the open and close state of a clock, the resulting output S (6) is obtained. Figure 6 is a detailed connection diagram of a comparator portion and an output latch portion in Fig. 2 of the present invention. In an embodiment of Fig. 6, the output of RAM 1 is of 4 bits, which possess a plurality of complementary outputs (+Q, -Q). The RAM has generally only either output (as an example, +Q), and has a complementary output (in this case, -Q) within the RAM. In Fig. 2, the output terminal of clock pulse width varying portion 2 is connected to an address latches 4 and output latches 6. The output of the address latch 4 is connected to an address input (AD) of the RAM 1. The outputs of the address accessed RAM 1 are obtained respectively as each set of complementary outputs (+Q₀ to +Q₃ , (-Q₀) to (-Q₃)), and after a wired OR operation, are connected to the first input of the NOR circuits 52 and 53. The comparator portion 5 is composed of eight emitter follower type transistors 501 - 508 and three NOR circuits 51, 52 and 53. The eight outputs of the RAM 1 are divided into true side wired OR outputs (+Q₀ , +Q₁ , +Q₂ , and +Q₃) and inversion side wired OR outputs (-Q₀ , -Q₁ , -Q₂ , and -Q₃) to send each first input to the NOR circuits 52 and 53. The output expectation value is input to a NOR circuit 51, the non-inverted output is sent to a second input terminal of the NOR circuit 52, and the inverted output is sent to a second input terminal of the NOR circuit 53, respectively. The non-inverted output of the NOR circuit 61 is connected to each third input of the NOR circuits 62 and 63, and the inverted output is connected to the first input of the NOR circuit 62. Each output of the NOR circuits 52, 53 and 62 is connected to the first, second and third input terminal of a NOR circuit 63, respectively. The output of the NOR circuit 63 is connected to the second input of the NOR circuit 62 and, at the same time, fetched out as a resulting output of the output latch portion 6. Figure 7 is a waveform diagram of each portion of Fig. 6. After four true side wired OR's (+Q₀ , +Q₁ , +Q₂ and +Q₃) are connected to the NOR circuit 52, the first input A is changed from "1" to "0" and the second input B is constantly equal to "0". The output of the NOR circuit 52 is shown by a waveform C and the resultant output is shown by a waveform output. The non-inverted output of the NOR circuit 61 is shown by the waveform D and the inverted output by the waveform E. The output of the NOR circuit 62 shows the variation from a LOW level to a HIGH level and the latch is closed.

Claims: A test system for a random access memory (1) comprising: clock pulse width varying means (2) for varying a pulse width of driving pulses for the random access memory, comprising a variable delay circuit constituted by a ring oscillator circuit responsive to an input clock signal, the delay value of said variable delay circuit being controlled by delay value control signals; a first latch means (4) adapted to be connected to an address input circuit of said random access memory for receiving the output clock signal of said clock pulse width varying means and latching an address input signal at the leading edge of said output clock signal; a second latch means (6) adapted to be connected to a data output circuit of said random access memory for latching a data output signal; both said first and second latch means (4, 6) being supplied with the same clock signals from said clock pulse width varying means (2); and comparison means (5) adapted to be connected to a data output circuit of said random access memory for comparing the data output of said random access memory with a predetermined expectation value, the time taken for the data output to attain the expectation value corresponding to an address access time of the random access memory; the output of said comparison means (5) being latched by the trailing edge of said clock pulse in said second latch means (6). A test system for a random access memory (1) comprising: clock pulse width varying means (2) for varying a pulse width of driving pulses for the random access memory; a first latch means (4) adapted to be connected to an address input circuit of said random access memory for receiving the output clock signal of said clock pulse width varying means and latching an address input signal at the leading edge of said output clock signal; a second latch means (6) adapted to be connected to a data output circuit of said random access memory for latching a data output signal; both said first and second latch means (4, 6) being supplied with the same clock signals from said clock pulse width varying means (2); and comparison means (5) adapted to be connected to a data output circuit of said random access memory for comparing the data output of said random access memory with a predetermined expectation value, the time taken for the data output to attain the expectation value corresponding to an address access time of the random access memory; the output of said comparison means (5) being latched by the trailing edge of said clock pulse in said second latch means (6); wherein said comparison means (5) comprises: a first wired OR circuit connected to true output sides of transistors adapted to be controlled by true output signals of said random access memory (1); a second wired OR circuit connected to inversion output sides of transistors adapted to be controlled by inversion output signals of said random access memory (1); a first NOR gate (51) responsive to a predetermined expectation value signal for delivering the true output and the inversion output of said expectation value signal; a second NOR gate (52) responsive to the output of said first wired OR circuit and said true output of said first NOR gate; and a third NOR gate (53) responsive to the output of said second wired OR circuit and said inversion output of said first NOR gate; and wherein said second latch means (6) comprises: a fourth NOR gate (61) responsive to the output of said clock pulse width varying means (2) for delivering the true output and the inversion output of said clock pulse; said second NOR gate (52); said third NOR gate (53); a fifth NOR gate (62) responsive to the inversion output of said fourth NOR gate (61); and a sixth NOR gate (63) responsive to the outputs of said second (52), third (53), and fifth (62) NOR gates; the true output of said fourth NOR gate (61) being supplied to said second (52) and third (53) NOR gates, the output of said sixth NOR gate (63) being supplied to said fifth NOR gate (62). A system according to claim 1, wherein said comparison means (5) comprises: a first wired OR circuit connected to true output sides of transistors adapted to be controlled by true output signals of said random access memory (1); a second wired OR circuit connected to inversion output sides of transistors adapted to be controlled by inversion output signals of said random access memory (1); a first NOR gate (51) responsive to a predetermined expectation value signal for delivering the true output and the inversion output of said expectation value signal; a second NOR gate (52) responsive to the output of said first wired OR circuit and said true output of said first NOR gate; and a third NOR gate (53) responsive to the output of said second wired OR circuit and said inversion output of said first NOR gate; and wherein said second latch means (6) comprises: a fourth NOR gate (61) responsive to the output of said clock pulse width varying means for delivering the true output and the inversion output of said clock pulse; said second NOR gate (52); said third NOR gate (53); a fifth NOR gate (62) responsive to the inversion output of said fourth NOR gate (61); and a sixth NOR gate (63) responsive to the outputs of said second (52), third (53), and fifth (62) NOR gates; the true output of said fourth NOR gate (61) being supplied to said second (52) and third (53) NOR gates, the output of said sixth NOR gate (63) being supplied to said fifth NOR gate (62). A system according to claim 1, 2 or 3 wherein said clock pulse width varying means (2) is incorporated in a RAM or an LSI tester.

Inventors: KUBOTA, KATSUHISA
Applicants: FUJITSU LIMITED
Application year: 1987
Main classification: G11C29
IPC codes: G11C29, G01R31