SEMICONDUCTOR DEVICE INCLUDING AN EPITAXIAL LAYER ON A LATTICE-MISMATCHED SINGLE CRYSTAL SUBSTRATE

Abstract: Dislocation-free epitaxial layers (43) on the surfaces (42) of lattice mismatched single crystal substrates (41), such as germanium or gallium arsenide on silicon, can be grown provided the surfaces are suitably patterned, such as castellated or porous.

Description: SEMICOUDϋCTOR DEVICE INCLUDING AN EPITAXIAL LAYER ON A LATTICE-MISMATCHED SINGLE CRYSTAL SUBSTRATE B ackground of the Invention This invention relates to semiconductor devices including contiguous layers of lattice- mismatched materials. In a variety of electronic circuit contexts, it is desiraQle to have available epitaxial layers of lattice-mismatched materials, each of the different materials being used to provide a device function which is best accomplished using that particular material. However, because of the lattice mismatch between different semiconductor ma terials--e.g. , about 0.22 Angstrom or about 4% mismatch between Ge and Si--during epitaxial growth, great stresses are unavoidably established in the region of the interface of epitaxial layer and substrate, whereby the epitaxial layer suffers in quality from such defects as lattice dislocations, so that transistors formed in the epitaxial layer do not operate properly, if at all. As the epitaxial layer is made tnicker, the formation of lattice dislocation becomes more likely. For example, in order to grow upon a single crystal silicon substrate a dislocation- ree epitaxial layer of Ge χ Si ] __ x h aving a thickness of even as little as 100 Angstrom, the Ge content must be limited to a mole fraction x less than about 0.5, whereas a mole fraction x equal to unity (pure Ge) is desirable for optical elements formed in the epitaxial layer, and in prior art such a layer (with x=l) cannot be grown dislocation-free upon a silicon substrate regardless of how small the thickness of the layer is made. More generally, it is desirable to extend the thickness range of dislocation-free heteroepitaxial layers grown upon single-crystal substrates, such as commercially available semiconductor substrates like Si, gallium arsenide (GaAs) , and indium phosphide (InP). Summary of the Invention An arbitrarily thick, dislocation-free epitaxial layer of lattice-mismatched material, such as pure Ge, is grown upon the surface of a single crystal suostrate, such as Si, that has been made suitably porous, castellateα, or otherwise has been suitably submicron patterned. In this way, it is expected that the total strain energy (per unit area of the layer) stemming from the stresses due to the lattice mismatch of the epitaxial layer with respect to the substrate will not exceed the level at which dislocations would be generated, as explained in greater detail below. Hence, tne quality of the epitaxial layer will be much improved; and, thereby, dislocation-free lattice- mismatched neteroepitaxial layers can be grown to greater thicknesses. By "lattice-mismatched", it is meant that the substrate and epitaxial layer differ in their lattice constants by at least about 0.5% or 0.03 Angstrom units. Brief Description of the Drawing FIG. 1 is a top view diagram of a typical castellated surface region of a single crystal substrate; FIG. 2 is a cross-section diagram of the typical -castellated surface region shown in FIG. 1; FIG. 3 is a cross-sectional diagram of an epitaxial layer grown upon the lattice-mismatched castellated surface shown in FIGS. 1 and 2, in accordance with the principles of the invention, with arrows indicating tangential stress in the epitaxial layer in cases where the horizontal lattice distance of the epitaxial layer is larger than that of the substrate; FIG. 4 is a cross-sectional diagram showing an epitaxial layer of germanium grown upon a porous single crystal silicon substrate, in accordance with a specific embodiment of the inventions; and FIG. 5 is a cross-section diagram of an integrated circuit including an epitaxial layer portion of lattice-mismatched semicon uctor grown in accordance wi th this invention. Detailed Description As previously noted, an epitaxial layer is grown, in accordance with this invention, upon a porous, castellated or otherwise submicron patterned surface. By "castellated" it is meant that the cross section of the substrate at the major surface is characterized by steep hills and valleys, the tops of the hills defining flat plateau surface portions that are mutually separated from one another by gaps formed by the valleys. In general, by a "submicron patterned" surface it is meant that the surface is characte ized by flat plateaus of any arbitrary shape, each plateau having a maximum lateral extend of less than a micron, with gaps formed by grooves located between the plateaus, for example, as obtained by nanometer lithography described in a paper by K. Douglas et al , entitled "Nanometer Molecular Lithography", published in Applied Physics Letters, Vol. 43 (10) , pages 676-678 (March 1985). It should be noted that the plateau portions of the single crystal substrates all have the same crystallographic orientation. That is, because these plateaus all originate from the same single crystal substrate, their respective crystal structures have the same mutual orientations even after the original surface of the substrate has been made porous, castellated, or otherwise suitably patterned. Despite the lattice mismatch, it is expected that suitable patterning of the surface of the substrate will reduce sources of strain in the epitaxial layer so that the epitaxial layer is dislocation-free regardless of thickness, as explained in greater detail below. Such suitable patterning is characterized by plateaus and gaps whose lateral extents satisfy certain criteria. More specifically, the lateral extent of the gaps sh.ould be greater than about one-third the lateral extent of the plateaus in order to prevent formation of dislocations by superposition of strains arising from different plateaus; but the lateral extent of the gaps should not exceed approximately the lateral extent of tne plateaus, in order to avoid undesirable dominance in the epitaxial layer of polycrystall ine growth from areas of the substrate surface in the gaps. Moreover, the maximum lateral extent (2L) of the plateaus should not exceed a certain critical length (2 C ) which depends somewhat upon the desired epitaxial layer thickness: for an arbitrarily thick pure Ge layer grown on Si, this critical length (2 c ) is expected to be about 200 Angstrom. A similar value of the critical length is expected for grov/th of an arbitrarily thick gallium arsenide layer grown on Si. It should be noted that a substrate of porous silicon — wherein gaps and plateaus both ordinarily have lateral extents of less than 100 Angstrom, typically about 35 Angstrom--satιsf ies all these criteria for epitaxial growth of dislocation-free pure germanium of arbitrary thickness. As shown in FIG. 4, an epitaxial germanium layer 43 is located upon the surface 42 of a porous silicon semiconductor substrate portion 41. This porous substrate portion 41 comprises a top p-type portion of a single crystal n-type bulk silicon semiconductor substrate 40 which has been made porous at this top portion, for example, by an anodic reaction with concentrated hydrofluoric acid. The anodic reaction proceeds faster in p-type than in n-type silicon, as known in the art. Such an anodic reaction is described, for example, in a paper authored by M.I.J. Beale et al . , entitled "Microstructures and Foundation Mechanism of Porous Silicon" published in Vol. 46, pp. 86-88 (January 1986) . Ethanol can advantageously be added to the hydrofluoric acid to suppress the foundation of undesirable bubbles du ing the anodic reaction. The germanium layer 43 is advantageously grown by molecular beam epitaxy (MBE) upon the surface of the porous substrate after tne latter has been suitably cleaned. For example, to clean the surface, the entire substrate is heateα in dry oxygen to a temperature of about 300 degrees C, to oxidize a surface portion of the porous silicon; and then the substrate is heated in a vacuum chamber to a temperature of about 700 to 750 degrees C, to remove the o iαe. Alternatively, the surface can be cleaned by oxidizing with a solution of hydrogen peroxide and hydrochloric acid followed by the heating in the vacuum chamber. Finally, preferably in the same vacuum chamber, the surface of the substrate is subjected to germanium MBE, as known in the art and describee in more detail, for example, in a paper authored by j. C. Bean, entitled "Molecular Beam Epitaxy of Ge χ Si; L _ χ / (Si, Ge) Strained-layer Heterostructures and Superlattices " published in Materials Research Society Symposia Proceedings , Vol. 37, pp. 245-254 (1985) . The epitaxial layer 43 and the porous silicon layer 41 can then be patterned into relatively large area(s) as indicated in FIG. 5, whereby portions of the silicon substrate 40 are exposed. Then, o'ne or more opto-electronic elements or devices can be fabricated in the remaining epitaxial layer 53, with very large scale integrated (VLSI) circuitry being fabricated and integrated in the exposed portions of the silicon substrate 40 as known in the art. These opto-electronic devices and the integrated circuitry can then be electrically interconnected, illustratively, by metallization lines 55 and 56. Typically these lines take the form of aluminum or other suitable metal lines that are insulated from the substrate 40 and from the epitaxial layer 53 by insulating layers (not shown) except at contact areas of the respective devices and circuits through windows m the insulating layers as known in the art. Alternatively, the epitaxial layer could oe originally grown upon only a limited portion of the surface of the substrate. Also, instead of, or in addition to, having opto-electronic devices fabricated in the epitaxial layer 53, electronic circuitry can be fabricated in this epitaxial layer, whereby during operation in data processing systems, the circuitry in the epitaxial layer is allocated the task of performing the more critical data calculations, i.e., the calculations that are desirably to be performed with greater speed. To understand better the underlying principles of the invention, it is useful to turn to FIGS. 1, 2 and 3. Here, upon a single crystal substrate 10 having a castellated surface, an epitaxial layer 15 (FIG. 3) has been grown, with tangential stress (caused by lattice mismatch) in the layer at its interface with the substrate indicated by the arrows in FIG. 3. The castellated surface is characterized by flat plateaus 11 (FIG. 2) , each of lateral extent 2L, and valleys 12, each of the valleys having vertical sidewalls 13. The valleys 12 have bottom surfaces 12 of lateral extent G. Note that the lengths of the arrows are relatively long at the edges of the plateaus in the immediate vicinity of the valleys and are relatively short near the midpoints of the plateaus, indicating relatively large tangential stress at the edge of the plateaus near the valleys and relatively small stress near the center of the plateaus. The lateral extent G of the gaps, in accordance with one of the criteria of the invention, should be sufficiently large so that the strain fields that propagate through the epitaxial layer 15 from the strain sources on different plateaus do not interfere, i.e., superposition of strain fields stemming from separate strain sources is not substantial. Consequently, the physical solution to the resulting boundary value problem involving the establishing of strain througnout the epitaxial layer is characterized by exponentially decreasing values of strain as a function of distance from the interface. Thus, the strain energy per unit area of the epitaxial layer will be finite for any arbitrary thickness, no matter how large. Moreover the strain, energy decreases with decreasing lateral extent 2L of the plateaus so that for sufficiently small maximum lateral extent 2L of the plateaus, the strain energy will never exceed the threshold energy for the formation of dislocations. In particular, if 2L of plateaus on a surface of Si is less than about 200 Angstrom, then the pure Ge epitaxial layers will not have any dislocations regardless of how thick the layer may be. If the lateral extent 2L of the plateaus of Si is somewhat larger, then the pure Ge epitaxial layer will still be dislocation-free provided that its thickness is not too great. In such a case, the critical layer thickness for dislocation-free growth of pure Ge upon Si would be finite but greater than that (10 Angstrom) predicted for growth upon unpatterned (smooth) Si. Various modifications are possible. For example, instead of pure Ge, the dislocation-free epitaxial layer can be Ge χS iι_ x , w ith concomitant somewhat larger allowed values of lateral plateau extent 2L depending upon x,or it can be gallium arsenide. More generally, the substrate and epitaxial layers can be any lattice-mismatched crystals, semiconductors or non- semiconductors. For example, within the scope of the invention are binary, ternary, or quaternary III-V compound semiconductor alloy s--generally, (In, Ga, Al)- (As, P)--grown epitaxially upon lattice-mismatched sub icron-patterned III-V single crystal substrates-- such as GaAs, InP, or GaP. Note that GaP is only 0.4% lattice mismatched to Si and hence is more nearly perfectly lattice-matched to Si than are other III-V compound semiconductors, but by itself GaP has an indirect gap and is not as useful for optical devices. Thus, also within the scope of the invention is the growth of any III-V lattice-mismatched (with respect to GaP) material upon, for example, a submicron patterned GaP layer which, in turn, has been epitaxially grown upon a smooth (unpatterned) surface of a silicon substrate .

Claims: Cla ims 1. A device comprising an epitaxial layer (FIG. 4, 43) located upon a surface (42) of an essentially single crystal body (41), the epitaxial • 5 layer having a lattice constant different from that of the body, CHARACTERIZED IN THAT surface is submicron patterned. 2. The device of claim 1 in which the 10 epitaxial layer is essentially germanium and the body is essentially silicon. 3. The device of claim 2 in which the patterned surface is characterized by plateaus having maximum lateral extents of less than about 200 Angstrom, 15 and the epitaxial layer has a thickness of at least about 100 Angstrom. 4. The device of claim 3 in which neighboring plateaus are separated by gaps of at least about 60 Angs rom. 20 5. The device of claim 1 in which the patterned surface is essentially porous silicon. 6. The device of claim 5 in which the porous silicon is characterized by plateaus having lateral extents of less than 100 Angstrom. 25 7. The device of claim 7 in which the epitaxial layer is essentially gallium arsenide and the body is essentially silicon. 8. The device of claim 7 in which the patterned surface is characterized by plateaus having 30 maximum lateral extents of less than about 100 Angstrom. 9. The device of claim 8 in which neighboring plateaus are separated by gaps of at least 30 Angstrom. 10. The device of claim 1 in which the patterned surface is characterized by plateaus separated 35 by gaps of at least about one-third the maximum lateral extents of the plateaus.

Inventors: LURYI SERGEY, LURYI, SERGEY
Applicants: AMERICAN TELEPHONE & TELEGRAPH, AMERICAN TELEPHONE & TELEGRAPH COMPANY
Application year: 1987
Main classification: H01L21
IPC codes: H01L21