CONNECTING STRUCTURE FOR CONNECTING A MEMORY UNIT TO A MEMORY UNIT CONTROLLER

Abstract: This invention relates to a connecting structure for electrically connecting a memory in into an external control circuit. A memory unit (1) has a line of information signal terminals (6) flanked on either side by firstly a pair of check terminals (7) and a pair of grounding terminals (5). A connector (8) is also provided with a line of receiving information terminals (13) flanked on either side by a pair of checked terminals (11) and grounding terminals (10). The information terminals (6) are recessed relative to the grounding terminals (5) so that when the memory unit (1) is inserted into the connector (8) the grounding terminals (5) electrically connect to the grounding terminals (10) to discharge any static build-up prior to the information terminals (6) connecting to the receiving information terminals (13). The check terminals (7) are recessed relative to the information terminals (6) so that the check terminals (7) electrically connect to the receiving check terminals (11) after electrical connection of the two lines of information terminals (6, 13). The electrical connection of the terminals (13) to further electrical equipment (18) is only established when a relay circuit (16) detects a signal produced by the electrical connection of the check terminals (7, 11) and actuates connecting to switches (15).

Description: The present invention relates to a memory unit having a semiconductor memory for storing information such as data and/or sentences and a memory unit controller which communicates with the memory unit and, more particularly, to a connecting structure for connecting such a memory unit to the connector of a memory unit controller. Conventionally, a memory unit having a semiconductor memory is inserted in a connector connected to a control circuit to connect the semiconductor memory electrically to the control circuit for writing information in or for reading information from the semiconductor memory of the memory unit. When the memory unit is inserted in the connector, the memory unit is connected to the control circuit through numerous terminals. These terminals are classified roughly into signal terminals through which signals are transmitted, and grounding terminals. The signal terminals are classified roughly into information signal terminals and check terminals. Signals carrying information to be written in or read from the memory unit are transmitted through the information signal terminals. Some of these information signal terminals are used for connecting the memory unit to a power source. The check terminals are used for checking whether or not the memory unit is connected surely to the connector. Such a conventional connecting structure has the following disadvantages. When a memory unit is handled by an operator, in some cases, the operator or the memory unit is charged with static electricity, and thereby a potential difference is produced between the memory unit and the connector. Accordingly, it is possible that the static electricity accumulated in the operator or the memory unit is discharged through the semiconductor memory of the memory unit upon the insertion of the memory unit in the connector to destroy the semiconductor memory or the contents of the semiconductor memory. To avoid such an accident, it is usual to provide the memory unit and the connector with grounding terminals to discharge static electricity to a ground. However, it is possible that static electricity is discharged through the signal terminals of the memory unit and the connector, and the semiconductor memory before the static electricity is discharged through the grounding terminals. Thus, the prior art is unable to prevent the destruction of the semiconductor memory perfectly. The terminals of the memory unit and those of the connector are arranged in a line so that, in principle, all the terminals of the memory unit are connected simultaneously to the corresponding terminals of the connector. Actually, the terminals of the memory unit are not connected simultaneously to those of the connector, and hence the foregoing accident is liable to occur. For example, when the memory unit is inserted in the connector slightly obliquely, simultaneous connection of the terminals of the memory unit to those of the connector is impossible. In electrically connecting a memory unit to a control circuit through numerous terminals by inserting the memory unit in a connector, the terminals must surely be connected electrically for correct information transmission between the memory unit and the control circuit. Conventionally, the memory unit and the connector are provided with check terminals, and it is inferred from the connection of the check terminals that the rest of the terminals are connected correctly. However, when the memory unit is inserted obliquely in the connector, for instance, it is possible that some terminals are not connected even if the check terminals are connected. Accordingly, if information is transmitted between the memory unit and the control circuit with the terminals incorrectly connected, precise transmission of the information is impossible and the variation or destruction of the contents of the memory unit is possible. The contents of a static RAM of the C-MOS structure, in particular, is likely to be destroyed when information is transmitted between the static RAM and the control circuit with the power supply terminals disconnected. Japanese Application No. 60-236183 discloses an edge connector for a memory unit where sequential connections are made due to varied lengths of terminal on a square edged carrier. However this suffers from problems of difficulty in manufacture and lack of reliability in use since the terminals do not extend to the edges of their carriers. The present invention aims to overcome this problem. The present invention accordingly provides a connecting structure for electrically connecting a memory unit to an external control circuit connector in which the memory unit has a line of information signal terminals flanked by check terminals and protruding grounding terminals and faces a corresponding line of information receiving terminals also flanked by check terminals and grounding terminals characterised in that the connector has a straight edge and its terminals are flush with said straight edge and that the memory unit side edge has a shape which provides two leading outer sides with which the grounding terminals are flush, a middle side section with which the outer extremities of the signal terminals are flush and which is defind by a line parallel to and back by a distance a from each outer leading side and intermediate sections with which the outer extremities of the check terminals are flush and which are each defined by a line extending parallel to and back by a distance b from each outer leading side, where the distance a<b so that the signal terminals are connected prior to connection of the check terminals, and all terminals are flush with their respective unit edges. Therefore, even if the memory unit is inserted obliquely in the connector, the grounding terminals are connected to the reception grounding terminals before the signal terminals are connected to the reception signal terminals and the terminals are now certainly connected through being flush with their edges. Accordingly, the static electricity accumulated in the memory unit is discharged surely to a ground upon the insertion of the memory unit in the connector without being discharged to the semiconductor memory of the memory unit. When the terminals are arranged so that the check terminals among the signal terminals of the memory unit are connected to the reception check terminals among the reception signal terminals of the connector, respectively, after the rest of the terminals have been interconnected, the complete connection of the terminals can be known from the connection of the check terminals and the reception check terminals. Accordingly, it is possible to detect accurately whether or not the memory unit is connected correctly to the connector. Examples of the present invention will now be described with reference to the accompanying drawing, in which:- Figure 1 is a block diagram showing the state of connection of a memory unit incorporating a connecting structure, in a first embodiment, according to the present invention and an electronic equipment; Figure 2 is a time chart showing the respective timings of signals transmitted between the memory unit and electronic equipment of Fig. 1; and Figure 3 is a block diagram showing a memory unit and a connector, incorporating a connecting structure. An embodiment of the present invention will be described with reference to Figs. 1 and 2. A rectangular memory unit 1 is provided with a semiconductor memory 2. A terminal array 4 is formed on one side 3 of the memory unit 1. The terminal array 4 includes a pair of grounding terminals 5 disposed at the opposite ends of the terminal array 4, a pair of check terminals 7 disposed inside the grounding terminals 5, respectively, and a plurality of information signal terminals 6 arranged in a line between the pair of check terminals 7. The outer extremities of the grounding terminals 5 are flush with the side 3 of the memory unit 1, the outer extremities of the information signal terminals 6 are flush with a line extending in parallel to and back by a distance a from the side 3, and the outer extremities of the check terminals 7 are flush with a line extending in parallel to and back by a distance b from the side 3, in which a < b. The grounding terminals 5 and the information signal terminals 6 are connected electrically to the semiconductor memory 2, and the check terminals 7 are short-circuited. The information signal terminals 6 and the check terminals 7 are included in a group of signal terminals 20. The memory unit 1 is inserted in a connector 8 which (as can be seen from Figure 1) has a straight edge. The connector 8 is provided with a terminal array 9 including two reception grounding terminals 10 corresponding to the grounding terminals 5 of the memory unit 1, a plurality of reception information signal terminals 13 corresponding to the information signal terminals 6 of the memory unit 1, and two reception check signal terminals 11 and 12 corresponding to the check terminals 7 of the memory unit 1. The reception grounding terminals 10, the reception information signal terminals 13 and the reception check signal terminals 11 and 12 are arranged along a straight line. The two reception grounding terminals 10 and the reception check signal terminal 12 among the two reception check signal terminals are connected to grounds G, respectively, and the rest of the terminals of the connector 8 are connected to an electronic equipment 14, which will be described hereinafter. The reception check signal terminals 11 and 12, and the reception information signal terminals 13 are included in a group of reception signal terminals 21. The electronic equipment 14 comprises a switching circuit 15, a delay circuit 16, a gate circuit 17, and a memory unit controller 18, namely, a control circuit. The memory unit controller 18 is connected through the switching circuit 15 to the connector 8. The switching circuit 15 is connected to the reception check signal terminal 11, and to the output terminal of the delay circuit 16, which in turn is connected through a resistor R to a power source V. The input terminal and output terminal of the delay circuit 16 are connected to the input terminals of the gate circuit 17, respectively. The output terminal of the gate circuit 17 is connected to the memory unit controller 18. The memory unit controller 18 is provided internally with a power source to supply power through the switching circuit 15 to one of the reception information signal terminals 13. A mode of connection of the terminals of the connector 8 and the memory unit 1 in inserting the memory unit 1 in the connector 8 will be described hereunder. As shown in Fig. 1, the information signal terminals 6 are arranged back by the distance a from the grounding terminals 5 aligned with the side 3 of the memory unit 1, and the check terminals 7 are arranged back by the distance b from the grounding terminals 5 (a < b). In inserting the memory unit 1 in the connector 8, the grounding terminals 5 disposed at the opposite ends, respectively, of the terminal array 4 are connected to the reception grounding terminals 10 of the connector 8, respectively, before the rest of the terminals of the memory unit 1 are connected to the rest of the reception terminals of the connector 8. Then, as the memory unit 1 is inserted further in the connector 8, the information signal terminals 6 of the memory unit 1 are connected to the reception information signal terminals 13 of the connector 8 and, finally, the check terminals 7 of the memory unit 1 are connected to the reception check terminals 11 and 12 of the connector 8, respectively. Thus, the terminals of the memory unit 1 are connected sequentially to those of the connector 8. In extracting the memory unit 1 from the connector 8, the terminals are disconnected in the reverse sequence, namely, the check terminals 7 are disconnected first from the reception check terminals 11 and 12, and the grounding terminals 5 of the connector 8 are disconnected last from the reception grounding terminals 10 of the connector 8. Although the timings of connection and disconnection varies between the terminals, the terminals are connected and disconnected always with the grounding terminals 5 of the memory unit 1 connected to the reception grounding terminals 10 of the connector 8. Accordingly, upon the insertion of the memory unit 1 in the connector 8, the static electricity accumulated in the memory unit 1 is discharged to the ground G without fail before the signal terminals 20 are connected to the reception signal terminals 21. Consequently, the semiconductor memory2 per se and the contents of the semiconductor memory 2 are surely protected. Since the check terminals 7 are connected last to the reception check terminals 11 and 12, the connection of the rest of the terminals is confirmed through the detection of the connection of the check terminals 7 and the reception check terminals 11 and 12. Therefore, information transmission with the memory unit 1 connected incorrectly to the connector 8 is avoided, so that erroneous write operation and erroneous read operation are obviated. The electrical function of the connecting structure thus formed will be described hereinafter with reference to a time chart shown in Fig. 2. In inserting the memory unit 1 in the connector 8, first, the grounding terminals 5 are connected to the reception grounding terminals 10, so that a grounding line becomes conductive. Then, the information signal terminals 6 are connected to the reception information signal terminals 13, so that signal lines become conductive. However, at this moment, since the switching circuit 15 is open, the signal lines remains disconnected from the memory unit controller 18. Thereafter, the check terminals 7 are connected to the reception check terminals 11 and 12, whereby the potential of the detection signal DET2 changes from high level to low level. The detection signal DET2 of low level is transmitted to the delay circuit 16, and then the delay circuit 16 provides a delayed signal DET3 to turn on the switching circuit 15, and thereby the information signal terminals 13 are connected through the signal lines to the memory unit controller 18. At the same time, a detection signal DET1, which is the logical product of the detection signal DET2 and the delayed signal DET3, is given to the memory unit controller 18 to actuate the memory unit controller 18. That is, the switching circuit 15 is turned on to connect the signal lines to the memory unit controller 18 and to actuate the memory unit controller 18 with a moment's delay from the connection of the signal lines to the memory unit controller 18. Accordingly, the memory unit controller 18 confirms the secure connection of the memory unit 1 to the connector 8 through monitoring the detection signal DET1, namely, the logical product of the detection signal DET2 and the delayed signal DET3 obtained by delaying the detection signal DET2, and then controls the memory unit 1 for data write operation. On the other hand, in extracting the memory unit 1 from the connector, the memory unit controller 18 monitoring the detecting signal DET1 detects the memory unit 1 being extracted from the connector 8 when the check terminals 7 are disconnected from the reception check terminals 11 and 12 through the detection of the variation of the detection signal DET1 resulting from the change of the detection signal DET2. In a time period corresponding to a time necessary for the movement of the memory unit 1 relative to the connector 8 through a distance b - a from a moment of change of the detection signal DET1 from high level to low level to a moment of separation of the information signal terminals 6 from the reception information signal terminals 13, floating data can be processed to avoid the floating data being disordered. In Fig. 2, a time T1 in which the memory unit 1 is extracted from the connector 8 to change the detection signal DET1 from high level to low level and thereby the signal lines are disconnected by the switching circuit 15, and a time T2 necessary for writing data meet an inequality: T1 > T2. The application of the present invention is not limited to the memory unit 1 such as a memory card, a ROM cartridge or a connectable printed circuit board provided with a memory, and the present invention is applicable to all kinds of memory units of the same or similar construction. A connecting structure, will be described hereinafter with reference to Fig. 3, in which parts the same or corresponding to those previously described with reference to the first embodiment are denoted by the same reference characters and the description thereof will be omitted. In this structure, a terminal array 4 including grounding terminals 5, information signal terminals 6 and check terminals 7 is disposed in a memory unit 1 in flush with one side 3 of the memory unit 1. A terminal array 9 of a connector 8 has the same constitution as that of the terminal array 4 of the memory unit 1 of the first embodiment. That is, in the connector 8, grounding terminals 10 are disposed in flush with the outer surface of a memory unit receiving opening 22 formed in the connector 8, reception information signal terminals 13 are disposed back by a distance a from the outer surface of the memory unit receiving opening 22, and reception check terminals 11 and 12 are disposed back by a distance b from the outer surface of the memory unit receiving opening 22. In inserting the memory unit 1 in the connector 8, similarly to those of the first embodiment, first the grounding terminals 5 are brought into contact with the reception grounding terminals 10, then the information signal terminals 6 are brought into contact with the reception information signal terminals 13 and, finally, the check terminals 7 are brought into contact with the reception check terminals 11 and 12. Accordingly, upon the insertion of the memory unit 1 in the connector 8, the static electricity accumulated in the memory unit 1 is discharged surely to a ground G, and information transmission without securely connecting the memory unit 1 to the connector 8 is obviated.

Claims: A connecting structure for electrically connecting a memory unit (1) to an external control circuit connector (8) in which the memory unit (1) has a line of information signal terminals (6) flanked by check terminals (7) and protruding grounding terminals (5) and faces a corresponding line of information receiving terminals (13) also flanked by check terminals (11, 12) and grounding terminals (10) characterised in that the connector (8) has a straight edge and its terminals are flush with said straight edge and that the memory unit side edge has a shape which provides two leading outer sides (3) with which the grounding terminals (10) are flush, a middle side section with which the outer extremities of the signal terminals are flush and which is defind by a line parallel to and back by a distance a from each outer leading side (3) and intermediate sections with which the outer extremities of the check terminals (7) are flush and which are each defined by a line extending parallel to and back by a distance b from each outer leading side (3), where the distance a<b so that the signal terminals are connected prior to connection of the check terminals, and all terminals are flush with their respective unit edges.

Inventors: MATSUSHITA, TSUYOSHI
Applicants: TOKYO ELECTRIC CO. LTD.
Application year: 1987
Main classification: G11C5
IPC codes: G11C5, G06K17, H05K1, G06K19, B42D15