METHOD FOR MANUFACTURING HIGH-BREAKDOWN VOLTAGE SEMICONDUCTOR DEVICE

Abstract: A first silicon oxide film (11) is formed on the major surface of an n-type silicon substrate (10). A silicon nitride film is formed on the first silicon oxide film. The first silicon oxide film and the silicon nitride film are selectively etched to form an opening. Boron ions are implanted into the silicon substrate (10) using the first silicon oxide film (11) and the silicon nitride film as a mask. A second silicon oxide film (16) is formed on the silicon sub­ strate (10) exposed by the opening. Gallium ions are implanted into the second silicon oxide film (16) using the silicon nitride film as a mask. Boron and gallium ions are simultaneously diffused in the silicon substrate. In this case, a diffusion rate of gallium in the silicon substrate is higher than that of boron in the silicon substrate (10), and the diffusion rate of gallium in the silicon oxide film (11) is higher than that in the silicon substrate (10). Therefore, a p-type second layer is formed in the substrate to surround a p⁺-type first layer in a self-aligned manner.

Description: The present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for manufacturing a high-breakdown voltage semiconductor device. In order to improve a breakdown voltage of, e.g., a power transistor, various improvements have been proposed. For example, a structure is proposed wherein an electric field is prevented from being locally increased in a base region, an electric field in the base region is averaged, and an electric field is widened. In such a structure, a guard ring method is normally employed. An RFP (Resistive Field Plate) method, a JTE (Junction Termination Extension) method, and the like have been studied, and have been applied to some mass-production techniques. The RFP method is described in literature entitled "High-Voltage Large Area Planar Devices" IEEE, Electron Device Letters, EDL-2, September 1981, No. 9, pp.219-221. The JTE method is described in literature entitled "Junction Termination Extension (JTE), A New Technique For Increasing Avalanche Breakdown Voltage and Controlling Surface Electric Fields In P-N Junctions" IEDM, 77, pp.423-426. However, in an element employing the guard ring method, an electric field is concentrated on a curvature portion of a base-collector junction portion of a transistor and a junction curvature portion of a guard ring portion surrounding it. For this reason, in order to obtain a high-breakdown voltage element, the number of guard rings must be increased. However, if the number of guard rings is increased, the effective element area that can be used may be decreased. In the RFP method, a problem of "concentration of an electric field on the base region" as the drawback of the guard ring method is decreased. However, a leakage current level of a device is higher than that in the guard ring method, and a breakdown voltage of only about 70% of an ideal one can be obtained. In the JTE method, an photoetching process and an impurity diffusion process are repeatedly performed in addition to manufacturing processes of the base region, so that a low-concentration layer is formed on a wide range around the base region, thus forming a base-collector junction portion having a large curvature. In the JTE method, a breakdown voltage 90% or higher of an ideal one can be obtained. However, in order to obtain a junction portion having a large curvature, the photoetching and impurity diffusion processes must be repeatedly performed. For this reason, the manufacturing processes become complex. In addition, breakdown voltages of manufactured semiconductor devices vary due to mask misalignment during the manufacturing processes. It is an object of the present invention to provide a method for manufacturing a semiconductor device, with which a high-breakdown voltage semiconductor device can be obtained by simple processes. In order to achieve the above object, the method for manufacturing a semiconductor device according to the present invention comprises: the steps of forming in a silicon substrate of a first conductivity type a first region of either the first conductivity type or a second conductivity type and a second region of the second conductivity type to surround said first region, characterised in that the steps of forming said first and second regions comprise the steps of: forming a first silicon oxide layer on a major surface of the silicon substrate of the first conductivity type; forming on said first silicon oxide layer an insulating layer; selectively etching said first silicon oxide layer and said insulating layer to form an opening; doping a first impurity of either the first or the second conductivity type in the portion of the silicon substrate exposed in said opening whilst the said first silicon oxide layer serves as a mask to prevent doping into the remaining substrate areas, since the diffusion rate of said first impurity in said silicon oxide layer is low; forming a second silicon oxide layer on said silicon substrate exposed in said opening; doping a second impurity of the second conductivity type into said second silicon oxide layer whilst the insulating layer acts as a mask to prevent doping into the first silicon oxide layer since the diffusion rate of said second impurity in said insulating layer is lower than its diffusion rate in the silicon oxide layer; wherein the diffusion rate of said second impurity in said silicon substrate is higher than that of said first impurity in said silicon substrate, and the diffusion rate of said second impurity in said first silicon oxide layer is higher than its diffusion rate in said silicon substrate; diffusing said first impurity of either the first or the second conductivity type and said second impurity of the second conductivity type into the silicon substrate thus forming, due to the relative diffusion rates of the first and second impurities in the silicon substrate and the various layers, said first region of either the first or the second conductivity type and said second region of the second conductivity type which second region surrounds said first region. According to the method for manufacturing the semiconductor device according to the present invention with the above structure, the second layer can be formed to be self-aligned with the first layer. The curvature of the second layer can be desirably set (1 to 50 degrees) in accordance with the thickness of the second silicon oxide film. For this reason, if the first layer is of p conductivity type and the second layer is of low-concentration p conductivity type, a high-breakdown voltage npn transistor can be manufactured like in the JTE method. The manufacturing method of the present invention requires only two ion-implantation processes and a single ion-diffusion process. Thus, the manufacturing processes are simpler and the yield is higher as compared to the guard ring and JTE methods. This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawing, in which: Figs. 1A to 1F are sectional views of a semiconductor device for explaining a method for manufacturing a semiconductor device according to an embodiment of the present invention; Fig. 2 is a plan view of a semiconductor device shown in Fig. 1F; Fig. 3 is a graph showing the relationship between a thickness of a second oxide film and a lateral diffusion ratio of a second layer in the method for manufacturing the semiconductor device according to the embodiment; Fig. 4 is a graph for comparing a breakdown voltage of the semiconductor device manufactured by the method of the present invention with that of a semiconductor device manufactured by the guard ring method; and Fig. 5 is a sectional view showing the structure of a semiconductor device manufactured in accordance with another embodiment of the present invention. A method for manufacturing an npn transistor according to an embodiment of the present invention will now be described with reference to Figs. 1A to 1F. (1) First silicon oxide (SiO₂) film 11 is formed on the major surface of n-type silicon substrate 10 to have a thickness of about 1.2 µm. Silicon nitride (Si₃N₄) film 12 of a thickness of about 100 nm is deposited on silicon oxide film 11 by the LP-CVD method. Note that a diffusion rate (speed) of gallium, used for impurity layer formation later, in silicon oxide film 11 is higher than that in silicon nitride film 12. With the above process, the structure shown in Fig. 1A is obtained. (2) A resist layer is formed on silicon nitride film 12. The resist layer is selectively etched by photoetching. Silicon nitride film 12 and silicon oxide film 11 are selectively etched using remaining resist layer 13 as a mask. Thus, opening 14 is formed to partially expose the major surface of silicon substrate 10. With the above process, the structure shown in Fig. 1B is obtained. (3) Resist layer 13 is removed. Boron (B) ions are implanted in semiconductor substrate 10 at a dose of 6 × 10¹⁵/cm² and at an acceleration energy of 40 keV using films 11 and 12 as a mask. Thus, the B ions are implanted in the exposed surface region of silicon substrate 10. With the above processes, the structure shown in Fig. 1C is obtained. In Fig. 1C, the B ions implanted in substrate 10 are indicated by reference numeral 15. The B ions are also left in films 11 and 12 serving as the mask. (4) Second silicon oxide film 16 of a thickness of about 100 nm is formed on the exposed surface portion of silicon substrate 10 by, e.g., thermal oxidation. Second silicon nitride film 17 of a thickness of about 20 nm is deposited on the entire surface of the resultant structure by the LP-CVD method. Gallium (Ga) ions are implanted at a dose of 6 × 10¹⁴/cm² and at an acceleration energy of 10 keV. Upon ion-implantation, the Ga ions are left in second silicon oxide film 16 in opening 14, and in first silicon nitride film 12 in the mask portion. With the above process, the structure shown in Fig. 1D is obtained. In Fig. 1D, the Ga ions are illustrated as ×. (5) The resultant structure is subjected to annealing in a nitrogen atmosphere at a temperature of 1,200°C for 13 hours. As shown in Fig. 1E, p⁺-type impurity layer 15a and p-type impurity layer 18a covering layer 15a are formed in silicon substrate 10 in a self-aligned manner. The impurity in layer 15a is boron 15, and the impurity in layer 18a is gallium 18. Upon this diffusion, a Ga diffusion rate in the silicon substrate is higher than a B diffusion rate in the silicon substrate. The Ga diffusion rate in the silicon oxide film is two to 10 times the Ga diffusion rate in the silicon substrate. For this reason, while B ions are slowly diffused in silicon substrate 10 in the equi-directions, Ga ions are diffused fast in silicon oxide film 11 in the longitudinal and lateral directions. The Ga ions entering from silicon oxide film 11 to silicon substrate 10 are diffused faster than B ions. For this reason, the curvature of junction surface 181 of low-concentration impurity layer 18a is large. In addition, the B and Ga ions are implanted using films 11 and 12 as a mask. For this reason, low-concentration impurity layer (p-type impurity is Ga) 18a is formed to be self-aligned with high-concentration impurity layer (p-type impurity is B) 15a to surround it and to have a large curvature of junction surface 181. Note that Japanese Patent Disclosure (Kokai) No. 57-124427 discloses that when atoms in a silicon oxide film are diffused in a silicon substrate, a semiconductor layer having a large curvature can be obtained. Diffusion depth xj of low-concentration impurity layer 18a actually formed as described above was 25 µm, and a surface concentration of high-concentration impurity layer 15a at this time was about 5 × 10¹⁸ cm⁻³. Lateral diffusion distance LD of low-concentration impurity layer 18a measured by the Spreading Resistance method was about 200 µm. Note that B ions are present in first silicon oxide film 11. However, since the B diffusion rate in the silicon oxide film is lower than the Ga diffusion rate in the silicon oxide film, the B ions have almost no influence on formation of layers 15a and 18a. Since Ga ions present in silicon nitride films 12 and 17 have a low diffusion rate, they have almost no influence on formation of layers 15a and 18a. (6) N⁺-type layer 19 serving as an emitter is formed in high-concentration impurity layer 15a by a known method. Similarly, n⁺-type layer 20 is formed as a collector-contact portion in semiconductor substrate 10 serving as a collector. For example, aluminum is deposited on the entire surface of the resultant structure. The resultant aluminum layer is patterned to form emitter, base, and collector electrodes 21, 22, and 23. With the above process, an npn transistor shown in the sectional view of Fig. 1F and in the plan view of Fig. 2 is obtained. Note that Fig. 1F is a sectional view taken along line I - I in Fig. 2. Fig. 3 shows the relationship between the film thickness of silicon oxide film 16 used for Ga diffusion and a degree of Ga diffusion in the lateral direction. As can be seen from Fig. 3, a diffusion ratio (LD/xj) is increased as the film thickness of silicon oxide film 16 used for diffusion is increased. Therefore, the shape of low-concentration impurity layer 18a can be controllled by changing the film thickness of second silicon oxide film 16. Fig. 4 shows the results of breakdown voltage measurement of a p-n junction diode, constituted by low-concentration impurity layer 18a serving as a p-type base region and n-type silicon substrate 10 serving as a collector region, upon application of a voltage across base and collector electrodes 22 and 23 of the npn transistor (Figs. 1F and 2) manufactured by the above-mentioned processes. More specifically, Fig. 4 shows comparison results of p-n junction breakdown voltages in the present invention and the guard ring method when the diffusion ratio is set to be 1, 4, 8, and 16 (in this embodiment, since lateral diffusion distance LD is 200 µm and diffusion depth xj is 25 µm, diffusion ratio LD/xj is 8). As can be seen from Fig. 4, in this embodiment, a breakdown voltage about 90% of an ideal breakdown voltage (if the resistivity of an n-type silicon substrate is 60Ω cm, 2100 V) could be obtained, and the structure of this embodiment was superior to that obtained by the conventional guard ring method having a breakdown voltage about 80% of the ideal breakdown voltage. Thus, substantially the same breakdown voltage as that of the JTE method could be obtained. If the diffusion ratio is increased, the breakdown voltage can be improved. Therefore, if the diffusion ratio is increased within a range of a pellet area of a device, the breakdown voltage can be further improved. As described above, in this embodiment, low-concentration impurity layer 18a can be formed by simple processes to be self-aligned with and to surround high-concentration impurity layer 15a. In addition, the curvature of the junction portion of low-concentration impurity layer 18a can be large. With this structure of this embodiment, a semiconductor device with a high breakdown voltage can be formed by simple processes to have a high yield. In the above embodiment, after substrate 10 is exposed, B ions are implanted in substrate 10. However, the present invention is not limited to this. For example, after second oxide film 16 shown in Fig. 1D is formed, boron ions may be implanted in substrate 10 through film 16. In this case, the ion-implantation conditions are a dose of 4 × 10¹⁴ cm⁻² and an acceleration energy of 10 keV. In the above embodiment, after the surface of substrate 10 is exposed from opening 14, second silicon oxide film 16 is formed. However, the present invention is not limited to this. A structure substantially the same as the structure having the first and second oxide films may be directly obtained from the structure shown in Fig. 1A by partially decreasing the thickness of silicon oxide film 11 by appropriately selecting the etching conditions. In the above embodiment, boron as a p-type impurity is used for forming high-concentration impurity layer 15a. If an n-type impurity, e.g., arsenic, is used in place of boron, n-type impurity layer 15a can be obtained. Fig. 5 shows the sectional structure of a transistor using arsenic instead of boron. In this case, since the diffusion rate of arsenic in silicon substrate 10 is lower than that of gallium in silicon substrate 10, the structure shown in Fig. 5 can be obtained. Therefore, an npn transistor having n-type impurity layer 15a doped with arsenic as an emitter, p-type impurity layer 18a doped with gallium as a base, and n-type silicon substrate 10 as a collector can be obtained. An impurity implanted in second silicon oxide film 16 to form low-concentration impurity layer 18a is not limited to gallium. Atoms of any other element of a second conductivity type may be used if they have a higher diffusion rate in a silicon substrate than that of a first impurity in the silicon substrate and have a higher diffusion rate in the silicon oxide film than that in the silicon substrate. For example, aluminum (A) may be used in place of gallium. In the above embodiment, a silicon nitride film is used as an insulating film in which the diffusion rate of gallium becomes lower than that in the silicon oxide film. Instead, a silicon carbide (SiC) film may be used. In the above embodiment, gallium (or aluminum) is doped using a mask. It is important for the present invention to dope gallium (or aluminum) in a silicon oxide film corresponding to a region in which boron ions are implanted. Therefore, upon formation of a relatively large element such as a power transistor, a spot size of an ion beam is decreased upon ion-implantation, so that the doping of gallium may be performed. In the above embodiment, the case has been exemplified wherein an npn transistor is formed. However, the present invention is not limited to this. The present invention can be applied to semiconductor devices requiring a high-breakdown voltage, such as a diode, a high-breakdown voltage pnp transistor, a high-breakdown voltage MOS, and the like.

Claims: A method for manufacturing a semiconductor device comprising the steps of forming in a silicon substrate of a first conductivity type a first region of either the first conductivity type or a second conductivity type and a second region of the second conductivity type to surround said first region, characterised in that the steps of forming said first and second regions comprise the steps of: forming a first silicon oxide layer (11) on a major surface of the silicon substrate (10) of the first conductivity type; forming on said first silicon oxide layer (11) an insulating layer (12); selectively etching said first silicon oxide layer (11) and said insulating layer (12) to form an opening (14); doping a first impurity of either the first or the second conductivity type in the portion of the silicon substrate (10) exposed in said opening (14) whilst the said first silicon oxide layer (11) serves as a mask to prevent doping into the remaining substrate areas, since the diffusion rate of said first impurity in said silicon oxide layer (11) is low; forming a second silicon oxide layer (16) on said silicon substrate exposed in said opening (14); doping a second impurity of the second conductivity type into said second silicon oxide layer (16) whilst the insulating layer (12) acts as a mask to prevent doping into the first silicon oxide layer (11) since the diffusion rate of said second impurity in said insulating layer (12) is lower than its diffusion rate in the silicon oxide layer (16); wherein the diffusion rate of said second impurity in said silicon substrate (10) is higher than that of said first impurity in said silicon substrate (10), and the diffusion rate of said second impurity in said first silicon oxide layer (11) is higher than its diffusion rate in said silicon substrate (10); diffusing said first impurity of either the first or the second conductivity type and said second impurity of the second conductivity type into the silicon substrate (10) thus forming, due to the relative diffusion rates of the first and second impurities in the silicon substrate (10) and the various layers (11,12,16), said first region of either the first or the second conductivity type and said second region of the second conductivity type which second region surrounds said first region. A method according to claim 1, characterized in that said first impurity comprises at least one of boron (B) and arsenic (As). A method according to claim 1, characterized in that said second impurity comprises at least one of gallium (Ga) and aluminum (Aℓ). A method according to claim 1, characterized in that at least one of the steps of doping said first impurity into said silicon substrate (10) and the step of doping said second impurity into said second silicon oxide layer (16) and said insulating layer (12) comprises a step of ion-implantation. A method according to claim 1, characterized in that said insulating layer (12) comprises at least one of a silicon nitride (Si₃N₄) layer and a silicon carbide (SiC) layer. A method according to claim 1, characterized in that said first impurity comprises boron (B), said second impurity comprises at least one of gallium (As) and aluminum (Aℓ), and said method further comprises a step of forming a region (19) of the first conductivity type in said first region (15a). A method according to claim 1, characterized in that said insulating layer (12) formed on said first silicon oxide layer (11) comprises at least one of a silicon nitride layer and a silicon carbide layer (12), the step of forming said second silicon oxide layer (16) comprises a step of forming a silicon oxide layer having a smaller thickness than that of said first silicon oxide layer, the step of doping said first impurity comprises a step of ion-implanting said first impurity into said silicon substrate using said first silicon oxide layer (11) and said insulating layer (12) as a mask and the step of doping said second impurity comprises a step of ion-implanting said second impurity into said second silicon oxide layer (16) using said insulating layer (12) as a mask.

Inventors: BABA, YOSHIRO C/O PATENT DIVISION, KOSHINO, YUTAKA C/O PATENT DIVISION, OHSHIMA, JIRO C/O PATENT DIVISION
Applicants: KABUSHIKI KAISHA TOSHIBA
Application year: 1987
Main classification: H01L21
IPC codes: H01L29, H01L21