PERIPHERAL CONTROL CIRCUITRY FOR PERSONAL COMPUTER

Abstract: Control and interface circuitry for right and left audio channels (29, 33, 37, 41; 31, 35, 39, 43), a disk storage medium (53, 55, 57, 61), a UART (81, 79, 73, 77, 69) and up to four potentiometer ports (97, 95, 93, 83). The design includes a separate interrupt priority control and status circuit (25, 27) for channel control communication with the personal computer microprocessor. Much of the burden associated with personal computer microprocessor peripheral control is alleviated by employing a separate address and data bus (15; 23) and direct memory access for some peripheral control circuits. In operation, each control circuit includes a data register (29, 31, 53, 81, 97) for the reception and transmission of data via the data bus (23); a register address decoder (17) decodes device addresses appearing on the address bus (15), enabling, via separate enabling lines (99), the corresponding devices for the reception of data. Audio and disk channel control logic (33, 35, 55) access memory directly by sending requests to a DMA request logic parallel - to - serial multiplexor (49).

Description: - i - PERIPHERAL CONTROL CIRCUITRY FOR PERSONAL COMPUTER BACKGROUND OF THE INVENTION This invention relates to the field of micro-ci cuits for video games and personal computers, especially those imple¬ mented in MOS (metal oxide semiconductor) technology where cir¬ cuit implementation is provided with LSI chip size as a consid¬ eration. It further relates to the circuits used to control and interface peripheral devices in such a computer system where bus time is allocated and priority for bus accessing is a factor. Dash, USPN 4,034,983, shows a video game computer cir¬ cuit with audio and pot interfacing. Dash's circuitry includes an analog mapping circuit for receiving input signals for a pair of paddle controls, an interface circuit, and a sound signal generator circuit for driving an audio speaker. Best, USPN 4,445,187, shows a video game circuit with an audio-dialog. A tape cartridge as opposed to a disk, is interfaced to the circuit. Audio output circuits are imple¬ mented. Sukonick, USPN 4,070,710, shows• a peripheral device (here a video display) control and interface circuit utilizing data bus and address bus architecture. Other circuits have followed which have improved upon these circuits to one degree or another. SUMMARY OF THE INVENTION An object of the present invention is to provide a pe¬ ripheral control circuit which can be incorporated into a per¬ sonal computer system and is compatible with address bus and data bus architecture, as well as direct memory access ' (DMA) where priority is established for bus access. A second object of the invention is to provide a pe¬ ripheral control circuit whose operating parameters are re- settable by and from a system microprocessor and from memory via the bus architecture. A further object of the invention is to package the various peripheral port control and interface circuit components by size and power consumption. The objects of this invention are realized in a custom NMOS 48 pin chip capable of interfacing with the data bus archi¬ tecture and address bus architecture of a host computer system Independent control and interface circuits are provid¬ ed for each of right and left audio channels, an information storage medium suc as floppy disk, a communication port (UART), and up to four joy stick or paddle (pot) ports. Each independent control and interface circuit is loaded with data from a data bus connection according to in¬ structions placed at that data's destination. A separate interrupt priority control and status cir¬ cuit is dedicated to communication with a microprocessor in the host computer system. This microprocessor communication circuit is connected with each of the right and left audio channel circuits, the disk circuit, and the UART circuit. A separate logic circuit communicates DMA. equests from the audio and disk circuits to the host system. BRIEF DESCRIPTION OF THE DRAWINGS The invention will be better understood from a reading of the following detailed description of the preferred embodi¬ ment in conjunction with the accompanying drawings, in which: Figure 1 is a block diagram of the peripheral device circuit chip; Figure 2 is a block diagram of the UART port con¬ troller circuit; Figure 3 is a block diagram of the disk port con¬ troller circuit; Figure 4 is a detailed block diagram of the audio ports controller circuit; Figure 5 is a detailed block diagram of the pot port controller circuit. DETAILED.DESCRIPTION OF THE PREFERRED EMBODIMENT The present invention provides_ an improved peripheral control circuit for use in. a microprocessor driven personal com¬ puter system utilizing direct memory access (DMA) and incorporating address and data bus architecture. The invention provides audio, disk, UART (Universal Asynchronous Receiver/ Transmitter) and controller port interfacing and control signal generation using less chip "real estate" and faster processing than found in other peripheral controllers. Queue and priority access enhance the duty cycle of the bus architecture. The architecture reduces inter-chip and intra-chip wiring, thereby reducing noise interference. Figure 1 shows the circuitry for the present peripher¬ al, controller implemented on a single chip. An 8-bit wide reg¬ ister address (RGA) bus 11 provides an input to the chip through a first buffer 13. The buffer 13 loads addresses onto a contin¬ uation of the address bus 15. This continuation address bus 15 inputs 8-bit addresses into a register address decoder 17. The reg . ister address decoder 17 could be implemented on another cir¬ cuit " chip, but it is desirable to implement the register address decoder 17 on the same chip to cut down on wiring and on line noise pick-up. Data is received into the chip through a 16-bit wide data bus 19. A buffer register 21 in the chip trans¬ mits/receives the data and connects the bus 19 with a continua¬ tion data bus 23. The invention is designed to operate with a plurality of 16-bi't/32-bit microprocessor systems, including a personal computer system utilizing a Motorola 68000 microprocessor as its - CPU. The system disclosed in ' two copending applications, enti¬ tled "Video Game and Personal Computer", Serial No. 756,910, filed July 19, 1985, and entitled "Display Generator Circuitry for Personal Computer System," filed July 18, 1986, Serial No. _ 886,796 , is such a system. The disclosure in these applica¬ tions are incorporated by reference herein. The chip includes interrupt status registers 25 con¬ nected to receive external interrupt input lines 25a, as would be provided by other peripheral devices in the system. The plu¬ rality of interrupt status registers 25 is connected to receive and send data to the data bus 23. The status registers 25 feed interrupt control and priority logic 27, which outputs interrupt code signals which are carried off the chip to the 68000 microprocessor. A plurality of data registers 29, 31 are connected to receive data from the data bus 23. The data registers 29 are connected to control circuitry for the left audio channel, while the data " registers 31 are connected to control circuitry for the right audio channel. Each of the data registers 29, 31 trans¬ fers its data into a plurality of audio control counters and registers 33 and 35, which in turn each drive an individual one of. ' the digital to analog (D/A) converters 37, 39, of which there are four in all. The D/A converters 37 are connected to the output port 41 for the left audio channel, while D/A converters 39 are connected to the output port 43 for the right audio chan¬ nel. Each of the audio control counter and register circuits 33 and 25 generate interrupt signals on lines 24, which are con¬ nected: iato the interrupt status registers 25. D/A converter circuits 3.7 and 39 are constructed according to known tech¬ niques:. Each of the audio control counter and register circuits J3 " , 35; also provides a direct memory access request via the re¬ spective lines 45, 47 to a DMA request logic multiplexer (seri- alizer) circuit 49. This DMA request logic circuit 49 provides an external DMA request signal on line 51 for direct memory access to system memory for additional data or instruction words. The lines 45, 47 carry timing strobe decode signals which act as DMA access requests to the DMA request logic cir¬ cuit 49. While the left and right channel audio circuits are each represented as a single channel in Figure 1, they actually include two channels each of which are mixed at the port, as will be described further below. The disk controller includes data registers 53 con¬ nected to receive data and also load data onto the data bus 23. The data registers 53 transfer data with a disk control logic cϋrcuάt 55. Disk control logic 55 is connected to a pr.e cr>mpensator circuit 57 for sending signals to a disk port 61 via- a connection line 59. Information received into the disk port 61 is transmitted via line 63 into a data separator circuit 65, which in turn is connected to the disk control logic 55. DMA access request lines 67 connect the disk control logic cir¬ cuit 55 to the DMA request logic circuit 49. The disk control logic 55 also has interrupt signal .lines 24 connected to the in¬ terrupt status registers 25. UART port 69 is sent data via a line 71 from a trans¬ mit buffer circuit 73. UART port 69 provides data to a receive buffer circuit 77 via line 75. The transmit buffer 73 and re¬ ceive buffer 77 are connected to a UART control logic circuit 79. UART control logic circuit 79.has interrupt signal - D - connections 24 to the interrupt status registers 25. UART con¬ trol logic circuit 79 likewise receives data from and transmits data to data registers 81. Data registers 81 provide two way access with data bus 23. Four controller (pot) ports 83 a, b, c, d are con¬ nected via lines 85, 87, 89 and 91 to a bi-directional buffer and latch circuit 93. The buffer and latch circuit 93 is oper¬ ated under the control of pot control and counters circuit 95, which communicates with the data bus 23 through data registers 97 ' .. The data registers 97 transfer data with the data bus 23. The register address decoder 17 receives addresses via the address bus 15 generated by the microprocessor or by a reg¬ ister address encoder on an address generator chip. As a func¬ tion of the address received, the decoder 17 provides an exclu¬ sive load enable signal on one of lines 99 to one of the registers 25, 29, 31, 53, 81 or 97 to cause the register to re¬ ceive (load) or transmit (unload) data from or to the data bus 23, thereby controlling which register communicates with the data bus 23 at any given point in time. The UART control circuitry, Figure 2, operating in connection with port 69, transfers serial data via line 71 from the transfer buffer 73 to the port 69, and transfers data in se¬ rial form received at port 69 to the receive buffer 77 via line 75. Each buffer 73, 77 is driven to load and unload information under the control of clock pulses. The control register 81 and data transmit buffer register 73 receive parallel data from the data bus 23, while receive buffer register 77 sends parallel data to the bus 23. The control logic 79 includes a first down counter 101 which develops first clock timing pulses on line 103 which are used to control information transfer into and out of the receive buffer register 77. A second down counter 105 is ' loaded from the control logic 79, which operates the transmit buffer regis¬ ter 73 at a second and different time from the receive buffer register 77. The control circuit 79 can be implemented as a general logic arithmetic unit, and is driven by an input on line 109 from the system clock of the host computer system. The con¬ trol logic circuitry 79 also outputs interrupt signals on line The UART port 69 is a universal receive and transmit port of the type commonly known in the industry as an "RS232" port. A system control signal places the circuitry in either the "read mode," i.e., receiving, or write mode, i.e., trans¬ mitting. The UART port 69 circuitry typically does not timeshare receive and transmit functions. The circuit alterna¬ tively controls the receive function or the transmit function, which are intermittent as the data rate is considerably slower than the; system processing rate. The disk port 61 outputs serial data transferred from the- precompensator circuit 57 (Figure 3) via line 59. Serial data is input from the disk port 61 via line 63 to the data sep¬ arator circuit 65. The system clock on line 109 is input into the disk control logic circuit 55 to control its operation, as well as to precompensator circuit 57 and data separator circuit 65,. The data separator circuit 65 creates a carry pulse on line l ' l ' l to an input data shift register 113 to control the transfer of data through the data shift register 113. Data is -fed seri- - ally via line 115 from the data separator 65 to the data regis¬ ter 113. Data register 113 then transfers data to the data bus 23 in parallel format through a first-in, first-out buffer 120 which is three 16-bit registers deep. The FIFO buffer 120 is controlled by an enable signal line 99. A location register 116 is;- loaded from the data bus 23 under control of an enable line 99 ' . This register 116 is 16-bits wide and holds a comparison value which is input to comparator 114 to be compared with the value in the data register 113. The output . from the comparator 114 is a synch signal on line 112 to control logic 55 to provide the word count control signal output on line 121. Another data shift register 117 receives data from the data bus 23 in 16-bit parallel transfers through a three 16-bit register deep FIFO buffer 122 which is controlled by an enable signal 99. A down counter 119 loaded from control register 53 provides a control instruction to the disk control logic circuit 55 which in turn provides a control function via line 121 to the data shift registers 117 to control the word count transfer of information through the data shift register 113, the shift reg¬ ister 117 and the FIFO buffers 120, 122. Shift register 117 outputs serial data on the line 123 to the precompensator cir¬ cuit 57. A precompensator circuit decodes the differences between successive bits of data as "zeros" and "ones" and intro¬ duces a phase shift to compensate for bit migration on the mag- " netic medium caused by the differences between magnetic attrac¬ tion and repulsion of "zeros" and "ones." The pre-compensator circuit 57 provides a delay or acceleration of 0, 140 ns, 280 ns or 560 ns to individual pulses delivered to the disk port 61 to compensate for location migration on the disk medium. Register 117 receives carry pulses on line 111 from separator 65 which control the transfer rate of the register 117. The control register 53 receives data from the data bus 23 in 16-bit parallel transfers and likewise transfers the information to the disk control logic circuit 55 under the con¬ trol of an enable signal on line 99 from the register address decoder 17. The disk control logic circuit 55 provides two in¬ terrupt status signals on lines 24 to the interrupt status reg¬ isters 25 and three DMA request signals on lines 67 to the DMA request logic circuit 49 as previously discussed. The pre-compensator 57, shift register 117, and buffer 122 are utilized when writing information onto a disk through the port 61. The data separator 65, data shift register 113, and buffer 120 are used when reading information from a disk. Carry pulses on lines 111, generated by the separator 65, are used during both read and write operations. The data separator circuit 65 operates in a complemen¬ tary manner to the pre-compensator circuit 57 discussed above. This data separator sets up electronic inspection times for the data received as a function of the ideal data frequency rate. An inspection time period is called a "window" because it is the time during which the circuit "looks" for a data bit expected to be input. Due to irregularities in disk drives and data trans¬ mission and magnetic migration, i.e., "bit migration," on floppy disks, the data separator circuit is needed to track input data by shifting the window to compensate for frequency and phase errors in the arrival time of the data. A data input (separa¬ tor) circuit is shown in copending application No. 886,615 , filed July 18, 1986, entitled "Data Input Circuit With Digital " The audio control circuitry, Figure 4, is duplicated tr>; generate the left side audio signals to port 41 and the right side audio signals to port 43. Each side audio circuit is made up of two channels, an A channel and a B channel, which contain identical circuitry. The A channel for the left audio port 41 includes three sound control registers, register 126a for signal period, register 126b for duration, and register 126c for volume. The "period" data register 126a, "length" data register 126b, and "volume" data register 126c each receive data from the data bus 23. under the control of individual enable lines 99 and transfer data into "period," "length" and "volume" control counters 127a, 127b, and 127c. Period data contained in register 126a is tone frequency data, i.e., the frequency of the sound "note" gener¬ ated. Length data contained in register 126b is the time dura¬ tion of the tone. Volume data is the amplitude of the "note." This data is fed to control counters 127a, b, c- which provide signals via lines 130a, b, c to the control logic 129. The load signal lines 132a, b, c control the loading of data into one of the control counters 127a, b, c. The count signal lines 134a, b, c control the serial readout of the data held in each control counter 127a, b, c. The control logic 129 has an output control line 140 to the audio data register 125. This audio data register stores the data which defines the character of the music. As an exam¬ ple, perhaps the system is programmed to produce a middle "c" note. The data defining this note is held in the register 125. This register is then controlled by logic 129 to modify the pe¬ riod, length, and volume for the note. Control logic circuit 129 receives the output 130a from "period" control counter 127a, the output 130b from "le ' ngth" control counter 127b, and the output 130c from "volume" control counter 127c, and provides the load control signals on lines 132a, 132b, 132c and count control signals on lines 134a, 134b, 134c to the respective counters 127a, 127b, 127c. Control logic 129 provides an interrupt output on line 24 to status reg¬ isters 25, and a DMA access request output on line 45 to DMA re¬ quest logic parallel-to-serial multiplexer 49 The operation of _g _ the control logic 129 is clocked with system clock signals on line 109. The control logic circuit 129 can be implemented as a general logic arithmetic unit or by an instruction decoder logic circuit. The control logic 129 can also be implemented by a logic array network implemented in NAND gates. Buffer register 29 is loaded with data from data bus 23 under control of an enable line 99. Buffer register 29 out¬ puts to an audio data register 125 under control of line 140 from control logic 129. The information in the audio data reg¬ ister 125 is then output to a digital-to-analog converter 139. The control logic provides a control line 135 to this D-to-A converter 139. The analog output from the D-to-A converter 139 is the left audio channel A signal and is connected to the left audio port 41. This circuitry is duplicated to form the left audio channel circuit 141. The output of the B channel circuit 141 is similarly connected to port 41 so that the two audio sig¬ nals are mixed. Duplicate circuitry 143, 145 is used for the right audio A and B channels, respectively. The output lines from these circuits 143, 145 are likewise mixed by a common connec¬ tion to the right audio port 43. Each of the circuits 141, 143, 145 have DMA request output lines 45 and interrupt signal lines 24 as outputs. The controller (pot) port control circuitry 93, 95, and 97 of Figure 1, with its connections 85, 87, 89 and 91 to the pot ports 83a, 83b, 83c, and 83d, can be implemented as shown in Figure 5. Each of the four pot ports 83a, 83b, 83c, and 83d are identified in broken lines. The bi-directional lines 85, 87, 89, and 91 comprise the pairs 85a-85b, 87a-87b, 89a-89b, and 91a-91b as shown in Figure 5. The lines 85a, 87a, 89a and 91a are signal level lines tied to tri-state drivers 149a, b, c, d. The lines 85b, 87b, 89b, and 91b are tied to a + 5V DC voltage reference. A joystick circuit is shown within the pot port blocks 83a, 83b, 83c, and 83d. Each joystick circuit includes a variable 470K ohm resistor 147a, 147b, 147c and 147d and 47 microfarad capacitors 151a, 151b, 151c, and 151d con¬ nected to ground. The resistor and capacitor establish an RC time constant that is adjustable with the adjustment of the A control register 154 is loaded from the data bus 23 under control of an enable signal on line 99. This control reg¬ ister feeds two different control bits on lines 161 to each in¬ dividual one of four dedicated tri-state drivers for pot ports 83a, 83b, 83c and 83d. Bits nos. 15 and 14 of the control reg¬ ister 154 are output via lines 161a to a first tri-state driver circuit 149a. Bit nos. 13 and 12 of register 154 are output via lines 161b to a second tri-state driver circuit 149b, bit nos. 11 and 10 of register 154 are output via lines 161c to a third tri-state driver 149c, and bit nos. 9 and 8 of register 154 are output via lines 161d to a fourth tri-state driver circuit 149d. Each tri-state driver is a differential line driver with tri-state outputs. Such circuits have been supplied by many manufacturers, including Texas Instruments, Inc., for many years. These drivers can provide a + 5V DC, OV DC, and interme¬ diate level voltage output. A control counter " circuit 157 is clocked by the system video horizontal synch pulse on line 156, which provides the line scan sample rate of the video display to the control counter 157. Bit no. 0 of the control register 154 is output as the reset control 163 of the counter 157. The control register 154 instructs each of the tri-state drivers 149a, 149b, 149c, and 149d when to switch its state to OV to drive down the signal on its respective pot port 83a, 83b, 83c and 83d and when to switch its state to allow the signal level to begin to rise. The RC time constant of the particular joystick will determine the rise time. Individual control switches 158a, 158b, 159c, and 158d monitor respective ones of the lines 85a, 87a, 89a, and 91a. When a preset level is sensed, each control switch outputs a control signal 150a, 150b, 150c, and 150d to latch registers 153a, b, c, d. The output of the control counter 157 is simul¬ taneously fed as data into latch registers 153a, 153b, 153c, and 153d, which are assigned one each to the pot ports 83a, 83b, 83c, and 83d. When a control signal 150 is received by a latch register 153, the respective register is loaded with the instan¬ taneous value in control counter 157. In this manner, the analog position of each joystick variable resistor 147a, 147b, 147c, and 147d can be determined and is digitized into a (digital) value stored in the registers 153a, 153b, 153c, and 153d. The position of a joystick is translated into a signal value which operated the control switch 158. A control switch 158 then sets a latch register 153 to enable the value resident in the free running control counter 157 to be transfered into the latch register. In this manner the analog position of each joy stick is translated into a digital value which can be loaded onto the data bus 23. The above description of the preferred embodiment is intended to be illustrative, and not to be read in a limiting sense. Changes can be made to the embodiment without departing from the features and scope of the invention.

Claims: WHAT IS CLAIMED IS: 1. Peripheral control circuitry for a computer sys¬ tem, said system utilizing address and data bus architecture and direct memory access (DMA) circuitry, including DMA requests and system microprocessor interrupt signals, said system including a 16-bit microprocessor and a clock pulse source, said control circuitry comprising a data bus; an address bus; a register address decoder connected to said address bus, said decoder output providing a plurality of individual enable timing pulse signals; a DMA access serializer circuit for taking a plurality of DMA access requests and outputting them in serial order of receipt; a plurality of interrupt status registers connected to said data bus and connected to receive said system interrupt signals; an interrupt control circuit * connected to said plural¬ ity of interrupt status registers, said interrupt circuit pro¬ viding a microprocessor type interrupt code output; an audio left channel port; an audio right channel port; a disk port; a UART port; at least one of a plurality of identical pot ports; a UART control and interface circuit connected to re¬ ceive data from said data bus and to send data to said data bus, and connected to send an receive information with said UART port, said UART control and interface circuit having a connec¬ tion to receive certain of said enable signals from said regis¬ ter address decoder; at least one pot control and interface circuit con¬ nected to receive data from said data bus and to send data to said data bus, and connected to power and monitor the signal level at said one pot port, said pot control and interface cir¬ cuit having a connection to receive certain of said enable sig¬ nals from said register address decoder whereby said data w a left audio channel control and interface circuit connected to receive data from said data bus and to send audio signals to said audio left channel port, said left audio channel control and interface circuit having a connection to receive certain of said enable signals from said register address decoder whereby said data transfer from said data bus is con¬ trolled, and having connection to said DMA access serializer circuit to request left audio channel data onto said data bus; a right audio channel control and interface circuit connected to receive data from said data bus and to send audio signals to said audio right channel port, said right audio chan¬ nel control and interface circuit having a connection to receive certain of said enable signals from said register address decoder whereby said data transfer from said data bus is con¬ trolled, and having a connection to said DMA access serializer circuit to request right audio channel data onto said data bus; and a disk control and interface circuit connected.to send and receive data with said data bus, said disk control and interface circuit having a connection to receive certain of said enable signals from said register address decoder whereby said data transfer with said data bus is controlled, said disk con¬ trol and interface circuit being connected to send and receive information with said disk port and having a connection to re¬ ceive certain of said enable signals from said register address decoder whereby said data transfer with said data bus is con¬ trolled, said disk control and interface circuit being connected to send and receive information with said disk port and having a connection to said DMA access serializer circuit to request disk data into said data bus. 2. The circuitry of claim 1 wherein said pot control • and interface circuit includes data registers connected to said data bus; a control and counter circuit connected to said data registers; and a bi-directional buffer/latch circuit connected to said control and counter circuit and to said pot port; where¬ in said data registers are connected to receive said enable sig¬ nals. 3. The circuitry of claim 2. wherein said ,UART control and interface circuit includes data registers connected to said data bus; UART control circuitry connected to said data bus; UART control circuitry connected to said data registers; a transmit buffer circuit connected to said UART control circuitry and to said UART port; a -receiver buffer circuit connection to said UART control circuit and said UART port; and wherein said data registers have a connection to receive said enable signals. 4. The circuitry of claim 3 wherein said disk con¬ trol and interface circuit includes a data register connected to said data bus; wherein said data registers receive said enable signals connection; a disk control circuitry connected to said data registers; a pre-compensator circuit connected to said disk control circuitry and to said disk port; and a data separator circuit connected to said disk port and to said disk control circuitry; and wherein said connection to said DMA access seri¬ alizer circuit is from said disk control circuitry. 5. The circuitry of claim 4 wherein each audio chan¬ nel control and interface circuit each includes audio frequency data registers connected to said data bus; an audio control counter connected to each audio frequency data register; an audio control logic circuit connected to each audio control counter; an audio buffer register connected to said data bus; an audio data register connected to said buffer register; and a digital to analog converter circuit connected to said audio data register and to said audio control logic circuit and an audio port; wherein said connection to said DMA access serializer cir¬ cuit is from said audio control logic circuit and wherein an in¬ dividual enable signal is connected to be received by each said audio frequency data register and said audio data register. 6. The circuitry of claim 5 wherein said each audio control counter circuit, said disk control circuitry and said UART control circuit are each connected through an individual respective connection to said interrupt status registers. 7. The circuitry of claim 6 wherein said UART con¬ trol register receives parallel bit data from said data bus con¬ nection; wherein said UART transmit buffer circuit includes a transmit buffer register connected to receive parallel bit data from said data bus and to send serial bit data to said UART port; wherein said UART receiver buffer circuit includes a re¬ ceive buffer register connected to receive serial bit data from said UART port and to send parallel bit data to said data bus; and wherein said UART control circuit also includes a first down counter operated at a first time and a second down counter oper¬ ated at a second time, said first down counter being connected to clock said transmit buffer register operation, and said sec¬ ond down counter being connected to clock said receive buffer register operation. 8. The circuitry of claim 7 wherein said disk con¬ trol register receives parallel bit data from said data bus con¬ nection; wherein said pre-compensator circuit includes a pre-compensator shift register connected to said data bus to re¬ ceive parallel bit data and connected to said pre-compensator circuit to transfer said data thereinto in serial form; wherein said pre-compensator circuit sends information in serial format to said disk port; wherein said disk- control circuitry includes a down counter, said down counter output being connected to said control logic used to count the words transferred; wherein said data separator circuit includes a data register connected to transfer parallel format information to said data bus, said data separator circuit receiving serial format information from said disk port and sending serial format data to said separator data register thereof, and providing carry pulses on a separate con¬ nection to said separator data register thereof to clock the operation said data register. 9. The circuitry of claim 8 wherein said disk con¬ trol and interface circuit also includes a first three register deep first-in-first-out buffer connected between said data bus and said pre-compensator shift register; a second three register deep first-in-first-out buffer connected between said separator data register and said data bus; and wherein said first and sec¬ ond first-in-first-out buffers transfer or receive information under control of an individual enable signal thereto. 10. The circuitry of claim 9 wherein said disk con¬ trol and interface circuitry also includes a disk compare cir¬ cuit connected to said separator data register; a disk location register connected to said data bus and to said disk compare circuit; wherein said disk location register value is compared with said separator data register value; and wherein the output of said disk compare circuit is connected to said disk control circuitry. 11. The circuitry of claim 10 wherein said each audio channel control and interface circuit includes three audio con¬ trol registers, of which one holds audio period data, a second holds audio length data, and a third holds audio volume data; wherein there are three audio control counters, one connected to each said data register; and wherein said audio control logic circuit supplies an individual load instruction and an individu¬ al count instruction on individual dedicated connections to each said audio control counter.

Inventors: KELLER GLENN, MINER JAY G, KELLER, GLENN, MINER, JAY, G.
Applicants: COMMODORE AMIGA INC, COMMODORE-AMIGA, INC.
Application year: 1987
Main classification: G06F3
IPC codes: G06F3, G06F13