A METHOD AND A SYSTEM FOR SYNCHRONIZING CLOCKS IN A BUS TYPE LOCAL NETWORK

Abstract: The invention relates to a method of synchronizing clocks contained in a local network of bus type, such as Ethernet and a system of synchronizing clocks. In local networks of this kind a number of nodes (1-3) are connected to a common data channel (4). The object of the invention is to obtain a method and a system of synchronizing the clocks which is more accurate than previous methods and systems, in which the synchronizing information is transmitted as common data packages in which the receiver of the synchro­ nizing information does not know the instant of the data package generation. According to the invention a synchro­ nizing message is transmitted from one node which has been chosen to be the master to all nodes, the master node inclusive. When receiving a synchronizing message the nodes read the clock state. Then the master node transmits a clock time message containing the master node clock state when it received the synchronizing message. The clock state indicated by the received clock time message is compared in the slave nodes with the clock states which have been read in the slave nodes. The clock states of the read clocks are compared with the received master clock state and the clock stats of the slave nodes are corrected in dependence on the outcome of the comparison. The clock synchornizing accord­ ing to the above is suitable for, e.g., military applications.

Description: The present invention relates to a method of synchronizing clocks in a bus type network, such as Ethernet, in which a number of nodes containing said clocks are connected to a common data channel. The invention also relates to a system of synchronizing clocks contained in a bus type local network, such as Ethernet, comprising a number of node equipments connected to a common data channel, each node equipment comprising an operating unit in the shape of a coupling unit and possibly further operating units, one of the node equipments being a synchronizing master, the master node, and the further node equipments being the slave nodes. In this context by node is meant on the one hand the point of intersection itself between the data channel and the equipment coupled to the node and on the other hand the point of intersection inclusive of the equipment coupled to the node. The word node as in the last mentioned meaning is also called node equipment hereinafter. In local nets having a channel common to a multiplicity of nodes, e.g. of Ethernet type, the requirements until now have not been so high on the synchronizing of the clocks in node equipment connected to the data channel. For example, it has been possible to transmit information about the clock times of the nodes between the nodes as normal data messages (See, for example, US-A-4 596 025). However, the transit time of a data message varies to a great extent. Due to the fact that a multiplicity of nodes are connected to a common data channel, the data channel may be engaged with a transmission of other data messages and the data message containing the clock time is then forced to wait in a transmitter queue. When the data message containing the clock time reaches the receiving nodes the transmitted clock time is thus often inadequate. Until now it only has been possible to use such a net in applications in which the synchronizing between the nodes is not critical. However, strong desires exist to be able to use local networks having a common channel even in applications demanding a more accurate synchronizing, such as defence applications. One reason for this is the saving of space obtained by using a common data channel instead of a lot of separate connections. Another reason is the aspect of cost due to the fact that a common channel simplifies and cheapens the installation. It is an object of the invention to provide a method of clock synchronizing allowing a more accurate synchronizing and which is simple to implement at a low cost. The method according to the invention is characterized in that one of the nodes in the data net is chosen to be a synchronizing master, the master node, that the master node repeatedly transmits a synchronizing message addressed to all of the nodes or the nodes requiring synchronizing, the master node inclusive, that the master node and the further nodes, the slave nodes, when detecting a synchronizing message read the state of a first clock in the respective node and store the state as the time of arrival for the synchronizing message, that the master node when having detected the synchronizing message transmits a clock time message to the slave nodes indicating the state of the master node clock at the instant of the arrival of the synchronizing message to the master node, that the state of the clock time message transmitted by said master node is compared with the times of arrival stored in the slave nodes for the synchronizing message and in case of a deviation the clocks in the slave nodes are corrected to a closer correspondance with the clock which is read in the master node. According to an embodiment of the method the clocks in the slave nodes are corrected by adding a number of additional counting pulses or by suppressing a number of ordinary counting pulses in dependance on if the clock to be corrected is slow or fast relative to the master clock. According to another embodiment of the method, the clocks in the slave nodes are corrected by loading a register located in each slave node with a calculated comparative value consisting of the sum of a fixed number and the stored state for the read clock subtracted with the clock state of the transmitted clock time message and with a load correction value, that the calculated comparative value is compared with the least significant clock positions in question in the first clock of the node and when these two values coincide a synchronizing pulse is generated which loads the fixed number into the least significant clock positions of the node clocks. Further embodiments of the method according to the invention are apparent from the enclosed claims. The system according to the invention is characterized in that the following means are arranged in each of the coupling units: means for detecting a synchronizing message on the data channel means for reading the state of a clock in the coupling unit means for storing the state of the clock, and means for receiving a clock time message, and in that the following means further are arranged in the coupling units of the slave nodes: means for data processing by means of which the state of a received clock timme message and the stored time of arrival is compared, and means for correcting the clock to a closer correspondens with the clock which is read in the master node, and in that the following means are arranged in the master node: means for data processing by means of which a synchronizing message repeatedly is transmitted and clock time messages are transmitted. Further favourable embodiments of the system are apparent from the enclosed claims. The invention will now be described in more detail with reference to the accompanying drawings, in which: fig 1 shows a local network having three nodes, fig 2 shows a partly simplified block diagram of a part of the node equipment, fig 3 shows a flow chart for a master node in respect of clock synchronizing, and fig 4 shows a flow chart for a slave node in respect of clock synchronizing. The local network shown in fig 1 consists of three node equipments 1, 2, 3 connected to a common data channel 4. Each node equipment consists of a number of operating units 5-11. In fig 1 the node equipments 1 and 3 are each provided with three operating units 5, 8, 9 and 7, 10, 11, respectively, while the node equipment 2 is provided with one operating unit 6. In the case that a multiplicity of operating units are connected to a common node, these operating units suitably are, as shown in the fig, connected by means of a data bus, 12, 13. Each operating unit 5-11 normally contains a clock, which is shown in fig 2. The clocks of operating units within a node equipment are maintained synchronized with each other due to the fact that the operating unit 5-7 located between the data channel 4 and the data bus of the node equipment, the said operating unit in the following being termed coupling unit 5-7, transmits synchronizing signals to the further operating units 8-11 within the node equipment. The coupling units 5-7 in the respective node equipments are via a transmitter/receiver device 14, 15 and 16, respectively, coupled to the data channel 4. The mutual synchronizing of the clocks in the coupling units will now be described by means of the flow charts shown in fig 3 and 4. Firstly, however, the coupling unit clock in one of the nodes are selected to be the master clock and hence the node to be the master node. The rest of the nodes coupled to the data channel are regarded as slave nodes in respect of synchronizing. The clocks of the slave nodes shall as far as possible be corrected to coincide with the clock in the master node coupling unit, the master clock. The master node transmits a synchronizing message with repetition, see fig 3. The synchronizing message is transmitted on the data channel to all of the nodes, even the master node. When the synchronizing message is received in the slave nodes and the master node, the clock in the nodes of the coupling units 5-7 is read. The clock state is stored in a register, 24 in fig 2. When the clock state of the master node has been read, the clock state of the master node coupling unit is sent out in the shape of a clock time message to the slave nodes. According to an first alternative, alternative A, the slave node coupling units forms a difference value consisting of the difference between the stored state for the clock read in the node and the state for the clock time message. If the difference becomes positive a corresponding number of counting pulses of the clock counter are suppressed, if the difference becomes negative the clock counter is supplied with a corresponding number of counting pulses, and if the difference is zero no correction of the clock counter takes place. According to another alternative, alternative B, the clock state of the received clock time message is subtracted from a fixed number. The fixed number may, e.g., consist of the binary number 1000 0000. Said number is a suitable number due to the fact that it lies in the middle of the switch interval of the most significant digit, that is an equal amount of increase and decrease of the number value is required before the most significant digit changes value. The clock state stored in the respective nodes are added to the result of the above mentioned subtraction. A load correction value, preferrably the binary number 10, is subtracted from the result of the said addition. The result of the last mentioned subtraction is termed a comparative value and this value is compared with the clock in the coupling unit. When the comparative value coincides with the state of the most significant positions of the clock in the coupling unit, the fixed number is supplied to the least significant positions of the clock. In nodes containing a multiplicity of operating units, a synchronizing signal is transmitted from the coupling unit 5 and 7 respectively to the rest of the operating units 8, 9 and 10, 11, respectively, via the respective data bus 12, 13 when the comparative value and the state of the least significant positions of the clock in the coupling unit coincides. The synchronizing signal starts a feeding of the fixed number into the most significant positions of the clocks in the operating units. The load correction value mentioned above has for its object to compensate for the delay which arises when introducing the fixed value into the clock counters and leads to an simultaneous obtaining of the same value in the least significant positions of the clocks in the slave nodes as that of the master clock. Fig 2 shows a partly simplified clock diagram in order to illustrate the synchronizing of a clock in a slave node. Three registers 23, 24, 25, a counter 26, a comparator 27, a sync control device 28, a detector 20, a memory 21 and a processor unit 22. When starting the counter 26 is supplied an initial value via its input 29. The counter input is shown divided into two branches, the right branch being intended for applying of the least significant part, e.g. eight bit positions of the initial value. An input register 23 is contained in the right branch, the operation of which will be more apparent from the description below. The counter 26 is stepped with a constant frequency and its counting position (state) expresses the clock time of the coupling unit 5, 6, 7 and the counter is also termed clock counter or clock. The detector 20 has its input coupled to the data channel 4 and detects synchronizing messages received by the node. Advantageously, the address information of the synchronizing message is utilized when detecting. The clock time message is transmitted as common data messages and has not been shown in more detail. When the detector has detected a synchronizing message, the processor unit 22 is given an interrupt and the synchronizing register 24 located on the counter 26 output is locked. The synchronizing register 24 has followed the content of the counter until now. Accordingly, the clock state when detecting a synchronizing message is stored in the synchronizing register. By means of this method the time of arrival for the synchronizing message is stored so that possible occuring delays, due to the fact that e.g. the processor unit may be busy at the moment of the synchronizing message arrival, do not effect on the storing of the time of arrival. When the processor unit 22 receives an incoming clock time message containing the master clock state when detecting the synchronizing message, the correction of the clock may take place according to one of the following two alternatives. According to alternative A, the clock state stored in the synchronizing register 24 is compared with the clock state indicated by the clock time message, which may be effected by means of the processor unit 22. If the comparison results in that the synchronizing register clock state is fast relative to the clock time message clock state, the processor unit 22 ensures that one or a multiplicity of counting pulses are suppressed in the counter. If the comparison results in that the synchronizing register clock state is slow relative to the clock time message clock position, the processor unit ensures that one or a multiplicity of additional counting pulses are supplied to the counter in addition to the ordinary counting pulses received from the ordinary clock frequency. If the comparison results in that there does not exist any difference between the synchronizing register clock state and the clock time message clock state no correction of the counter takes place. According to alternative B, the processor unit 22, when it has received a synchronizing message and a clock time message, calculates a comparative value which is supplied to the correction register 25. The comparative value consist of a fixed value, e.g. the binary number 1000 0000, subtracted with the state of the master clock, added with the slave clock position, and subtracted with the load correction value, e.g. 10, the master and slave clock state referring to the state when receiving the synchronizing message. The comparator as a way of suggestion compares the eight least significant bits of the counter 26 with the comparative value in the correction register 25. When the correction register value reaches the same value as the value of the, by way of suggestion, eight least significant bits of the counter, the comparator 27 provides a signal to the sync control device 28. The sync control device transmits a synchronizing signal via the data bus 12, 13 to the rest of the operating units 8, 9 and 10, 11, respectively, in the node and to the input register 23. The synchronizing signal starts the supplying of the fixed value which now exists stored in the input register 23 and may be fetched from a memory 21 and brought to the eight least significant positions of the counter. An corresponding supplying of the fixed value takes place in the rest of the operating units 8-11. The input register 23 shown in fig 2 may in an simple embodiment be replaced by a multiplexer device. The multiplexer device comprises as many multiplexers as the number of bit positions in the counter 26 to be supplied with the comparative value, that is a suggestion eight. An control signal applied to the control input of the multiplexers determines if the least significant bit positions in the counter are to be supplied with the comparative value or an other value. The delay occuring on the data channel in the local network has been ignored. The delay is of such an order of magnitude that it don't injuriously effects on the clock synchronizing and accordingly may be ignored. The described embodiment according to fig 2 is not in any way intended to delimite the invention, but a lot of advantageous embodiments are conceivable. As an example the processor unit may carry out a greater or lesser part of the synchronizing method.

Claims: A method of synchronizing clocks contained in a bus type local network, such as Ethernet, in which a number of nodes containing said clocks are connected to a common data channel, characterized in that one of the nodes in the data net is chosen to be a synchronizing master, the master node, that the master node repeatedly transmits a synchronizing message addressed to all of the nodes or the nodes requiring synchronizing, the master node inclusive, that the master node and the further nodes, the slave nodes, when detecting a synchronizing message read the state of a first clock in the respective node and store the state as the time of arrival for the synchronizing message, that the master node when having detected the synchronizing message transmits a clock time message to the slave nodes indicating the state of the master node clock at the instant of the arrival of the synchronizing message to the master node, that the state of said by the master node transmitted clock time message is compared with the times of arrival stored in the slave nodes for the synchronizing messages and in case of a deviation, the clocks in the slave modes are corrected to a closer correspondance with the clock which is read in the master node. A method as claimed in claim 1, characterized in that the clocks in the slave nodes are corrected by adding a number of additional counting pulses or by suppressing a number of ordinary counting pulses in dependence on if the clock to be corrected is fast or slow relative to the master clock. A method as claimed in claim 1, characterized in that the clocks in the slave nodes are corrected by loading a register located in each slave node with a calculated comparative value consisting of the sum of a fixed number and the stored state of the clock which is subtracted with the clock state of the transmitted clock time message and with a load correction value, that the calculated comparative value is compared with the least significant clock positions in question in the first clock of the node and when the two values coincide a synchronizing pulse is generated which loads the fixed number into the least significant clock positions of the clocks of the node. A method as claimed in claim 3, characterized in that the fixed number is a binary number and has one of two binary states in the most significant bit position and the other binary state in the rest of the bit position. A method as claimed in anyone of the claims 3-4, characterized in that the fixed number is the binary number 1000 0000. A method as claimed in anyone of the claims 3-5, characterized in that the load correction value consists of the binary number 10. A method as claimed in claim 2 and anyone of the claims 3-6, characterized in that large corrections are carried out according to the correction method as claimed in claim 2 and small corrections are carried out according to anyone of the methods claimed in the claims 3-6. A system of synchronizing clocks contained in a bus type local network, such as Ethernet, comprising a number of node equipments (1, 2, 3) connected to a common data channel (4), each node equipment comprising an operating unit in the shape of a coupling unit (5, 6, 7) and possibly further operating units (8-11), one of the node equipments being a synchronizing master, the master node, and the further node equipments being the slave nodes, characterized in that the following means are arranged in each of the coupling units: means (20) for detecting a synchronizing message on the data channel, means (24) for reading the state of a clock (26) in the coupling unit (5, 6, 7), means (21) for storing the state of the clock, and means (16) for receiving a clock time message, and in that the following means are further arranged in the coupling units of the slave nodes: means (22) for data processing by means of which the state of a received clock time message and the stored time of arrival is compared, and means (23, 25, 27, 28) for correcting the clocks to a closer correspondens with the clock which is read in the master node, and in that the following means are arranged in the master node: means (22) for data processing by means of which a synchronizing message repeatedly is transmitted and clock time messages are transmitted. A system as claimed in claim 8, characterized in that the means (22) for data processing of a slave node is arranged to add a number of additional counting pulses to the clock or suppress a number of ordinary counting pulses in dependance on if the clock to be corrected is slowe or fast relative to the master clock. A system as claimed in claim 8, characterized in that the means in the slave nodes for correcting the clocks comprise a correction register (25) which is applied a comparative value calculated in the data processing means and consisting of the sum of a fixed number and the stored state of the clock which is read subtracted with the clock state of the transmitted clock time message and with a load correction value, a comparator (27) which compares the comparative value of the correction register (25) with the least significant bits of the clock, a sync control device (28) which is activated by the comparator when the least significant bits of the clock coincide with the comparative value, and an input register (23) supplied with the fixed number, the sync control device (28) generating a synchronizing pulse when activated which loads the fixed number stored in the input register (23) into the least significant clock positions of the clocks of the node. A master node circuit, suitable for application in a system according to Claim 8. A slave node circuit, suitable for application in a system according to any of the Claims 8, 9 and 10.

Inventors: BENSON, BENGT HILBERT, EDSTROEM, PER AEKE, Edström, Per Äke
Applicants: N.V. PHILIPS' GLOEILAMPENFABRIEKEN, PHILIPS NORDEN AB
Application year: 1987
Main classification: H04J3
IPC codes: G06F15, G06F9, H04J3, H04L7