INTERMEDIATE POTENTIAL GENERATING CIRCUIT

Abstract: This invention provides an intermediate potential generating circuit comprising a load element (Q01) of which one end is connected to a first potential supply source (V DD ), a first transistor (Q02) of a first conductivity type of which one end and the gate are connected to the other end of the load element (Q01), a second transistor (Q03) of a second conductivity type of which one end is connected to the other end of the first transistors (Q01), and the gate and the other end are connected together, a constant-voltage means (Q04) connected between the other end of the second transistor (Q03) and a second potential supply source (V SS ) for causing a specified voltage drop between the ends of the constant-voltage means, a third transistor (Q05) of the first conductivity type of which one end is connected to the first potential supply source (V DD ), the gate is connected to a note (n1) between the load element (Q01) and the first transistor (Q02), and the other end is connected to an output terminal (V out ) and a fourth transistor (Q06) of the second conductivity type which is connected between the output terminal (V out ) and the second supply source (V SS ) and of which the gate is connected to a node (n2) between the second transistor (Q03) and the constant-voltage means (Q04).

Description: This invention relates to an intermediate potential generating circuit, formed in a semiconductor integrated circuit, which produces an intermediate potential from the power source voltage applied to the device. As the scale of semiconductor integrated circuit devices has become larger in recent years, so intermediate potential generating circuits with large current driving capabilities but small power consumption have come to be required. Thus, an intermediate potential generating circuit such as that shown in Figure 1 has been conceived. This related art circuit is the subject of the pre-characterizing portion of Claim 1 below, and is described in the Specification of Japanese Application (Showa) 60-125670, equivalent to EP-A-0205104. The construction of the intermediate potential generating circuit shown in Figure 1 is as follows. First, two types of intermediate potential are generated by high resistance elements R1 and R2, N-channel type MOS transistor Q1 and P-channel type MOS transistor Q2. These two types of intermediate potential are respectively supplied to the gates of N-channel type MOS transistor Q3 and P-channel type MOS transistor Q4. Transistors Q3 and Q4 have large current drive capabilities and are connected in series between the power sources V DD and V SS . Then, an intermediate potential is obtained from the node between transistors Q3 and Q4. Here, if the threshold voltages of N-channel type MOS transistors Q1 and Q3 are taken as V tn1 and V tn3 and the threshold voltages of P-channel type MOS transistors Q2 and Q4 are taken as V tp2 and V tp4 , the relationship V tn1 + | V tp2 | < V tn3 + | V tp4 | must be satisfied in order to prevent a through current flowing between power source V DD and ground power source V SS . However, it is difficult to achieve the above kind of threshold value relationship without increasing the complexity of the production processes. In order to solve this problem, an intermediate potential generating circuit such as shown in Figure 2 has been conceived. This circuit is described in the Specification of Japanese Patent Publication (Showa) 63-12010, published after the filing date of the present Application. (The circuit is similar to that of Figure 8 of EP-A-0205104, referred to above). In this intermediate potential generating circuit, the back gate of N-channel type MOS transistor Q1 is connected to the node n3 between transistor Q1 and Q2. By doing this, since the threshold voltage of transistor Q1 is lowered by the substrate bias effect, it becomes possible easily to satisfy the threshold value relationship given without increasing the difficulty of the production processes. Moreover, in this Figure , the case of high resistance elements R1 and R2 being replaced by P-channel type MOS transistor Q5 and N-channel type MOS transistor Q6 is shown. In this arrangement, the channel lengths of transistors Q5 and Q6 are made longer than normal and their channel widths are made narrower than normal. In this way, by using the constructions shown in Figures 1 and 2, intermediate potential generating circuits can be obtained with high current driving capability but low power consumption. However, their outputs, that is to say their intermediate potentials, are greatly influenced by the fluctuation of power source V DD , as shown in Figure 3. In Figure 3, V n1 is the potential of node n1 to which the gate transitor Q3 is connected, V n2 is the potential of node n2 to which the gate of transistor Q4 is connected, V n3 is the potential of node n3 between transistors Q1 and Q2, and V out is the potential of the node between transistors Q3 and Q4, that is to say the output potential. As can be seen from this Figure, if power source V DD varies from 3[V] to 7[V], the output potential V out which is set at 1.5[V] when power source V DD is 3[3], varies from 1.5[V] according to the variation of power source V DD . An intermediate potential is normally used as the plate voltage for memory cells constructed of capacitors in order to prevent insulation breakdown. However, in cases such as in Figure 3 where the output of the intermediate potential generating circuit depends largely on the fluctuation of power source V DD , there are times when the cell data can be destroyed by this fluctuation. This is caused by the fact that when, for example, the potential of power source V DD is greatly reduced by noise or the like, the potential of the N-type diffusion layer which forms the memory node of the capacitor also reduces due to coupling, and by this means the PN junction between the N-type diffusion layer and the P-type diffusion layer is caused to generate a forward bias. An object of this invention is to provide an intermediate potential generating circuit which can obtain a stable output which does not depend on the fluctuation of the power source potential and, moreover, is preferably of low power consumption and preferably has a large current driving capacity. This is in contrast to convetional intermediate potential generating circuits in which the output potential is greatly influenced by fluctuation of the power source potential. This invention provides an intermediate potential generating circuit as defined in Claim 1 below. It is characterized by a constant-voltage means connected between the other end of the second transistor and the second potential supply source for causing a specified voltage drop between the ends of the constant voltage means (in the terminology of Claim 1). In an intermediate potential generating circuit constructed in accordance with an embodiment of the present invention two types of intermediate potential with small current driving capabilities are generated by; the load element, the first and second transistors and the constant-voltage means. These two types of intermediate potential are respectively supplied to the gates of the third and fourth transistors which have large current capabilities and are connected in series between the first potential supply source and the second potential supply source. In this case, by using the constant-voltage element, even if the potential of the first or second potential supply source fluctuates, the fluctuation of the potentials supplied respectively to the gate of the third and fourth transistors can be controlled. Consequently, it is possible to generate a stable intermediate potential which does not depend on the fluctuation of the power source. Embodiments of this invention will now be described by way of example only and with refernece to the accompanying drawings, in which : Figures 1 and 2 are each circuit construction drawings to explain conventional intermediate potential generating circuits, Figure 3 is a graph showing the variation of the output potential in a conventional intermediate potential generating circuit, Figure 4 is a circuit diagram of an intermediate potential generating circuit which forms an embodiment of the present invention, Figure 5 is a graph showing the variation of the output potential of the intermediate potential generating circuit of Figure 4, Figure 6 is a circuit diagram of an intermediate potential generating circuit which forms a second embodiment of the present invention, Figure 7 is a circuit construction drawing related to a further embodiment of this invention. An embodiment of the present invention which uses a semiconductor construction with a P-type well region formed in an N-type semiconductor substrate will now be explained, with reference to the accompanying drawings. Figure 4 shows an intermediate potential generating circuit in accordance with a first embodiment of this invention. P-channel MOS transistor Q01, N-channel MOS transistor Q02, P-channel MOS transistor Q03 and N-channel MOS transistors Q04, each having a small current driving capacity, are connected in series between power source V DD and ground power source V SS . P-channel MOS transisstor Q01 acts as a load, since its channel length is set long and its channel width narrow; also its gate is connected to earth power source V SS so that it is always set in the ON state. Moreover, node n1 between transistor Q02 and transistor Q01 is connected to the gate of transistor Q02, and the back gate of transistor Q02 is connected to node n3 between transistors Q02 and transistor Q03. The gate of transistors Q03 and Q04 are interconnected and connected to node n2 which is at the series connection junction of the two transistors. Consequently, transistor Q04 operates to maintain the potential of node n2 constant, by acting in the same way as a diode. The gate of an N-channel type MOS transistor Q05, which transistor has one terminal connected to the V DD power source, is connected to node n1. The gate of a P-channel type MOS transistors Q06, which transistor is inserted between transistor Q05 and the ground power source V SS , is connected to node n2. Thus, the potential of the node between transistors Q05 and Q06 becomes the output potential V out of this intermediate potential generating circuit. In this kind of intermediate potential generating circuit, by setting each of the channel widths of transistors Q05 and Q06 to be wider than the channel width used in transistors Q01, Q02, Q03 and Q04, transistors Q05 and Q06 will have large current driving capacities. Moreover, if the threshold voltage of N-channel type MOS transistor Q02 is taken as V tn2 , the threshold voltage of P-channel type MOS transistors Q03 is taken as V tp3 , the threshold voltage of N-channel type MOS transistor Q05 is taken as V tn5 , and the threshold voltage of P-channel type MOS transistos Q06 is taken as V tp6 , the relationship V tn2 + | V tp3 | < V tn5 + | V tp6 | is established between these threshold voltages. Since, if this kind of relationship is established, transistors Q05 and Q06 will not be ON at the same time, the flow of a through current from power source V DD to ground power source V SS can be prevented and production of low power consumption becomes possible. As mentioned above, even if power source V DD fluctuates, the potential of node n2 is an almost constant value. That is to say, it is maintained at almost the threshold voltage V tn4 of transistor Q04. Consequently, for example, the potential rise of node n1 which accompanies the potential rise of power source V DD is controlled. As a result, output potential V out becomes a stable value, as shown in Figure 5, and does not depend on the fluctuation of power source V DD . Figure 5 shows the fluctuation of potentials V n1 , V n2 and V n3 at nodes n1, n2 and n3 and output potential V out when power source V DD varies from 3[V] to 7[V]. Even though power source V DD fluctuates from 3[V] to 7[V], the output potential V out , which is set at 1.5[V] when power source V DD is 3[V], only increases to about 2.2[V]. The increase which would be 130% or more in a conventional circuit can be controlled to an increase of 50% or less. Consequently, if an intermediate potential generating circuit constructed in this way is used for the plate voltage supply of memory cells, the destruction of the memory cell data as mentioned above can be prevented. In the above described circuit, the threshold voltage of transistor Q02 is reduced by connecting the back gate of transistor Q02 to node n3 between transistor Q02 and transistor Q03. However, since it is only important to satisfy the relationship V tn2 + |V tp3 | < V tn5 + |V tp6 | it may also be satisfied, without using this kind of substrate bias effect, by setting the degree of impurity of the channel regions or by setting the channel legnths of transistors Q02, Q03, Q04 and Q05. As shown in Figure 6, it is also possible to satify this kind of threshold value relationship by using a construction in which an N-type well region is formed in a P-type semiconductor substrate, even though the back gate of P-channel type MOS transistor Q03 is connected to node n3 at the point of series connection of transistors Q02 and Q03. As shown in Figure 7, although transistor Q04 is designated to act as a constant-voltage element in the above described embodiments, it is also possible to use a PN junction diode in place of transistors Q04. Furthermore, it is also possible to substitute a resistor element formed from, for example, polysilicon or the like for transistor Q01. By implementing the present invention in the above described manner, it becomes possible to provide an intermediate potential generating circuit which can obtain a stable output potential without depending on power source fluctuation. As will be readily apparent to those skilled in the art, various modifications can be made to the described embodiments without departing from the scope of the invention.

Claims: An intermediate potential generating circuit comprising, a load element (Q01) of which one end is connected to a first potential supply source (V DD ); a first transistor (Q02) of a first conductivity type of which one end and the gate are connected to the other end of the load element (Q01); a second transistor (Q03) of a second conductivity type of which one end is connected to the other end of the first transistor (Q02), and the gate and the other end are connected together; a third transistor (Q05) of the first conductivity type of which one end is connected to the first potential supply source (V DD ), the gate is connected to a node (n1) between the load element (Q01) and the first transistor (Q02), and the other end is connected to an output terminal (V out ); and a fourth transistor (Q06) of the second conductivity type which is connected between the output terminal (V out ) and a second supply source (V SS ) and of which the gate is connected to the gate and the said other end of the second transistor (Q03), characterised by a constant-voltage means (Q04), connected between the other end of the second transistor (Q03) and the second potential supply source (V SS ) for causing a specified voltage drop between the ends of the constant voltage means. An intermediate potential generating circuit as claimed in claim 1, furter characterised in that the sum of the threshold voltage of the first transistor (Q02) and the absolute value of the threshold voltage of the second transistor (Q03) is smaller than the sum of the threshold voltage of the third transistor (Q05) and the absolute value of the threshold of the fourth transistor (Q06). An intermediate potential generating circuit as claimed in claim 1 or claim 2, further characterised in that the first transistor (Q02) is provided with a back gate, the back gate being connected to a node (n3) between the first transistor (Q02) and the second transistor (Q03). An intermediate potential generating circuit as claimed in any preceding claim, further characterised in that the second transistor (Q03) is provided with a back gate, the back gate being connected to the node (n3) between the first transistor (Q02) and the second transistor (Q03). An intermediate potential generating circuit as claimed in any preceding claim, further characterised in that the constant-voltage means comprises a fifth transistor (Q04) of the first conductivity type. An intermediate potential generating circuit as claimed in any of claims 1 to 4, further characterised in that the constant-voltage means comprises a diode. An intermediate potential generating circuit as claimed in any preceding claim, further characterised in that the load element comprises a resistor. An intermediate potential generating circuit as claimed in any of claims 1 to 5 or claim 7, further characterised in that the constant voltage means (Q04) comprises a fifth transistor of which the gate is connected to the gate of the fourth transistor (Q06) and the other end of the second transistor (Q03).

Inventors: SAKURAI, TAKAYASU C/O PATENT DIVISION, SAWADA, KAZUHIRO C/O PATENT DIVISION
Applicants: KABUSHIKI KAISHA TOSHIBA
Application year: 1987
Main classification: G05F3
IPC codes: G05F3, H01L21, H01L27, G11C11