APPARATUS FOR REPRODUCING DATA FROM MAGNETIC RECORDING MEDIUM

Abstract: A data reproduction apparatus is disclosed. Read data (RD), which is a pulse signal, is output from a magnetic disk drive (10) in accordance with the infor­ mation read by a pre-erase type magnetic head (11). Based on the read data (RD), a zero pattern detector (21) detects sync data which is constituted by zero data of a predetermined number of bits. A flip-flop (23) outputs a predetermined permit signal (RG2) using an output signal (ZS) of the zero pattern detector (21) as a trigger pulse. When the permit signal (RG2) is out­ put, a PLL circuit (25) locks on the read data (RD) to oscillate and output data pulses (DP) and window pulses (WP). Upon reception of the data pulses (DP) and window pulses (WP), a floppy disk controller (29) reads out data recorded on the magnetic recording medium (13). From the read data (RD), an erased area detector (33) detects an erase area (GAP3) that is an area, which has been erased by an erase head (9) of the magnetic head (11) and in which no information is written by a read/write head (8). When the erased area detector (33) detects the erased area (GAP3), an inhibition circuit (31) inhibits the flip-flop (23) from outputting the permit signal (RG2) in order to prevent the PLL circuit (25) from locking on the read data (RD) reproduced from the erased area (GAP3).

Description: The present invention relates to a data reproduction circuit for reproducing data recorded on a magnetic recording medium, based on an output signal of a floppy disk apparatus which has a pre-erase type magnetic head. In a floppy disk apparatus, a data reproduction circuit for reproducing data recorded by an MFM (Modified FM) recording system has a data separator using a PLL (Phase Locked Loop) circuit. The data separator separates data pulses and clock pulses from read data output from a floppy disk drive (FDD) and then outputs these pulses. The PLL circuit oscillates in synchronism with the read data and outputs a window pulse that indicates the timing for detecting the data and clock pulses. The arrangement and operation of a conventional data reproduction circuit will be explained below referring to Fig. 1. In Fig. 1, when a read command is output from a host system (not shown), a floppy disk controller (FDC) (not shown) outputs to a flip-flop 2 a permit signal RG for permitting a read operation. Upon reception of the permit signal, flip-flop 2 becomes operable. Read data RD, which has been read out from a magnetic recording medium (disk) by a magnetic head of a FDD and converted into a pulse signal, is supplied to a zero pattern detector (SYNC area detector) 1. The zero pattern detector 1 detects clock pulses, recorded as "0" data of a predetermined number of bytes in SYNC areas of a target track, from the read data RD. When detecting the clock pulse train recorded in the SYNC areas, zero pattern detector 1 outputs a detection signal ZS to a clock terminal of a flip-flop 2. Flip-flop 2 in turn outputs a read gate signal RG1 in synchronism with the rising of the detection signal ZS. Upon reception of the read gate signal RG1, a PLL circuit 3 oscillates, locking on the read data RD. PLL circuit 3 outputs window pulses WP to a data separator (not shown) synchronizing with the clock pulses from the SYNC areas and read data. Based on the window pulses from PLL circuit 3, the data separator separates the data pulses and the clock pulses from the read data with the window pulses. The separated data pulses and clock pulses are delivered to the FDC (not shown). Recently, there have been developed high density recording disks (perpendicular recording type disks) which use a magnetic material such as cobalt-chromium (Co-Cr) and barrium-ferrite (Ba-Fe). The high density recording disks are constituted by a base coated with the magnetic material such as Co-Cr. Reproduction of signals having a high frequency from the high density recording disks requires a magnetic head with a short gap length in order to reduce a gap loss of the magnetic head. However, the shorter the gap length, the smaller the magnetization region in the thickness direction of the disks. With the present state-of-the-art coating technique of the magnetic material, it is difficult to make the coated thickness of the magnetic material to below 1 µm. Therefore, the magnetic head with a short gap length may not be able to perform magnetization saturation recording over the entire region of the high density recording disk in its thickness direction. If the magnetization saturation recording cannot be performed over the entire disk region in the thickness direction, new recorded signals are recorded on the disk with old signals which have been recorded partially remaining thereon. That is, the overwrite characteristic (data rewriting characteristic) for the disk would be deteriorated. As a solution to this problem, a pre-erase type magnetic head with the structure as shown in Fig. 2 (bottom view) has been proposed. As illustrated in Fig. 2, this magnetic head is constituted by a read/write head 8 and an erase head 9, which is located prior to the head 8 in the rotational direction (arrow Z) of a disk and is combined with the former head through a separator 10. Erase head 9 has a wider erase gap 9a of long gap length while read/write head 8 has a narrow read/write gap 8a of short gap length. In Fig. 2, D is the distance between erase gap 9a and read/write gap 8a. The pre-erase type magnetic head uses erase head 9 to widely and deeply erase data on a track and then uses read/write head 8 to record data on the erased track. According to the pre-erase type magnetic head, therefore, the overwrite characteristic is not deteriorated even if the gap length of the read/write head is short. For a pre-erase type magnetic head, it is desirable that an erase operation should be completed a predetermined time before completion of an operation for recording data on a magnetic recording medium. Normally, however, erase head 9 and read/write head 8 are simultaneously turned on or off. Consequently, read/write gap 8a and erase gap 9a on a track at the time the magnetic head is ON or OFF would have positional relationships as illustrated in Figs. 3B and 3C. As shown by arrows A in Fig. 3B, therefore, DC erased areas (areas left erased or erased areas), which have been erased by erase head 9 and in which no data are written by read/write head 8, exist on each track of the magnetic recording medium. These erased areas exist in gap 3 are provided to prevent overlapping of sectors, as shown in Fig. 3A, and corresponds to a period the distance D between the erase gap and read/write gap divided by the linear velocity V of the magnetic recording medium on the track. In conventional FDCs, an internal command is provided in consideration of a tunnel-erase type magnetic head, by use of which no DC erased areas are provided on the medium. Therefore, the conventional FDCs are not provided with a function to cope with the DC erased area. If noise pulses are reproduced form the DC erased area, this may cause PLL circuit 3 to oscillate locking on the noise pulses. The noise pulse are generated with an irregular frequency. When PLL circuit 3 locks on the noise pulses therefore, the locked frequency deviates significantly from the regular or controllable lock range of the PLL circuit 3, and the circuit 3 overruns. And thus, the FDC detects a read error. With the use of the conventional FDC, at the tine data is reproduced from a magnetic recording medium in which information is recorded using a pre-erase type magnetic head, a PLL circuit in a data reproduction circuit may overrun, thus causing a read error. Prior art document EP-A-182 701 which is reflected by the preamble of claim 1 discloses a phase-locked loop claim 1 discloses a phase-locked loop for MFM (modified frequency modulation) data recording in which a phase-locked loop (PLL) uses a counter to generate timing signals which divide bitecells into data and clock windows and which define times within these windows at which transitions in the MFM signal are expected to occur. The PLL has two synchronization modes: one mode allows the PLL to take maximum advantage of both data and clock transitions which occur when reading actual data; a second mode is used during the synchronization period at the beginning of a data block and allows the PLL to lock quickly yet assure that it will lock to the bit frequency and not lock to harmonics or beat frequencies. A charge pump generates the PLL error signal by responding to pump-up and pump-down control signals which are set and cleared in response to the detection of transitions in the input signal. While in data mode, a second counter is used to control the charge pump when a transition occurs after the time the transition is expected to occur. The PLL includes a voltage controlled oscillator with an automatic dynamic adjustment of the VCO's center frequency which is accomplished by adjusting the reverse bias voltage on a diode that functions as the timing capacitor for the VCO. It is an object of this invention to provide a data reproduction apparatus which can surely and quickly reproduce data from a magnetic recording medium in which information is recorded by a pre-erase type magnetic head. To achieve the above object, the present invention provides a data reproduction apparatus as stated in claim 1. With the above arrangement, the PLL circuit (25) of the data reproduction apparatus according to this invention will not oscillate in synchronism with pulse signal read out from an erased area which has been erased by the erase head (9) aid in which no data is recorded by the read/write head (8). The PLL circuit (25) oscillates locking, for example, on a signal (from an oscillator 27) with a reference frequency. This prevents the PLL circuit from locking on pulses with an irregular cycle from the erased area and deviating significantly from its lock range to overrun. Accordingly, it is possible to prevent a read error which may otherwise occur due to such causes. Further, the DC erased area is detected on the basis of the pulse signal (PS) from the magnetic disk drive means (10). Therefore, the DC erased area can accurately be detected with less influence of noise, as compared with a case in which the DC erased area is detected on the basis of an analog signal from the magnetic head (11). In addition, the data reproduction apparatus of this invention requires a single signal from the magnetic disk driver (10), i.e., the pulse signal (PS), which facilitates the designing of an interface and reduces influence of noise which may be generated by pulling a connection cord. As the inhibition circuit (31, 33) processes the pulse signal, it can be constituted by a digital circuit, thus ensuring the construction of the circuit on a control board (20) in a single chip LSI. The above structural features facilitate to make the overall circuit compact, improve the circuit reliability and reduce dissipation power. This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which: Fig. 1 is a block diagram for explaining the structure of a conventional data reproduction circuit; Fig. 2 is a bottom view of a pre-erase type magnetic head; Figs. 3A through 3C are diagrams illustrating a track format of a magnetic recording medium and the positional relationships between an erase head and a read/write head when they are ON or OFF; Fig. 4 is a block diagram illustrating the structure of a data reproduction circuit according to one embodiment of this invention; Figs. 5A through 5E are diagrams for explaining the operation of the circuit shown in Fig. 4; Figs. 6A and 6B are diagrams for explaining an example of an erased area detection method; Fig. 7 is a block diagram illustrating a practical example of the structure of an erased area detector shown in Fig. 4; and Figs. 8A through 8G are diagrams for explaining the operation of the erased area detector shown in Fig. 7. Referring to the accompanying drawings, an apparatus for reproducing data from a magnetic recording medium according to one embodiment of this invention will be explained below. To begin with, the structure of the data reproduction apparatus will be explained with reference to Fig. 4. The data reproduction apparatus of this embodiment comprises a floppy disk drive (FDD) 10 and a reproduction circuit 20. FDD 10 reads out information recorded in a magnetic recording medium 13 and outputs a pulse signal PS corresponding to the read information. The pulse signal PS includes both data pulses and clock pulses. Reproduction circuit 20 is constituted on a FDC board disposed inside a personal computer body, etc. The FDC board may be incorporated in FDD 10. These FDD 10 and reproduction circuit 20 are coupled to each other through an interface (not shown). The information read from magnetic recording medium 13 by a pre-erase type magnetic head 11 of FDD 10 is supplied to a pre-circuit 15 through a selector 15A. The pre-circuit 15, which comprises an amplifier, timed domain filter, etc., amplifies its input signal, converts it to the pulse signal and outputs the pulse signal. The output pulse signal PS of pre-circuit 15 is supplied to a zero pattern detector 21 of reproduction circuit 20. The zero pattern detector 21 detects "0" data with a predetermined number of bytes (e.g., 4 bytes) from the pulse signal PS and outputs a detection signal ZS. More specifically, zero pattern detector 21 detects sync areas SYNC on a track and outputs the detection signal ZS to a clock terminal CK of a D type flip-flop (D-FF). D-FF 23 has its D terminal and low-active preset terminal coupled to a power source voltage through a resistor R, and has its low-active CLR terminal supplied with the output of an AND gate 31. D-FF 23 latches a level signal synchronism with the rising of the output signal ZS of zero pattern detector 21. The Q output of D-FF 23 is supplied as a read gate signal RG2 to a control terminal C of a phase locked loop (PLL) circuit 25 for activating a phase lock operation thereof. The pulse signal PS is supplied to an input terminal I1 of PLL circuit 25, while a clock signal CL of a predetermined frequency from an oscillator 27 is supplied to another input terminal I2 of the PLL circuit 25. PLL circuit 25 has a voltage controlled oscillator (not shown) provided therein, which serves to make the phases of its output pulses, window pulses WP, equal those of the data pulses of the pulses signal PS. When the read gate signal RG2 supplied to the control terminal C is at a high level, PLL circuit 25 performs the sync operation on the read pulse signal PS to output window pulses WP for separating data pulses and clock pulses from the read pulse signal PS. When the read gate signal RG2 supplied to the control terminal C is at a low level, PLL circuit 25 locks the frequency of the window pulses WP into that of the clock signal CL from oscillator 27. The pulse signal PS and window pulses WP from PLL circuit 25 are supplied to a floppy disk controller (FDC) 29. The FDC 29, which is coupled to a host CPU 40, etc., receives an instruction from host CPU 40, etc. and controls a read permit signal RG to control the read operation of the data reproduction apparatus. FDC 29 includes a data separator (not shown). And, based on window pulses WP, the data separator separates the data pulses and the clock pulses from the pulse signal PS. The read pulse signal PS is also supplied to an erased area detector 33, which detects an DC erased area in a gap 3 of each sector on magnetic recording medium 13 shown in Fig. 3B. Upon detection of the DC erased area, erased area detector 33 supplies a detection signal ER of a low level to one input terminal of AND gate 31. This AND gate 31 receives at the other input terminal the read permit signal RG from FDC 29. Write data WD and a write gate signal WG from FDC 29 are supplied to a write circuit 17 provided in FDD 10. The write circuit 17 controls selector 15A, supplies an analog signal corresponding to the write data WD to magnetic head 11 and writes data indicated by the write data WD into magnetic disk 13. Referring now to Figs. 5A to 5E, the operation of FDD 10 and reproduction circuit 20 shown in Fig. 4 will be explained. When an instruction commanding data readout is output from host CPU 40, FDC 29 supplies a signal commanding a seek operation to a motor driver (not shown), which in turn drives a stepping motor for driving a carriage (not shown) with the head 11 along a radial direction of disk 13 to position the head 11 on a target track. The operation of the stepping motor causes magnetic head 11 to move on disk 13 to the target track. When magnetic head 11 is positioned on the target track, the data readout starts. First, FDC 29 outputs the permit signal RG of high level as shown in Fig. 5B. The output signal of magnetic head 11, which is read from the disk 13, is supplied to pre-circuit 15 through selector 15A. The signal which has been subjected to amplification and pulse conversion in pre-circuit 15 is supplied to reproduction circuit 20 as the read pulse signal PS. Since erased area detector 33 does not detect the DC erased area at the beginning, it outputs the detection signal ER of high level as shown in Fig. 5D. Upon reception of the high level permit signal RG and high level detection signal ER, AND gate 31 outputs a high level signal to the clear terminal CLR of D-FF 23 so as to make D-FF 23 operative and set it ready for receiving the detection signal ZS. A sector address data of each sector is recorded in the ID field of the sector. Until the magnetic head reaches the target n-th sector, data on the ID field of each sector is only read. The FDC 29 compares a target sector address identifying the n-th sector stored therein with the sector address read from each ID field, and thus searches the target n-th sector. Reading of the sector address from each sector is performed as mentioned below. When FDD 10 outputs the pulse signal PS reproduced from the sync area SYNC of each sector, zero pattern detector 21 detects a predetermined clock pulse train and outputs the detection signal ZS. Upon reception of the detection signal ZS, D-FF 23 outputs the high level read gate signal RG2 (see Fig. 5E) to PLL circuit 25. In response to this high level signal RG2, PLL circuit 25 locks on the pulse signal PS so as to oscillate, and then outputs the window pulses WP synchronized with the data pulses in the pulse signal PS, with the pulse signal PS. Based on the window pulses, FDC 29 separates the data pulses and clock pulses from the pulses signal PS, and FDC 29 reads out the data pulses which is recorded in the address mark area AM, identifier area ID and cyclic redundancy check area CRC of the ID field. For example, if µPD 765 made by Nippon Electric Corp. is used as the FDC 29, the permit signal RG is kept at the high level until the target sector address stored in FDC 29 coincides with the read sector address in the FDC 29. When the target sector address stored in FDC 29 coincides with the read sector address in the FDC 29, the permit signal RG is set to low level, and clear the first D-FF 23. And then, FDC 29 output the high level permit signal RG again. That is to say, when magnetic head 11 completes reading the data of the ID field, thus reaching GAP2, the permit signal RG temporarily becomes a low level as shown in Fig. 5B. The GAP2 is necessary to change the operation mode of the magnetic head from the read mode to the write mode when FDC 29 executes a write operation. Upon reception of the low level permit signal RG, AND gate 31 outputs an low level signal so that D-FF 23 is cleared to put the read gate signal RG2 at an low level. Consequently, PLL circuit 25 locks on the clock pulse CL from oscillator 27. As shown in Fig. 5B, the permit signal RG becomes high level again after a period of several bytes (the period corresponding to the GAP2), which starts the read operation for the data field. The read operation of the data field, similar to that of the ID field, is performed in the following procedures. Zero pattern detector 21 detects the sync area and outputs the detection signal ZS, setting the read gate signal RG2 at the high level. Upon reception of this signal RG2, PLL circuit 25 changes the signal to lock on from the clock pulse CL to the pulse signal PS. Then, FDC 29 receives the pulse signal PS, and window pulses WP synchronized with the pulse signal PS. Using the window pulses, FDC 29 separates the data pulses and the clock pulses from the pulse signal PS, and sequentially reads out information recorded in the address mark area AM, data area DATA and cyclic redundancy check area CRC, which follow the sync area SYNC. In the case that when magnetic head 11 reaches each DC erased area, erased area detector 33 detects that an irregular pulse train is in the pulse signal PS and outputs the low level detection signal ER as shown in Fig. 5D. When AND gate 31 receives this signal ER, its output signal becomes the low level, thus clearing D-FF 23. As a result, the read gate signal RG2 from D-FF 23 in the GAP3 becomes the low level, as shown in Fig. 5E. Therefore, PLL circuit 25 locks on the clock pulses CL from oscillator 27, not on the pulse signal PS. The above completes the data readout from the target n-th sector, and FDC 29 performs the above operations for the next target sector. As explained above, according to the data reproduction circuit, when magnetic head 11 reaches the DC erased area in GAP3, the read gate signal RG2 becomes the low level. Consequently, PLL circuit 25 will not lock on pulses with an irregular frequency of noise pulses from the DC erased area. With regard to other sector than the target sector, for example, the (n-1)-th sector in Fig. 5A, when its DC erased area is detected, the read gate signal RG2 becomes the low level so that PLL circuit 25 stops locking on the read pulse signal PS until the sync area SYNC is detected. By repeating the operation with respect to the erased area, at the time data is read from a magnetic recording medium, it is possible to prevent PLL circuit 25 from overrunning due to the circuit 25 locking on pulses of an irregular frequency from the DC erased area. Accordingly, this can prevent the occurrence of a data reproduction error due to wild running of PLL circuit 25. In the above embodiment, the DC erased area is detected on the basis of read pulse signal PS supplied from FDD 10. Therefore, the DC erased area can accurately be detected with less influence of noise, as compared with a case in which the DC erased area is detected on the basis of an analog signal from the magnetic head 11. In addition, the data reproduction apparatus of this invention requires a single signal from FDD 10, which facilitates the designing of an interface and reduces influence of noise which may be generated by pulling a connection cord. As the erased area detector 33 processes a pulse signal, it can be constituted by a digital circuit, thus ensuring the construction of the circuit on FDC board 20 in a single chip LSI. The above structural features facilitate to make the overall circuit compact and improve the circuit reliability. An example of a method for erased area detector 33 (see Fig. 4) to detect the DC erased area will be explained below with reference to Figs. 6A and 6B. The MFM system is typically used for modulating data in a FDD today. According to the MFM system, the pulses included in the read data RD have three frequencies, 1f, 1.5f and 2f (f is a reference frequency). With regard to the DC erased area, no data is recorded in, so that the pulses included in a signal reproduced from the DC erased area are noise-originated and the pulse frequencies are of a random type. That is, there exist pulses with frequencies below 1f and above 2f. Further, in the MFM system, the minimum frequency 1f is repetition of data "1" and data "0." In consideration of the repetition of the resultant data "10," the window pulses WP and the pulse signal PS representing data "101" would have the relationships as shown in Figs. 6A and 6B. With T0 being the pulse width of the window pulse WP, the interval of the data with a 1f frequency is 4 × T0 (1f=1/(4T0)). In addition, the timing for outputting the data pulses varies by Δt by jittering. When the variation Δt is greater than T0/2, the data will not be detected and the data is in error. The maximum pulse interval D of the data pulses DP is for the case where the data pattern "10" is repeated and is expressed as D = 4 × T0 + (1/2)T0 × 2 = 5 × T0. Therefore, the pulse interval of the pulses included in the pulse signal PS does not exceed the interval D; if the pulse interval is greater than D, it can be assumed that the pulses do not conform to the MFM regulations. If pulses with this abnormal pulse interval are detected, therefore, it can be assumed that the pulse signal PS has been reproduced from the DC erased area. A practical structure of erased area detector 33 to which the above principle is applied will now be explained referring to Fig. 7. The pulse signal PS is supplied to the clock terminal of a first flip-flop (D-FF) 331. The first D-FF 331 has its Q output supplied to the clear terminal CLR of a first counter 333 and has its Q output supplied to the clear terminal CLR of a second counter 335 and to the D terminal of first D-FF 331. The outputs of counters 333 and 335 are supplied to a two-input NOR gate 337 whose output is supplied to the clear terminal CLR of a low-active second D-FF 339. A source voltage is applied to the low-active clear terminal and preset terminal of first D-FF 331 and the low-active preset terminal and high-active D terminal of second D-FF 339 through the respective resistors. In addition, first and second counters 333 and 335 and second D-FF 339 have their clock terminals CK supplied with a clock signal of a predetermined frequency. Referring now to Figs. 8A to 8G, the operation of the erased area detector shown in Fig. 7 will be explained. Upon reception of the pulse signal PS shown in Fig. 8A, first D-FF 331 outputs signals each having a level inverted in synchronism with the rising of the other output signal. First counter 333 measures the period where the Q output is at the low level (i.e., the period from an even-number pulse to an odd-number pulse) and outputs an high level signal when the measured value exceeds a set value t1. Second counter 335 measures the period where the Q output is at the low level (i.e., the period from an odd-number pulse to an even-number pulse) and outputs an high level signal when the measured value exceeds a set value t1. Since only the period between the third and fourth pulses is greater than the period t1 in Fig. 8A, the output of first counter 333 is kept at the low level as shown in Fig. 8E and the output of second counter 335 becomes the high level upon elapse of the period t1 after the third pulse is output. When the output of first counter 333 or second counter 335 becomes the high level, NOR gate 337 outputs an low level signal. In response to this low level signal, second D-FF 339 is cleared and outputs the low level detection signal ER. The detection signal ER is kept at the low level until the next pulse is generated in the pulse signal PS and thereafter the clock pulse CK rises, as shown in Fig. 8B. The structure of erased area detector 33 of Fig. 4 is not limited to the one shown in Fig. 7. For instance, in Fig. 7, a pulse interval greater than a predetermined interval is detected; however, with the same structure, the pulse signal PS can be considered to be reproduced from the erased area when pulses with a pulse interval smaller than a predetermined value. The above two detection systems may be combined. The frequency of the clock pulse CL in Fig. 4 may be lower than the frequency of the pulse signal PS reproduced from the sync area SYNC. In the above embodiment, PLL circuit 25 locks on the clock pulse CL when the read gate signal RG2 is at the low level. However, the locking action is not limited to the above; PLL circuit 25 may lock on the frequency of the read data RD immediately before the level of the read gate signal RG2 changes to the low level. In a writing operation, FDC 29 supplies the write permit signal WG and write data WD to write circuit 17. The write circuit 17 controls selector 15A to supply an analog signal corresponding to the write data to the read/write head and supply a DC current to the erase head. Magnetic head 11 uses the erase head to erase data on the target track and then uses the read/write head to write the write data on the track. NEC µPD 765 is known to serve as FDC 29, but any other FDC having the equivalent function of this IC can be also used. Another type of FDC 29 is also known. In such FDC, if the target sector address does not coincide with the read sector address from each ID field in the FDC, the FDC temporarily resets the read permit signal RG to low level. And then, when a sync signal from the next ID field is detected therein, the FDC outputs the read permit signal of high level. In this type of FDC, since the read get signal RG1 is not output when the head 11 is in the GAP3 area, the DC erased areas do not influence the phase locking operation by PLL circuit 25, generally. Even in this case, however, if a train of "0" is recorded as data in DATA field as well as the sync area, the FDC outputs the read permit signal of high level by missunderstanding the train in data as the sync data. Therefore, above embodiments have advantages on such type of FDC. This invention is not limited to the use of a flexible magnetic recording medium, but can be applied to any data reproduction apparatus using a so-called hard disk as long as the apparatus reproduces data recorded by a pre-erase type magnetic head.

Claims: A data reproduction apparatus for reading out information recorded on a recording medium, comprising a drive means, having a magnetic head (11) for reading out information from a magnetic recording medium, for outputting read data, which is a pulse signal, in accordance with information read by said magnetic head (11), a phase locked loop (PLL) circuit means (25) for receiving said read data and oscillating in synchronism with said read data so as to output window pulses, read means for reading out data recorded in said magnetic recording medium upon reception of said window pulses from said PLL circuit means (25), and sync detecting means for detecting sync data constituted by predetermined pattern data, based on said read data and then permits said PLL circuit means (25) to oscillate in synchronism with said read data, and inhibition means (23, 31, 33), coupled to said drive means and said PLL circuit means (25), for detecting an erased area (A in Fig.3) upon reception of data and inhibiting oscillation of said PLL circuit means (25) in synchronism with said data while detecting said erased area (A in Fig. 3), said erased data (A in Fig.3) being an area in which no information is written by a read/write head (8), said inhibition means comprising erased area detecting means (33), coupled to said drive means (10), for detecting said erased area (A in Fig. 3) based on said read data (RD) so as to output an erased area detection signal (ER), and means (31), coupled to said erased area detecting means (33) and said sync detecting means (21, 23), for outputting to said sync detecting means (21, 23) a signal for inhibiting said PLL circuit means from performing a sync operation on said read data (RD), upon reception of said erased area detection signal (ER), characterized in that: said drive means is a magnetic disc drive means, said magnetic head (11) is of a pre-erase type, said inhibition means detect an erased area (A in Fig. 3) upon reception of said read data (RD), said erased area is an area which has been erased by an erased head (9) of said pre-erased type magnetic head (11) and in which no information is written by a read/write head (8) of said pre-erased type magnetic head (11), and said erased area detecting means comprises: means (331-335), coupled to said magnetic disk drive means (10), for detecting a pulse interval of pulses included in said read data (RD) upon reception of said read data (RD); and means (337, 339), coupled to said pulse interval detecting means (331-335), for outputting said erased area detection signal (ER) when said pulse interval is greater than a predetermined pulse interval. The data reproduction apparatus according to claim 1, characterized in that said sync detecting means (21, 23) comprises: circuit (21), coupled to said magnetic disk drive means (10), for detecting a sync area (SYNC) on said magnetic recording medium (13) based on said read data (RD) so as to output a sync area detection signal (ZS); and means (23), coupled to said sync area detecting circuit (21), for outputting a signal (RG2) instructing said PLL circuit means (25) to lock on said read data (RD) upon reception of said sync area detection signal (ZS). The data reproduction apparatus according to claim 1 or 2, characterized in that said data reproduction apparatus comprises oscillation means (27), coupled to said PLL circuit means (25), for outputting a signal (CL) with a predetermined frequency, and said PLL circuit means (25) locks on said output signal (CL) of said oscillation means (27) to oscillate when said inhibition means (23, 31, 33) inhibits said PLL circuit means (25) from locking on said read data (RD) to oscillate. The data reproduction apparatus according to anyone of claims 1 to 3, characterized in that said read means comprises controller means (29) for controlling data recording and reading operations on said magnetic recording medium (13) upon reception of an instruction from a host system (40), said controller means (29) outputs a read permit signal (RG) instructing a readout of information from said magnetic recording medium (13) in accordance with said instruction, and said inhibition means (31, 33), upon reception of said permit signal (RG), inhibits said PLL circuit means (25) from locking on said read data (RD) while said permit signal (RG) is not output and said erased area (A in Fig. 3) is detected. The data reproduction apparatus according to claim 1, characterized in that said sync detecting means (21, 23) comprises zero pattern detecting means (21) for detecting predetermined zero pattern data from said read data (RD) so as to output a zero pattern detection signal (ZS) and flip-flop means (23) for outputting a read gate signal (RG2) of a predetermined level with said detection signal (ZS) from said zero pattern detecting means (21) being as a trigger pulse, said PLL circuit means (25), upon reception of said read gate signal (RG2) from said flip-flop means (23), locks on said read data (RD) so as to generated said window-pulses (WP) from said read data (RD) during a period in which said read gate signal (RG2) is being output, said read means (29) comprises a disk controller (29), coupled to a host system, for outputting a read permit signal for specifying a data read operation upon reception of an instruction from said host system, and for reading out data recorded on said magnetic recording medium (13) based on said window pulses (WP), and said inhibition means (31, 33) comprises erased area detecting means (33) for detecting said erased area on said magnetic recording medium (13) so as to output an erased area detection signal (ER) based on said read data (RD), and gate means (31) for, upon reception of said erased area detection signal (ER) and said permit signal (RG), outputting a clear signal to said flip-flop means (23) when said erased area detecting means (33) detects an erased area (A in Fig. 3) and said permit signal (RG) does not specify data readout.

Inventors: OKAMURA, HIROSHI C/O PATENT DIVISION
Applicants: KABUSHIKI KAISHA TOSHIBA
Application year: 1987
Main classification: G11B5
IPC codes: G11B20, G11B5