Method of updating information in a translation lookaside buffer

Abstract: Explicit instructions are provided that enable software to directly control insertion of information into a translation lookaside buffer (TLB). A first pair of instructions enable information to be inserted into a data TLB and a second pair of instructions enable information to be inserted into an instruction TLB. In each of these pairs, the first instruction inserts the virtual address and the associated physical ad­ dress. In response to the second instruction of each of these pairs, additional information about that physical page, such as protection information and flags, is inserted.

Description: The invention relates to a method of updating information in a translation lookaside buffer according to the precharacterizing part of claim 1. Such a method is known from EP-A- 0 115 179. This method is applicable to computers that utilize translation lookaside buffers (TLBs) in the translation of virtual addresses to physical addresses. In a computer environment, virtual addresses are utilized by the software to reference instructions and data whereas physical addresses are the actual physical locations in memory where the instructions and data are stored. The utilization of both types of addresses requires that there be a translation from virtual addresses to physical addresses so that an address referenced in software will result in access of the associated physical address. In general, the space of virtual addresses will be much larger than the space of physical addresses. The virtual address and physical address spaces are typically divided into equal size blocks of memory called pages so that the translation from virtual address to physical address involves a translation of virtual page numbers to physical page numbers. A page directory (PDIR) provides the translation between virtual addresses and physical addresses. The page directory contains an entry for every physical page number that has been associated with a virtual page number. Therefore, direct use of the page directory to perform the translations is typically too slow. In order to increase the speed of translation, many computers utilize a cache memory referred to as a translation lookaside buffer (TLB) to assist in the translation of virtual addresses to physical addresses. An advantage of cache memory is that a memory access to it is typically much faster than a memory access to main memory. Typically, this increased access speed requires that the cache memory be small. In many cases, the TLB cannot contain the entire page directory so that procedures need to be implemented to update the TLB. When a virtual page is accessed that is not in the TLB, the page directory is accessed to determine the translation of this virtual page number to a physical page number and this information is entered into the TLB. Access to the page table can take on the order of fifty times longer than access to the TLB and therefore program execution speed is optimized by keeping the translations being actively utilized in the TLB. In many systems, the physical memory consists of a backing memory (such as disc memory or tape memory), main memory and cache memory. The backing memory is typically larger than the main memory, thereby enabling larger programs to be implemented than if only main memory were available. Depending on the length of a program and on the competition with other programs for the main memory, part or all of a program is loaded into main memory at a given time. In order to speed up memory access, many computers utilize an additional memory called a cache memory. A cache memory is typically faster than main memory, but in order to achieve such increased speed it is also typically much smaller than main memory. Therefore, in a typical situation, only part of the program segment in main memory can be loaded from main memory into the cache memory. Program execution speed is optimized by keeping the TLB loaded with the translations for those virtual addresses that are currently being actively utilized. Memory caches are based on the assumption that, because a particular memory location has been referenced, that location and locations very close to it are very likely to be accessed in the near future. This property is referred to as locality. Therefore, the cache will contain data that was recently referenced and the TLB will contain translations associated with those pages. In Figure 1 is illustrated the response to the presentation of a virtual address during program execution. If the translation for that virtual address is in the TLB (referred to as a TLB hit), then the associated physical address is derived from the TLB and is utilized to access physical memory. If the translation for that virtual address is not in the TLB (referred to as a TLB miss), then the translation for that virtual address is sought in the page directory. If the translation is in the page directory, then this information is inserted into the TLB and the virtual address is again presented. This time we are assured of a TLB hit so that the resulting physical address is used to access physical memory. If the virtual address is in a page of virtual addresses for which no page of physical addressed is associated, then there will be no entry for this page in the page directory. Such an occurrence is called a page fault. In response to a page fault, the virtual page that is referenced is assigned a physical page and this information is inserted into the page directory. If all physical pages had already been associated with other virtual pages, then the page fault handler needs to select which of the physical pages to reassign to the virtual address page currently being referenced. There are many algorithms for such a choice including first-in-first-out and least-recently-used algorithms. Because this entire process is more complicated than those routines typically implemented in microcode, the page fault handler is typically implemented in software. Microcode is typically kept simple so that it can fit into the relatively small and fast memories utilized to store microcode. After completion of the page fault handler routine, the virtual address is again presented. The TLB does not yet have the translation so that there will be a TLB miss. Therefore, the translation is looked up in the page directory, the translation is inserted into the TLB and the virtual address is presented for a third time. This time a TLB hit is assured so that the resulting physical address is used to access physical memory. The above procedure has the disadvantage that it requires accessing the page directory twice. This is disadvantageous because looking up a translation in the page directory can take on the order of fifty times as long as looking up a translation in the TLB. The prior art described in the EP-A- 0 115 179 includes software means, which, as changes to the virtual-to-real address mapping are made, synchronize the contents of the TLBs with the contents of the page table in the main storage. Entries in both the TLBs and page frame tables must be invalidated to insure, that obsolete mapping information is not used for a subsequent translation. The known method provides three functions to assist in the synchronisation of TLB-entries with the contents of the page-table in the main storage. These functions can be used to invalidate the entire TLB contents or to invalidate only selected TLB entries. These functions are invoked by I/O write-instructions directed to specific I/O-addresses within the block of I/O-addresses recognized by the system. Specific bits of the data transferred by an I/O write instruction are used to select a segment identifier. All TLB entries containing this segment identifier are invalidated. Subsequent translations with an effective address within the invalidated segment will cause the TLB-contents to be updated from the page table in the main storage. As it is desired to further speed up the translation process, it is an object of the invention to assure, that after completion of a page fault handler routine there will be a TLB-hit instead of a TLB-miss. The above object is, according to the invention, solved by the characterizing features of claim 1. The dependent claim 2 characterizes an advantageous development thereof. The set of introduced software instructions enables the software to insert the translation directly into the TLB. This enables the page fault handler to insert the translation not only in the page directory, but also to insert the information into the TLB. Therefore, after completion of the page fault handler routine, instead of being assured that there will be a TLB miss, it is assured that there will be a TLB hit. In many embodiments of computers using TLBs and cache memories, there is a cache for instructions and a separate cache for data. In addition there are separate TLBs for the instruction cache and the data cache. In such embodiments, there are separate software instructions that enable translations to be inserted directly into the data TLB and into the instruction TLB. Likewise, in some embodiments, it is advantageous for each of these capabilities to be implemented by a pair of instructions. In one particular embodiment, the first of these instructions inserts the translation between the virtual page number and its associated physical page number. The second of these instruction inserts any protection information, flags or other information that is of use for verifying the legality of the access to the page. The various features and advantages of the present invention may be more readily understood with reference to the following detailed description taken in conjunction with the accompanying drawings, and in which: Figure 1 presents a typical procedure for responding to virtual addresses that are presented during execution of a program. Figure 2 illustrates access to a translation lookaside buffer. Figure 3 illustrates access to a cache memory. Figure 4 illustrates access to a typical page directory. Figure 5 illustrates the procedure, using software instructions that enable insertion of information directly into the TLB, for responding to virtual addresses that are presented during execution of a program. In Figure 2 is illustrated a method of accessing entries in a translation lookaside buffer (TLB) in response to the presentation of a virtual address. The virtual address is loaded into a register 21. The lower L bits of the virtual address are the physical offset and indicate the line number of an entry within a virtual page containing 2 L lines. The remaining bits in register indicate the virtual page number. In an embodiment in which a TLB 2 contains 2 N entries and the virtual address space contains 2 M+N pages, then some algorithm is required to convert the virtual page number to an N bit number referred to as an index. In the particular embodiment presented in Figure 2, this is achieved by using the least significant N bits of the virtual page number. The remaining M bits of the virtual page number are referred to as a virtual tag. The index is used as an address to access the TLB. A comparator 23 compares the virtual tag from register 21 with M bits of the TLB to see if there is a match. In this particular embodiment, the M most significant bits of the TLB form the TLB tag. If there is a match, the output of comparator 23 is true indicating that there has been a TLB hit. Otherwise, the output of comparator 23 is false indicating that there is a TLB miss. In an embodiment having 2 P pages of physical memory, P of the TLB bits of each TLB entry indicate the physical address for that entry. When there is a hit, these bits are used as the physical page number associated with the virtual address in register 21. The physical address is concatenated with this physical page number to produce the physical address. Typically, in addition to the M+P TLB bits expressly shown in Figure 2, each TLB entry also contains a set of bits to hold other information for each physical page such as protection information and flags. In Figure 3 is shown how a physical address is utilized to access a cache memory 32. Each entry in cache memory 32 contains an M bit cache tag and a thirty-two bit segment of cache data. Which entry of cache 32 is selected is determined by the physical address loaded into a register 31. In this particular embodiment, a 32 bit memory is utilized so that each entry contains four words of data. In order to select among these words, the lowest two bits of the physical address are used as an input to a multiplexer 34. The next N least significant bits are referred to as the cache memory index and are used to select the address accessed in the cache memory. A comparator 33 compares the M most significant bits of register 31 with the M most significant bits of the cache memory entry at the address indicated by the cache memory index. The output of comparator 33 is true, indicating that there has been a cache memory hit, if the tag of the physical address is the same as that of the entry accessed in the cache memory. Otherwise, the output of comparator 33 is false, indicating that the has been a cache miss. In Figure 4 is presented an embodiment of a page directory. To avoid having to successively look through each entry in the page directory to see if the page directory contains an entry corresponding to a given virtual address, it is advantageous to divide the entries in the page directory into sets. A hashing algorithm can be used to convert a virtual address into a pointer that points to the first entry in the set to which that virtual address belongs. In Figure 4, the various sets are indicated by the letters A, B, ... , Z. The entries in each set form a linked list so that, instead of having to search through the entire page directory to see if a given virtual page number has been entered into the page directory, only the entries in its associated set need to be checked sequentially. If all of the entries in the associated set have been checked and none match the virtual address being sought, then this indicates that there is a page fault. In Figure 5 is presented a flow diagram of a procedure utilizing the components illustrated in Figures 2-4 to respond to the presentation of a virtual address during program execution. In step 51, the virtual address is presented by inserting the virtual address into register 21. If the translation for that virtual address is in the TLB (referred to as a TLB hit), then the associated physical address is derived from the TLB and is utilized in step 52 to access physical memory. If the translation for that virtual address is not in the TLB (referred to as a TLB miss), then in step 53 the translation for that virtual address is sought in the page directory. If the translation is in the page directory, then in step 54 this information is inserted into the TLB and the virtual address is again presented. This time we are assured of a TLB hit so that the resulting physical address is used to access physical memory. If the virtual address is in a page of virtual addresses for which no page of physical addresses is associated, then there will be no entry for this page in the page directory. Such an occurrence is called a page fault. If there is a page fault, then in step 55 the virtual page that is referenced is assigned a physical page and this information is inserted into the page directory. If all physical pages had already been associated with other virtual pages, then the page fault handler needs to select which of the physical pages to reassign to the virtual address page currently being referenced. There are many algorithms for such a choice including first-in-first-out and least-recently-used algorithms. Because this entire process is more complicated than those routines typically implemented in microcode, the page fault handler is typically implemented in software. The software includes explicit instructions that insert information into the TLB. When such an instruction is executed, the direct and definitive result is that information is inserted into the TLB. In contrast to this, in the previous methods for updating the TLB as discussed above in reference to Figure 1, information is inserted into the TLB only as an indirect result of certain software instructions. For example, when a virtual address is presented, the information in the TLB may or may not change depending on whether there is a TLB hit or a TLB miss. Thus, there is no definitive result on the TLB as a result of the presentation of the virtual address. Explicit control over entry of information into the TLB provides a much more flexible and efficient way to control the contents of the TLB. At the end of the page fault handler routine, in addition to inserting the translation information into the page directory, the explicit software instructions for entering data into the TLB enable this information to also be inserted into the TLB. This results in a more efficient method of updating the information in the TLB. In the flow diagram of Figure 5, at most one access of the page directory is required, whereas in the flow diagram of Figure 5, two accesses of the page directory are required when there is a page fault. In addition, this extra control over the TLB enables the TLB contents to be changed in a more flexible manner. Multiple entries can be made under control of the software. Also, TLB entries can be preloaded to guarantee that TLB faults will not occur during critical code sections or to improve the speed of operation by reducing the number of TLB misses. In some embodiments there will be more bits of information in each TLB entry than can be entered in response to a single software instruction. For example, in the preferred embodiment, only up to thirty-two bits of data can be moved in a single instruction cycle and all instructions are designed to operate in a single cycle. However, each TLB entry has more than thirty-two bits. Therefore, more than one explicit software instruction is required to enter all of the information. Included in each TLB entry is a bit that indicates whether that entry is valid. Whenever that bit is set, the TLB tag for that entry will not be found by comparator 23 to match the virtual tag of any virtual address. This prevents that information from being used, but such invalid information will either be eventually marked valid when all of the information has been entered or will eventually be replaced as part of subsequent updates of the contents of the TLB. In one particular embodiment, in the response to the first explicit instruction, the virtual page number and the physical page number are inserted into the TLB. In addition, this instruction sets that entry invalid. This is done so that if the updating is interrupted at this point (for example, by a machine fault or by an external interrupt such as occur in a time shared environment), then this partial data will not be able to be utilized and create errors. When all of the information has been entered this TLB entry is marked valid. In the second explicit instruction, protection information is inserted that enables pages to be protected from unauthorized entry. The second instruction presents both the virtual address and the protection information so that the virtual address can be checked against the virtual address inserted by the first instruction to assure that no misinsertion of data occurs.

Claims: A method of updating information in a Translation lookaside Buffer (TLB), said method comprising the steps of: (a) associating a physical memory page number with a virtual page number in a page directory in order to transfer a virtual address (51) into its corresponding physical address (52), the TLB receiving (54) part of the entries of the page directory in order to speed up the translation; and (b) in response to a page fault (53) in the page directory referencing the default page and updating (55) by a page fault handler (55) an entry in the page directory, characterized in that, simultaneously with the updating in the page directory, inserting by an explicit instruction the corresponding information into the translation lookaside buffer. A method as in claim 1 wherein an insertion of information into the TLB requires more than one explicit software command, wherein in addition to the insertion of information into a TLB entry by a first of the explicit software commands, the entry is marked as invalid; and wherein, when all of the information has been entered the entry is marked valid.

Inventors: BOETTNER STEVEN C, BRYG WILLIAM R, GARDNER MICHAEL E, BOETTNER, STEVEN C., BRYG, WILLIAM R., GARDNER, MICHAEL E.
Applicants: HEWLETT PACKARD CO, HEWLETT-PACKARD COMPANY
Application year: 1986
Main classification: G06F12
IPC codes: G06F12