CABLE SYSTEM FOR DIGITAL INFORMATION

Abstract: A cable system connects a plurality of parallel signals on a first set of plug contacts of a first plug at a modem, to a second set of plug contacts of a second plug at a CPU, or a remote terminal without requiring use of a large multiwire cable containing a wire for each signal. The cable system comprises a transmission line and two connector plug assemblies (66), one of the plug assemblies (66) being adapted to mate with the plug contacts of the plug at the modem and the other to mate with the plug contacts at the CPU or remote terminal. Each plug assembly contains a parallel-to-serial converter (96) and a serial-to-parallel converter (130); each parallel-to-serial converter (96) samples the parallel signals at its associated plug to produce time-multiplexed serial signals representing the parallel signals, and each serial-to-parallel converter (130) converts its received serial signal back to parallel.

Description: CABLE SYSTEM FOR DIGITAL INFORMATION RELATED PATENT APPLICATIONS Certain features and aspects of the system shown and/or described herein are disclosed and/or claimed in application Serial No. PCT/US86/02566, entitled METHOD AND APPARATUS FOR ENCODING AND TRANSMITTING SIGNALS of the present inventor William P. Rogers and filed of even date herewith. BACKGROUND OF THE INVENTION The present invention relates to cable systems for effectively transferring parallel digital signals between spaced-apart sets of connector elements, for example between connector plugs or the like. There are many situations in which parallel signals are to be conveyed in at least one direction be¬ tween a first multi-connector plug and a second multi- connector plug. One example of this, in connection with which the present invention will be described hereinafter in detail by way of specific example, is in connecting a multi-element connector on a CPU front-end processor to a multi-element connector on a remote modem by way SUBSTITUTESHEET of a cable, so that the information contained in paral¬ lel signals on the connector elements of the front-end processor may be transferred to the modem in parallel form, and vice versa. In many applications it is also desirable that such cable interconnections be capable of removal and replacement, so that different interconnections, or no interconnection, can be provided at will. In such ap¬ plications it would obviously be highly undesirable to provide fixed, permanent connection to the cable, as by soldering, for example. Instead, quick-disconnect con¬ nector plugs are required at each end of the cable and on the equipment to be interconnected. It is known to utilize for such purposes a multi- conductor cable containing at least one conductor for each parallel signal to be transmitted, and to provide a suitable multi-conductor cable connector on each end of the cable. However, as the number of parallel sig¬ nals, hence the number of conductors in the cable, is increased (e.g. above 15 or so) , the cable becomes thick¬ er, heavier, more expensive and more difficult to handle and to dress in the desired positions. Accordingly, an object of this invention is to provide a new and useful cable system for conveying parallel signals from one set of connector elements to another. Another object is to provide such cable system which is relatively small, light, inexpensive and easy to handle and dress. Sϋ ARY OF THE INVENTION In accordance with the invention the above and other objects of the invention are achieved by the pro¬ vision of a cable capable of conveying serial digital information and having a quick-disconnect connector plug assembly at each of its ends, a first of which connector plug assemblies carries a parallel-to-serial converter and the other of which carries a serial-to-parallel con¬ verter, whereby parallel digital information supplied to the first connector plug assembly is converted to serial form and transmitted by the cable to the other connector plug, where it is converted back to parallel form. Pre¬ ferably, both connector plug assemblies carry both a serial-to-parallel converter and a parallel-to-serial converter, so that the above-described method of trans¬ ferring digital information can take place in both directions. In a presently preferred embodiment, supply power is provided to each converter from an outside source, preferably from power supply means supplied with line power from an ordinary ac line source. Also, in a pre¬ ferred embodiment which uses both a parallel-to-serial and a serial-to-parallel converter in each connector plug assembly, the cable comprises two twisted-pair lines, one for each direction of transmission of the serial in- formation. In other embodiments, entirely other types of cables may be used; for example, a fiber-optic cable hav¬ ing a connector plug assembly at each of its ends may be used to transmit the serial information between the connector plug assemblies in optical form. BRIEF DESCRIPTION OF FIGURES These and other objects and features of the invention will be more readily comprehended from the fol¬ lowing detailed description of representative embodiments thereof, taken with the accompanying drawings, in which: Figure 1 is a block diagram illustrating one use of the invention; Figure 2 is a perspective view, with parts broken away, of a cable system embodying the invention in a presently-preferred form; Figure 2A is an enlarged fragmentary sectional view showing the interior of the cable used in Figure 2; Figure 3 is a block diagram of the electrical system preferably used in the connector plug assemblies of Figure 2; Figures 4-7 are graphical representations, to a common horizontal time scale, to which reference will be made in explaining the nature and certain advantages of the encoding system preferably used in connection with the present invention; Figure 8 is a block diagram of the electronic circuitry preferably employed in both of the connector plug assemblies to achieve parallel-to-serial conver- sion; Figure 9 is a block diagram of the electronic circuitry preferably employed in both of the connector plug assemblies to achieve serial-to-parallel conver¬ sion; Figures 10 and 11 are graphical representations showing waveforms with reference to which the typical nature of the information conveyed by the system will be described; Figures 12 and 13 are graphical representations of various signals occurring in the MUX and DEMUX units of a preferred embodiment of the invention, respectively; Figure 14 is a functional block diagram of a preferred form of input transition timer for use in the receiving portions of each cable connector plug assembly; and Figure 15 is a series of timing diagrams or graphs, to the same time scale, illustrating the opera¬ tion of the timer of Figure 14. DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS Referring to the specific embodiments of the invention shown in the figures by way of example only, and without thereby in any way limiting the scope of the invention. Figure 1 illustrates one communication system to which the invention is applicable. Here there is shown a data center 10 at which there is located a computer CPU 12 having front end processors FEP-1, FEP-2 and FEP- 3. Such front-end processors typically have from 16 to 64 or more ports to which modem cables may be connected. The purpose of the front-end processors is to relieve the host computer of the processing burden uniquely as¬ sociated with maintaining communications between elements of a data communications processor. The FEP's 1, 2 and 3 are provided with respective FEP female connector plug units 16, 18 and 20 mounted thereon, each containing multi¬ ple female connector members presenting parallel signals for transmission to associated modems (for example, MODEM 1, MODEM 2 and MODEM 3, respectively) , and also having female connector members for receiving signals delivered to them from such modems. In a typical example, connect¬ or plug units 16, 18 and 20 and each of the other inter- unit connector plug units may have 25 connector members, as in the EIA Type RS-232-C connector. Male connector plug units 21, 22 and 23 contain connector members mating with the female connector members of plug units 16, 18 and 20 respectively. Communication lines 24, 26 and 28, commonly referred to as data set cables, connect male connector plug units 21, 22 and 23 to male modem connector plug units 29, 30 and 31 which in turn are matable with cor¬ responding female connector plug units 32, 33 and 34 mounted on respective modems 1, 2 and 3 to permit two-way transmis¬ sion of signals between the FEP's and the modems. The other ends of the modems are operatively connected to the adjacent ends of telephone company lines 36, 38 and 40 by conventional connectors, not shown. More remote from the data center 10 is an office 38 containing, in this example, remote terminal 1, remote terminal 2 and remote terminal 3, which may be word pro¬ cessors, financial accounting computers, personal com¬ puters, etc. In this instance it is desired to connect the remote terminals for two-way communication with the CPU 12 by way of the telephone company lines 36, 38 and 40, the modems 1, 2 and 3 and the FEP's 1, 2 and 3 at the data center. This is accomplished by means of the modems 1A, 2A and 3A at the office, and the data set cables 50, 52 and 54 provided at one of their ends with connector plug units 56, 58 and 60 and at their other ends with connector plug units 62, 64 and 66, respectively, for plug-in connection with corresponding connector plug units on the modems 1A 2A and 3A and on remote terminals 1-3. It will be understood that each of the modems shown may be at a substantial distance from its corres¬ ponding FEP or remote terminal, e.g. 100 to 1,000 feet. This is primarily because the modems are usually located where the telephone company lines enter the building, which is normally at a substantial distance from the com¬ puter CPU and the remote terminals. Further, it will be understood that usually, and in this example, the FEP's, modems and remote term¬ inals are designed to accept and utilize parallel digital signals presented to them on the various connectors shown, which signals typically consist of data and clock pulses together with a substantial number of control and signal¬ ling pulses for establishing proper contact, lock-in and other functions. In Figure 1 the data set cables and the connector plug units at each of their ends are shown only schematical¬ ly, and in a prior-art system each such cable would com¬ prise one conductor for each of the operative pins on the connectors. In the present example, this could in- volve a 25-conductor cable, if all pins are used; such cables are expensive, as well as bulky and difficult to place and dress in a convenient, unobtrusive manner. In one of its aspects, the present invention replaces such a multi-conductor cable with a much simpler commu- nication line, for example a cabling containing over most of its length only two twisted-pairs of wire, one pair transmitting serial signals in one direction and the other pair transmitting serial signals in the other direction. To enable this operation, each of the connector plug as¬ semblies secured to the opposite ends of each data set cable such as 24 preferably includes both a serial-to- parallel and a parallel-to-serial converter, whereby par¬ allel signals travelling in either direction will be placed upon the data set cable in serial form, and at the op¬ posite end of the line will be converted back to parallel. Since all of the cables and connector plug as- semblies may be the same, only data set cable 24 and its connector assemblies will be described in detail. Phys¬ ically, the form of cable assembly of the invention which is shown in Figures 2, 2A and 2B is suitable for use be¬ tween each of the modems of Fig. 1 and its associated FEP or remote terminal, and in this example it will be assumed that it is used for all modem connections. Nu¬ merals used in Figure 2 which correspond to those used in Figure 1 denote corresponding parts. Referring then to Figs. 2, 2A and 2B, in this example the cable connector system comprises two iden¬ tical converter plug units 60 and 62, each comprising a connector pin portion such as 66 provided with a set of 25 male connector pins such as 68 mounted at one end of a generally rectangular metal or plastic plug housing 70 and adapted to plug into the connector plug units 16 and 32 on the FEP-1 and Modem-1. At the other ends of each of the units 60 and 62 is provided a set of 7 male connector members such as 74, adapted to mate with the corresponding 7 female connector members of female plugs 76 and 78 respectively. The plugs 76 and 78 are connect¬ ed to 7-wire cables 80 and 82 respectively, shown in Fig. 2B, which are typically only a few feet long and provided at their other ends with seven-pin female plugs 83 and 84, respectively. These plugs are adapted to mate with male plug units 85 and 85A mounted on dc power supply units 86, 86A respectively. The latter power supply units are mounted adjacent the respective plug units 16 and 32. The power supply units are provided with ac line cords 87 and 87A terminating in ordinary ac wall plugs such as 88 for plugging into corresponding ac power-line sockets adjacent the equipment. Each of the power supply units contains a small ac power supply, with appropriate rectifying and filtering elements, for providing a rela¬ tively low dc voltage, for example 18 volts isolated from ground, to the converter plug units 60 and 62, wherein it may be adjusted to +9 and -9 volts. Also provided on the power supply units are 5-pin male connector plugs such as 88, matable with female 5-pin plugs 89,89A on the opposite ends of 4-wire cable 90. The latter cable contains the two twisted-pair lines, as shown in Figure 2A, which carry the serial multiplex¬ ed signals. A ground wire may optionally be included, and if used may be in the form of an outside cable shield. It is these two twisted-pair lines which are typically of substantial length, e.g. up to 1,000 feet, and present very substantial advantages in reduced expense and size as compared with multi-conductor lines of perhaps 25 con- ductors of the same length previously used for the same general purpose. Furthermore, such twisted-pair lines are often already in place in may buildings, having been previously used for other purposes, or installed for pos¬ sible future use, and use of such existing lines for cable 90 will generally provide a substantial financial saving. In some cases a single twisted-pair line may be used be¬ tween the connectors of the connector plug assemblies, either when transmission is to be only in one direction or when the system permits the line to be used alternately for transmission in both directions. However, it is here preferred to utilize a separate line for each direction of transmission, within a single cable, and the invention will be described with particular reference to such em¬ bodiment. It will be understood that, in use, one merely plugs each of the connector plugs 89 and 89A at the op¬ posite ends of the 4-wire cable 90 into the power supply plug receptacles such as 88, plugs each of the 7-wire cables into one of the power supply units and the associat- ed converter plug unit 60 or 62, and plugs the two ac line cords 87 and 87A into ac wall sockets adjacent each power supply unit. Inside the power supply units the two twisted-pair lines of cable 90 are directly connected to the two twisted-pair lines in each of cables 80 and 82, to complete the two twisted-pair line extending from converter unit 60 to converter unit 62. It will also be understood that in other embodi¬ ments the dc power for each converter unit may be provided completely independently of the signal cables, e.g. through the plug unit 16, in which case the two twisted-pair lines may extend directly from converter plug 60 to converter plug 62, rather than by way of the power supply units; or a "free-standing" power supply unit may be used, sup¬ ported only by the signal cable rather than being mounted to a frame. Figure 3 illustrates broadly the electrical circuitry mounted within the case of each of the connector plug assemblies 60 and 62 of the cable connector system. For the present purposes it is assumed that the circuitry shown is that in the connector plug housing 70 of con¬ verter plug unit 60, which is plugged into connector plug receptacle 16. However, the same type of unit would be used in the converter plug unit 62 which is plugged into connector 32 of MODEM 1, and in all of the other converter plug units secured to all of the other cables shown in Figure 1. In Fig. 3, it is assumed that the connector pin assembly 66 has 25 pins, two of which are used for data pulses and clock pulses to be delivered to Modem- 1 from FEP-1, two of which are to receive data and clock pulses from Modem-1, one of which provides a frame ground, one of which provides a signal ground, two of which con¬ stitute + and - voltage test points, and the remaining 16 of which are for infrequently-changing control signals, used in both directions of transmission. While the exact nature and operation of all of the parallel signals is not part of this invention. Table I shows a typical use of the 25 pins in the con¬ verter plug assembly 60 on FEP-1, the purposes of which will be apparent to one skilled in the art. TABLE I SIGNAL PIN SOURCE SIGNAL ABBREVIATION 1 EQUIP FRAME GROUND FR GND 2 DCE SEND DATA SD 3 DTE RECEIVE DATA RD 4 DTE REQUEST TO SEND RTS 5 DCE CLEAR TO SEND CTS 6 DCE DATA SET READY DSR 7 EQUIP SIGNAL GROUND SIG. GND 8 DTE CARRIER DETECT CD 9 EQUIP TEST VOLTAGE + +TSTV 10 EQUIP TEST VOLTAGE - -TSTV 11 DTE SELECT TRANSMIT SEL XMIT F χ FREQUENCY 12 DCE SECONDARY CARRIER DETECT SEC CD 13 DCE SECONDARY CLEAR TO SEND SEC CTS 14 DTE SECONDARY SEND DATA SEC SD 15 DCE SEND CLOCK SEND CK 16 DCE SECONDARY RECEIVE DATA SEC REV DATA 17 DCE RECEIVE CLOCK REV CK 18 DCE LOCAL LOOPBACK LOCAL LOOPBACK 19 DTE SECONDARY REQUEST TO SEC RTS SEND 20 DTE DATA TERMINAL READY DT RDY 21 DCE SIGNAL QUALITY SQ 21 DTE REMOTE LOOPBACK REMOTE LOOPBACK 22 DCE RING INDICATOR Rl 23 DCE SIGNAL RATE DETECT SIG RATE DET or 23 DTE SIGNAL RATE SELECT SIG RATE SEL 24 DTE SEND CLOCK SEND CK 25 DTE MAKE BUSY MAKE BUSY DCE indicates that the signal is from the MODEM end (e.g. reaching converter plug unit 60 from Modem-1) , and DTE indicates that the signal is from the CPU or from the remote terminal end (e.g. reaching converter 60 from CPU 12) . The signals on pins 21 and 23 in TABLE I can arrive from either direction, although most commonly from the MODEM end. The levels on pins 9 and 10 are not trans¬ mitted, and merely constitute test voltages which can be contacted with a probe when connector 21 is removed. The frame ground on pin 1 is not sampled but is dc-con- nected to ground, and the signal ground is not sampled but is used as a reference for the signals on converter plug unit 60. Figures 10 and 11 show typical input signals applied to converter plug units 60 and 62, to illustrate the general magnitudes of the frequencies and time in¬ tervals typically involved, in this case for half-duplex operation. In Figure 10 the signals named at the left ori- ginate at an FEP-1 of the CPU, while those named at the right originate at the Modem 1. In Fig. 10A there is shown a Data Terminal Ready signal, constituting a high level produced by the terminal when it is in a ready con¬ dition; this signal may persist all day, or for at least minutes at a time. At 10B is shown a Data Set Ready signal, originating at the CPU, which also is typically on for hours or at least minutes. Figure 10C shows a Request To Send signal from the terminal end, consisting here of two spaced-apart pulses each of a duration to encompass a useful block of data; Figure 10D shows two corresponding Clear To Send pulse signals from the MODEM end, only slight¬ ly delayed with respect to the Request To Send signal, each pulse being of comparable duration to the Request To Send pulses. As represented by the shaded area in Figure 10E, the terminal equipment has been sending clock pulses continuously, at a high rate, as depicted in Fig. 11A, and a block of high-speed data is sent by the ter - inal during the pulses shown in Fig. 10F, each such pulse starting after a Clear to Send pulse and ending at the end of the Request to Send Pulse; typical data are il¬ lustrated in Figure 11B. Figure 10G shows the Carrier Detect signal orig- inating at the Modem upon detection of data being sent from the remote Modem. Figure 10H shows the Receive Clock signal orig¬ inating at the Modem and derived from the data being sent from the remote Modem. Figure 101 shows the Receive Data signal orig¬ inating at the Modem and resulting from demodulation of the signal sent by the remote modem. The binary data shown in Fig. 11B are in stand¬ ard NRZ form and, during each associated clock pulse of Fig. 11A, represent the series of l's and O's at the bot¬ tom of Fig. 11B. This is the data contained in the en¬ velope of the signals of Fig. 10 indicated by diagonal lines. The clock pulses of Fig. 11A define a clock rate, which is also the data bit rate, and which may typ¬ ically be anywhere from about 2,400 to 19,200 bits per second; thus a bit time may be as short as about 52 micro¬ seconds. Message lengths (data blocks of Fig. 10F) may vary from about 10 to 2,000 eight-bit characters, i.e. from 80 to about 16,000 bits. Assuming operation at the high-speed end of this ranges, a message of 16,000 bits may be sent in a block having a duration of about 0.832 seconds, with each bit time having a duration of about 52 microseconds. The clock pulses, however, are then considerably shorter in duration than the bit interval, e.g. about half as long, or about 26 microseconds long with 26 microseconds between them. In order for the clock pulses from a terminal or CPU to be sampled and trans¬ mitted properly by the sampling systems of the multiplexers used in the present invention, and with the sampling oc¬ curring synchronously with respect to the clock pulses at for example an 8 KHz rate (125 microseconds per cycle of sampling of each of the 12 signals) , it is desirable to resample each input signal at least twice per system clock cycle, e.g. at least every 26 microseconds; this would merely assure sampling at least at the edges of a clock pulse, and to provide sampling which will assure accurate sensing of when each clock pulse starts and ends (the timing of its edges) , at least several samplings per half clock cycle are needed. In fact, the position of a clock pulse edge, or of a data signal transition, can only be detected with a time tolerance about equal to half the time interval at which it is resampled. Accord¬ ingly, if one wishes to represent the position of an edge of a 26 microseconds clock pulse with an accuracy of 6 microseconds one should sample at least every 6 micro¬ seconds with a very narrow sampling interval (fractions of a microsecond) . As will presently be described, each of the more slowly or infrequently variable signals (i.e. all except the clock end data signals) is generally sampled at a relatively lower rate (at 8 to 14 microsecond in¬ tervals, depending on the values of the input signals being sampled) , and each of the more rapidly variable signals (the data and clock signals) is generally trans¬ mitted with a shorter waiting-time (3.5 to 5.5 microsec¬ onds, depending on the values of the signals being sam¬ pled) . Referring now to Figure 3, amplifiers 92 and 94 supply the separate parallel high-priority and low- priority signals, respectively, from plug 66 to a parallel- to-serial multiplexer 96, preferably provided on a semi¬ conductor chip 97 physically located within the plug hous- ing 70 of Fig. 2. The output of the multiplexer 96 is supplied through balanced-output driver amplifier 98 to twisted-pair wires 100. The latter twisted pair extends physically through cable 80, power supply units 86 and 86A and cable 90 of Fig. 2, to Modem-1. DC power from the power supply unit 86 is supplied over the two lines 101. Conversely, serial digital information arriving from Modem-1 on twisted-pair wires 120 in cable 80 passes through the balanced-input receiver amplifiers 122, and the output of the latter amplifier is supplied to the serial-to-parallel demultiplexer 130 on chip 97. The reconstituted parallel HP information is supplied from demultiplexer 130 through amplifier 132 to appropriate pins of the connector plug 66, while the reconstituted parallel LP information from the demultiplexer is supplied by way of amplifier 134 to other appropriate pins of the same connector plug. It will be understood that each of the amplifier components 92, 94, 132 and 134 designated "A" actually includes a plurality of amplifier devices, as appropriate for their respective functions. Prefer¬ ably, a timing oscillator 140 is also provided on chip 97, the crystal stabilizing unit 142 for which is con¬ nected to the oscillator circuit on the chip but is mount¬ ed separately from the chip within the plug housing. Figure 4 shows the pulse durations which are utilized in this embodiment to represent in serial form on twisted-pair wires 100 the parallel information pre¬ sented at connector plug 16 of FEP-1. As indicated at A in Fig. 4, a binary 1 is represented by two identical but oppositely poled 0.5 microsecond pulses, one on each of the wires of the twisted pair 100; as shown at B, a binary 0 is represented by two oppositely-poled 1 micro¬ second pulses; as represented at C, the "HP sync" pulse which identifies high-priority data is represented by two oppositely-poled 1.5 microsecond pulses; and the "LP sync" pulse which identifies LP data is represented by oppositely-poled pulses 2 microseconds in duration, in this example. Figure 5 illustrates a low-priority frame formed by the multiplexer 96, and Figure 6 illustrates a high- priority frame formed by that multiplexer. Referring to Fig. 5, the 2 microsecond initial pulse labelled "LP Sync" represents the pulse on the two-wire line which identifies the immediately subsequent data pulses as re¬ lating to an LP frame. The pulses labelled 1 through 12 represent, by their individual durations, the arbi¬ trarily chosen binary levels of a group of 12 original parallel LP signals supplied to the input of the multi¬ plexer, specifically in this example 110010111011. The frame is then repeated, with numbers of O's and l's ap- propriate to the values of the original parallel low-prior¬ ity signals at that later time. The terminal half-micro¬ second portion of the LP sync pulse is cross-hatched to indicate a time interval near the end of the LP sync pulse during which the LP frame cannot be interrupted by an HP frame, for reasons described more fully hereinafter. Unused pins (or pins with constant levels) are not con¬ nected to the Mux at their source connector. At their destination connector, corresponding pins are connected to either a + or - voltage from the cable multiplexer power supply. Pins on the cable Mux chip corresponding to unused bits within the multiplexed frame are tied to a + voltage from the cable multiplexer power supply so that they are sensed and transmitted as binary ones and therefore require a shorter transmission time. Figure 6 shows the HP sync pulse of duration 1 microsecond followed by 4 data pulses each having a duration which depends upon whether the pulse is repre- senting a binary 1 or 0; in this example the frame is made up of HP bits 1, 2, 3 and 4 is assumed to represent binary digits 1, 0, 1 and 0, respectively. The graphs of Figure 7 illustrate some of the advantages of the above-described general type of pulse width encoding of information. At Fig. 7a there is shown a previously-known NRZ encoding of the binary digital information 110010111011. It utilizes 12 corresponding time slots or bit intervals of equal durations - in this example about 1 microsecond; a corresponding 1 MHz clock signal is shown at 7B. The bit rate is constant, and each bit interval contains a level which is either Low or High depending upon whether a 0 or 1 is represented. The total time for transmission of this information is therefore 12 microseconds. In Fig. 7C there is illustrated a known ratio- coding system used to represent the same information. In this encoding system a 1 is represented within each 1 microsecond time slot by a High level which is longer than the Low level, while a 0 is represented by a Low level longer than the High level. Again, the bit rate is constant and 12 microseconds are required for the frame. At Fig. 7D there is shown an encoding scheme ac- 5 cording to a preferred form of the invention, designated as NRZD encoding, according to which each successive pulse be¬ gins substantially immediately upon termination of the pre¬ ceding pulse. Since in this example there are 8 binary l's and 4 binary O's in the frame, there are 8 half-miσro- •J_ Q second pulses and 4 one-microsecond pulse, the total time required to represent the information therefore being 8 microseconds. If all of the bits had been l's, the time to represent the information would be only 6 micro¬ seconds, or one-half the time required by the conventional 15 encoding systems of. Figs. 7A and 7C. If all pulses had been O's, rather than l's, the time required to represent the information would be 12 microseconds, as in the prior- art systems; if the information is random (half l's and half O's, on the average), the average time required will 20 be 9 microseconds. In many systems it is known ahead of time that either O's or l's will predominate, and by representing the more f equently-occurring binary value by the shorter pulse duration, the required time for a complete representation of the data will always be less 25 than 8 microseconds, in the particular system under dis¬ cussion. Fig. 7E shows the same encoding scheme as in Fig. 7D, but with the levels reversed in polarity. For practical reasons it is preferred in the present embodi- 30 ment to use both of the waveforms of these two figures, one on each of two twisted-pair wires, to give the dual balanced waveform depicted in Fig. 5. An important advantage of the reduction in frame time provided by the invention is that where the pulses of different durations represent successive values of a plurality of repetitively-sampled original signals, the shorter frame time resulting from the invention means that each of the original signals will be sampled more frequently than otherwise - that is, the frame can be refreshed more frequently, to give better representation of the information. Figures 5 and 7D also illustrate another aspect of the preferred form of the invention, according to which the successive encoded pulses are provided with alternating polarities. The result of this is that the transmission band required to send the encoded signals with a given degree of distortion is only about half that which would be required for the signals of Figures 7A or 7C, for example. Ac¬ cordingly, in the above example, a transmission channel having a maximum modulation rate of 1 Mhz can transmit a steady stream of zeros at a 1 mbps rate, where each zero is represented by a 1 microsecond pulse and alternate pulses are of opposite polarities. The same transmission channel can transfer equally well a steady stream of one's, each represented by a half-microsecond pulse, with every alternate pulse having an opposite polarity, at a 2 mbps rate. If the signal being transmitted averages half zeros and half ones, its effective transmission rate will be 1.5 mbps, which can be passed through a channel having a maximum modulation rate of 1.0 mbps without appreciable distortion. It has been found that in such a system of the invention one can provide reliable operation over about a 1000-foot length of good twisted-pair cable; if a lower maximum modulation rate of say 500,000 is used, good results can be obtained with a 3,000-4,000 foot cable. It is noted that the encoding technique of the preferred form of the invention as depicted in Fig. 7D, for example, is also very easy to implement, since in essence one need only provide a waveform which alternates between two fixed levels, and maintain it at each level for either one of two time intervals, depending upon whether the level is representing a 1 or a 0. In the above discussion of Fig. 7, the effects of the LP and HP sync pulses have not been considered, since they are not necessary in all embodiments of the novel encoding system; their main function is to differ¬ entiate between HP and LP data when, as in the preferred embodiment, the input signals are classified and divided into HP and LP signals and processed differently. In other forms of the invention such classification and dif¬ ferentiation need not be employed, and although some form of synchronizing or timing may be desirable it can be accomplished in very different ways. However, in the preferred embodiment now being described, a complete LP frame includes an LP sync pulse as shown in Fig. 5, and a complete HP frame includes an HP sync pulse, thus adding 2 microseconds to the LP frame time and 1.5 microseconds to the HP frame time, giving frame times for the examples of Figs. 5 and 6 of from 8 to 14 microseconds for the LP frame and from 3.5 to 5.5 microseconds for the HP frame. Figures 8 and 9 show further details of the preferred form of the multiplexer and demultiplexer sys¬ tems depicted more generally in Figure 3. Referring first to Figure 8, there are shown 12 low-priority signal input lines 200 from the ampli¬ fiers 94 of Fig. 3, carrying the original, parallel, more- slowly variable LP signals. These input lines are con¬ nected to the signal input terminals of a 12-input scanner 202. In response to successive addresses supplied thereto over lines 204 from Mod-13 counter 206, the scanner 202 in effect connects successive ones of the input lines momentarily to the single output line 208 of the scanner. The scanner thus operates as a repetitive sampler of the 12 input signals thereto. In addition, the first, thir¬ teenth, twenty-fifth, etc. pulses from the Mod-13 counter are applied directly over LP sync line 212 to the output transition timer 214; these pulses constitute the timing source for the generation of the "LP Sync" signal by the output transition timer, which sync signal precedes and serves to identify the immediately following group or block of pulses as LP signals. In the absence of high-priority information then, the LP input signals are sampled and the binary 1 and 0 samples passed serially through the normally-trans- missive NAND gate 220 and through OR gate 221 to the out¬ put transition timer 214; the digital data on the signal input line 213 of the transition timer are therefore in serial form, the successive pulses thereof indicating the corresponding levels of the parallel signals at the input to the scanner. The output transition timer 214 responds to all of its input signals to produce on its output line 222 timing pulses which determine when transitions in the state of output toggle flip-flop 223 occur. 223 is a so-called D flip-flop which upon the occurrence of each leading edge of a timing pulse on line 222 assumes at its output line 224 a state (High or Low) opposite that of its D input on line 225. Accordingly, the output of flip-flop 223 executes a transition between its High and Low states each time a timing pulse on line 222 appears. and the time for which it remains in either state depends on the time between successive timing pulses. The output on line 224 is therefore the desired NRZD signal. In the absence of changes in the HP signals, the output transition timer 214 first produces on its output line 222 a timing pulse which initiates the Low- Priority Sync pulse of 2 microseconds duration, followed by a timing pulse which terminates the sync pulse. The next timing pulse changes the state of the flip-flop 224 one-half or 1 microsecond later, depending upon whether a 1 or a 0 is to be represented. The Mod-13 counter 206 is not free-running, but only advances its count to shift sampling to the next LP input signal in response to a clock pulse delivered to its clock input terminal 226 over line 228 from AND gate 230. One input terminal 232 of the latter gate is supplied with Advance signals from output transition timer 214, over Advance line 236. These Advance pulses are the same as the timing pulses on line 222, and are denoted as Advance pulses to facilitate easy comprehension of their functions. Accordingly, each Advance pulse occurs at a transition in the output NRZD signal, and serves to shift the scanner to the next LP input signal, to pro¬ duce a binary sample "telling" the output transition timer whether to wait 1 or 0.5 microseconds before producing the next timing pulse. The other input to the AND gate 230 is supplied over output line 240 from the High-Prior- ity, Low-Priority Frame Flip-Flop (HP/LP FR FF) 242, which in its normal state supplies to AND gate 230 a level which renders it transmissive and permits the Advance signals to pass through the AND gate 230 and to advance the Mod- 13 counter, during transmissions of LP signals. The operations just described for encoding the LP signals can be utilized in systems not including spe¬ cial provision for the handling of HP signals, but since such special provisions are used in the preferred embodi- 5 ment of this invention and cooperate to reduce transmis¬ sion bandwidth requirements, they are shown and described herein, and claimed per se in my above-mentioned copending application entitled METHOD AND APPARATUS FOR ENCODING AND TRANSMITTING SIGNALS. 0 Considering now the circuitry shown in Fig. 8 for accomplishing special handling of the HP signals, the four high-priority information input lines 246 carry¬ ing the parallel HP signals are supplied both to the sig¬ nal input terminals of a conventional four-input scanner 250, operative when activated to sample the HP signals, and to a conventional level-change detector 252 for sens¬ ing when a change occurs in any of the four input signals. Normally, during the transmission of low-priority signals, the four-input scanner is not activated and produces no Q output. However, when one of the four HP signals changes level, this change in level is detected by the level change detector 252, which may be a device of known form which, in effect, merely stores the most recent levels of the four signals and then compares each of them with its next 5 subsequent value to detect any changes therein. Upon such detection of a change of level of any of the four signals, the output of detector 252 changes to its op¬ posite state. The latter change in level passes through normally-transmissive NAND gate 260, the control term- 0 inal 262 of which is connected to an END OF LP SYNC line 266 which normally permits this to occur. The resultant change in level at the Set input 270 of the HP/LP FR FF 242 causes it to switch immediately to its opposite state, in which its output line 240, denoted LP FRAME, goes Low 5 and its other output line 272 (marked HP FRAME) goes High. This change on line 240 makes AND gate 230 nonresponsive to the Advance pulses so as to terminate the LP signal sampling by scanner 202, and renders NAND gate 220 non- transmissive so that the output of scanner 202 is isolated from the output transition timer 214; at the same time, the change on line 272 renders NAND gate 280 transmissive of the Advance pulses applied to it over line 236, and the latter Advance pulses are thereby applied over line 281 to the Mod-5 counter 282 to operate it through one cycle of five counts and to step the scanner 250 through its five positions, after which HP/LP FR FF 242 reverts to its normal state and supplies a signal to the reset terminal RST of level change detector 252 to reset it. Accordingly, during the Mod-5 count, in response to the next Advance pulse, Mod-5 counter 282 puts out on line 283 a High-Priority Sync timing pulse for appli¬ cation to output transition timer 214, which responds by holding flip-flop 223 in whatever state it is in for 1.5 microseconds, to form the NRZD HP Sync pulse; at the end of this sync pulse the next Advance pulse is applied over Advance line 236 through AND gate 280 to the Mod- 5 counter to produce the first address signal in the 4- input scanner 250 and thereby sample the first HP input signal. This sample passes through NAND gate 284 (nor¬ mally non-transmissive, but rendered transmissive by the HP FRAME signal on line 272) and OR gate 221 to the output transition timer 214, which causes the timer 214 to pro¬ duce a half or a one microsecond pulse at the NRZD output line 224 depending on the sample. At the end of this output pulse, the next Advance pulse is generated and advances the Mod-5 counter by one count and the input scanner to its next address, analogously to the operation of Mod-13 counter. In this way the information on the four high- priority input lines is encoded on the NRZD output line 224 in the form of successive pulses of alternating po¬ larity, one immediately following the other, and with either half-microsecond or one-microsecond durations de- pending upon whether they are representing a 1 or a 0. If no further level change occurs in any of the HP sig¬ nals, there is no further output from the previously-reset level change detector 252, and the HP/LP FR FF reverts 0 to its normal state in response to the END OF HP FRAME signal produced on line 290 by the end of counting in Mod-5 counter 282. In response to the reversion of the HP/LP FR FF 242 to its normal state, the Mod-13 counter resumes its counting at the point where it left off, thus 5 causing scanner 202 to complete its sampling of the LP frame. The above-mentioned END OF LP SYNC line 266 is normally supplied by the output transition timer 214 with a level which maintains the NAND gate 260 in its o transmissive condition. However, during the latter part of each low-priority frame sync pulse, represented by the shaded area in Fig. 5, the output transition timer produces a level on line 266 which renders NAND gate 260 non-transmissive during such time. Accordingly, if a level 5 change detector pulse occurs in this time interval the LP scanner 202 will nevertheless continue to operate until, the end of the LP sync pulse, at which time a change in level on line 266 renders NAND gate 260 transmissive a- gain, and the high-priority frame will begin. The dura- Q tion of this period of non-interruptability of the LP sampling is in this example about one-half microsecond, so that the maximum time required to produce an HP sample is increased in such event by a half microsecond, to a total of from about 4 microseconds to about 6 microseconds. Ul t to - i P 1 o cn o cn o cn Ul to to P» P" o cn o cn o cn Ω O 53 CΩ t→ Ul 01 P- S3 Ω P- ft u P- w rt rt rt O It taj it TJ g O a d a 11 3 rt Φ < ff d TJ Ul TJ 3 ff H O ff to 3 01 Φ ff ff d Φ P- rt φ Q P- βl 3 01 φ G φ CO Φ φ TJ e TJ 01 P- O φ cn 01 Ω Ω Φ Φ It rt ιΩ 0i 11 X lΩ rt a rt TJ J CO n 3 TJ Hi P" P« t-> Ω ff ^ H ff 0 TJ 3 • 3 P- * * 3 01 Φ 01 rt 11 P- l-e rt P- CO Φ 7f P- a " 3 cr rt d p. CΩ O βl n φ CD φ < 01 Φ P- 01 φ IΩ βl βl O CΩ P- Φ rt 3 |_1 H- a 01 H TJ O TJ CΩ cn CO Φ a 3 Φ 3 a O rt P- ff rt 3 CΩ Hi rt ιΩ IΩ βi Ul ft P- 3 CΩ d It d φ φ P* a βl a Φ Hi ff 3 • βl a d P- ff P- rt H tt) p- Ω a P« O H 3 O 3 XJ rt σ It Φ TJ TJ It rt 1 CΩ Φ CΩ "— o βl CO O CΩ It Hi rt Φ H It tt 0 3 d H Φ TJ ff d TJ It lΩ • 3 ft It 3 φ a Φ P- P- βl CO Φ O ff 3 O tr" rt t-3 P « Hi P» φ rt rt Φ P- O t-3 CO P- cr a CO C 3 taj 3 a C a Φ 0 It a J ff 3 Hi P- CO Φ P- rt CO Hi ff 3 01 It lΩ P- tΩ a P- rt ff 1 rt Φ φ φ φ Φ 0 ft Φ p- P- fl¬ O 01 er βl ιΩ rt t-ι 01 ft 3 φ φ P« CO Φ Ω a βl 11 O φ βl 3 3 rt rt 0i 11 P 1 • rt Φ P- 3 CΩ 0 O K 11 rt O ft rt 3 P- t- 11 a ιΩ it P- rt Φ -. ff CO 3 a a TJ CO 2! 3 rt 3 P- Hi Φ a rt to #* βl rt er ιΩ er CO u> Φ CO φ rt | 0i φ Ω n P- 0i P* < rt lΩ J O 1 It ff TJ Φ P" ff Hl o ^ CO Ω Φ - rt rt O 3 3 J φ Q P- CΩ σ P 1 cr 01 Φ d 3 Φ O • 0 O rt P* CΩ l It d TJ 01 CO 3 CΩ rt P- φ *» P- It βi rt Ul 11 01 n Φ Ul O Φ P- et 3 d H ft S3 rt ft O 3 P- It H P* CΩ 11 P 1 α TJ P- ιΩ *- Ω fl¬ Ω Ω Φ rt CΩ P- ff O rt Φ rt Hi 3 O P- φ Φ 01 __- TJ O o TJ IΩ P- o TT O d rt Φ Ω 0 Φ ff H Φ O ιΩ < O 3 < CΩ 3 a 2 d t > P* P- CΩ -» φ it d H 3 rt Φ O 3 3 TJ φ O H φ d Φ φ CΩ Ω Q rt CO P- 3 It a Φ 3 01 P- CΩ Hi Φ rt 3 d rt rt P" Ω P- P" X TJ H φ βi Φ P- rt rt rt 3 CO Ω rt rt n P- ff βl CO TJ CO O tt O O a CΩ H rt 3 3 Φ P 1 01 CO 01 It ff 3 φ CΩ Φ It φ H d t-ι O P- P- Ω rt CO 3 Φ 3 P- rt XJ H o rt ff O Φ P- CO P- a P- tt o Hi 3 0 7 φ Φ P- TJ a 3 P* 01 O 3 • φ Φ Ω rt TJ TJ P« O 3 Ω 3 3 TJ CO Ω Φ oi d O a 0i Ul O 0i 7T Ω φ rt O 3 rt φ rt P- rt P- rt rt 3 rt P* Ω Ω 1 H Ul a Hi 3 01 ιf O rt Ω O S3 O CΩ φ co ff a Ω P- φ O O a βl rt Oi O t-* O d a TJ 1 TJ 11 Φ It < 1 βi ιΩ Φ Φ H 3 CO Hi CΩ P- P- rt 3 Ul O rt 01 TJ d rt IΩ P- P- TJ 3 n Ul P- Ω 3 O TJ φ Φ 3 P 1 J P- < < P- P- 3 rt H 01 t~* Φ P- < a rt a Φ P 1 CΩ O H ft Ω d 3 It Ω lΩ Φ P 1 0 Φ Ω Φ CΩ 3 ff P- 3 CΩ CO CΩ Φ Φ P- Ω P* ft 3 Φ TT rt ft ff O < φ 3 3 O rt lΩ tu Φ Φ a Φ TJ rt a O rt O Φ 3 Ω 33 φ 3 d Φ X CΩ rt d rt J a CΩ 0 Φ M rt ff 3 βl rt Φ Φ P- Ω CO σ a TJ H φ P « 3 It Φ ft \ ffi P" 3 rt 3 S3 P- Φ CO 3 Ω P- ft O P- O TJ 0 CO 11 P- O ft ff O ff tr 1 J rt to 01 a P- 0i P- rt It a Ul It < ff 3 ιΩ A" 11 P- 3 3 3 Φ Φ Φ Φ TJ 0 1 rt P- 3 σ It XJ rt P- P< Φ φ C 3 cr φ 3 rt P- 01 rt It CO σ Φ 3 ιΩ H ff Φ rt l to a a rt ft βi CΩ S3 O 3 rt t-ι f rt taj KJ rt P' ιΩ Φ P- ιΩ d P 1 ff P- P 1 O Φ a ff TJ ff Ul TJ cr Φ tϋ 2! ff It βl O βl 3 P- rt P* βl rt 2J Φ ft CO rι 3 d Φ a d Φ 3 Ul XJ Ω O Φ TJ td Hi H 3 Hi CO Φ > 3 0 S J d P- It rt ιt βl It oι o CΩ Φ ___ rt TJ 3 P- O ft a IS1 O rt tt ιΩ 01 ff tt H 3 KJ rt TJ td TJ » φ P» βl a 3 H rt φ βl n rt σ Ω φ O P- a rt Φ βl CO to 3 ft 2! ff rt d td IΩ P- σ oi Φ 2! 3 rt 3 Φ 0 ff Ω co 3 P- P- 11 P- 1 Φ ff O Φ P- taj H co P- Φ P* rt CΩ βl a CΩ Hi Φ CO d rt βl CO O P« IΩ σ rt φ O f CO td CΩ a Φ 01 td rt Ul J P- rt 3 er P« Ω 3 It P- • * 3 P- 3 H TJ 3 H Φ J ft CO 2S P- H Ω φ βl a IΩ rt βl Φ d . ff 3 βi rt P- d TJ CO Φ rt -ι Hi to O >*>• It Ω 01 3 φ n a CO φ φ P* rt O 3 H O 1 It rt O P- rt *» rt 3 O ft H rt 0ι 3 11 n a CΩ CO O O J Φ CO Hi taj 01 φ CΩ 3 O Φ • It rt P- to 01 P* Ω O Φ βl P- PI rt Ul d Φ Φ f t rt ^ ft Φ 3 01 rt O Φ < 1 CΩ Φ S3 3 rt O It φ P 1 rt rt CO rt Ul 0i o Φ 3 ff 3 3 Φ cr P- O βl 3 Ω o O TJ d 01 o 3 TJ 1 φ a 1 P« P- 3 O it a P- Φ d Ω rt en X! ft TJ CO Hi Φ rt CΩ P- rt 1 Φ • ^ d φ ff < CO It φ Φ Φ a register 314, so that the serial data applied to the re¬ gister over data line 311A will be strobed into appro¬ priate parallel locations therein. In order to time the changes in address and the strobing of the data in ac- σordance with the aperiodic received data, Mod-13 counter 330 is advanced in response to the transition clock pulses which are supplied to its clock terminal 344 over line 346 by way of AND gate 348 so long as LP FRAME line 326 is High to render the AND gate transmissive of the transi- tion clock pulses. The enabled states of the Mod-13 counter 330 and of the 12-bit output register 314 are both controlled over LP FRAME line 326 by one output of the High-Priority, Low-Priority Frame Flip-Flop 331 (HP/LP FR FF) , which in its reset state enables both the Mod-13 counter and the 12-bit output register. So long as low-priority sig¬ nals are being received, parallel signal levels on the 12 low-priority output lines 366 of the output register 314 will therefore comprise the desired reconstituted parallel binary information for direct supply in parallel form to Modem-1 (Fig. 1) . So long as no HP signals are received, this operation continues. When a high-priority frame is received by the input transition timer 303, the resultant HP SYNC pulse on line 304 shifts the HP/LP FR FF 331 to its opposite or set state, and resets Mod-5 counter 390 to its ini¬ tialized state in which it is ready to count in response to transition clock pulses. This change of state of flip- flop 331 acts over line 326 to disable the 12-bit output register and, through the action of AND gate 348, imme¬ diately prevents further counting by the Mod-13 counter. Accordingly, all changes in the output of the 12-bit out¬ put register are arrested, and counting by the Mod-13 counter is immediately terminated. At the same time, the Mod-5 counter 390 begins counting in response to transition clock pulses applied to it through AND gate 392 over lines 308 and 394. During the preceding low-priority signal interval the AND gate 392 was held non-transmissive by the level on the HP FRAME output line 396 of flip-flop 331, applied to one of its input terminals, which level simultaneously held disabled the 4-bit output register 312 over line 324, preventing the registering of any new information in the latter reg- ister during low-priority frames. However, as mentioned above, the flipping of the flip-flop 331 to its Set state enables the 4-bit output register and also permits the transition clock pulses to be supplied to the Mod-5 count¬ er to produce the desired counting. Upon each count, the address lines 398 cause 4-bit output register 312 to advance its address, so that the data supplied to the latter register over line 310 are strobed into and reg¬ istered at the proper addresses, available for parallel output on HP output lines 399. At the end of the 4 count by the Mod-5 counter, a fifth count produces an overflow output, supplied over reset line 400 to reset the HP/LP FR FF 331 to its "low- priority" state, whereby the Mod-13 counter immediately resumes its count and completes the reconstitution of the low-priority information at LP output lines 366, and the Mod-5 counter and 4-bit output register are disenabled by the HP FRAME signal on line 396. Accordingly, the original parallel input signals at the input to the multiplexer system of Figure 8 are transformed into serial form, delivered over the two-wire transmission line to Modem-1 and, at the input of that modem, transferred back to parallel by the demultiplexer of Figure 9, with any new high-priority information in¬ jected by interrupting the transmission of the low-prior¬ ity information immediately, whenever changes in the high- priority information occur, and with the transmission of the LP information resumed immediately upon the absence of further changes in HP information. The same action occurs for signals travelling in the opposite direction, from Modem-1 to FEP-1. Further details of the timing involved in the operations of this multiplexer and demultiplexer will be more fully understood from the timing diagrams of Fig¬ ures 12 and 13, in which time increases toward the right of the diagrams. Referring first to Fig. 12, which relates to operation of the MUX of Fig. 8, at A there is shown the signal produced on LP FRAME line 240 by the HP/LP FR FF 242. In this example it is assumed that an LP frame was underway during the Low portion of the signal at Fig. 12A, was interrupted while the signal at Fig. 12A was High to enable an HP frame to be inserted, and then became Low again to permit the sampling and transmission of the LP signals to be resumed and completed. At Fig. 12B is shown the relative timing of succes¬ sive samplings by the Mod-13 counter 206, in this case for 12 parallel input levels of 1101001001010. The times between samplings are one-half or one microsecond depend¬ ing on whether a 1 or 0 is represented. In this example the HP frame begins just before the 6th count interval is complete, and the HP frame con- sisting of an HP SYNC pulse (Fig. 12E) and the four bits 1010 (Fig. 12C) is inserted. Upon termination of the HP frame. the Mod-13 counter begins to operate again, starting wit and completing its 6th count interval and continuing wit counts 7-12 as if it had not been interrupted. It is no that when the HP SYNC pulse occurs, its effect is to ext the LP count interval then underway into the HP SYNC pul i.e. lengthen it to 1.5 microseconds. This eliminates the portion of the 6th LP count interval already timed- out, so that when the LP count resumes it begins at the start of the 6th count interval and a small amount of ti is thereby added to the LP frame time. Significantly, however, the desired prompt sampling of the HP input sig nals is thereby accelerated, since the HP SYNC pulse is produced and the HP frame completed earlier than would otherwise be the case. At Fig. 12F is shown the serial data (1/0) , na ly the levels of the samples of the parallel input signa appearing at line 213 of Fig. 8; the shaded areas are no true data and are i relevant.- At Fig. 12G are shown the Advance (transition) pulses, which are spaced apart by 1 or a half microsecon depending on whether a 0 or a 1 was sampled. The corre¬ sponding NRZD output produced on twisted-pair line 100 of Fig. 8 is shown at Fig. 12H, and the bit numbers of the LP and HP frames are shown at Fig. 121. Fig. 13 shows corresponding waveforms which wi occur in the DEMUX of Fig. 9 for the same data content as in Fig. 8. At A there are shown the NRZD input signa delivered over twisted-wire pair input line 300 of Input Transition Timer 303. It will be understood that actual the DEMUX to which MUX 96 of Fig. 3 would supply its ser output would be in the connector plug 29 of Fig. 1, not the DEMUX in the same connector plug as that in which th MUX 96 is located. However, since all MUX'S and DEMUX's in the system are the same in this example, the operation will be described as if the DEMUX 130 were supplied with the output of MUX 96. Returning to Fig. 13, at B are shown the transi- tion clock pulses, each produced on line 308 by timer 303 (Fig. 9) in response to a transition in level of the input NRZD signal on line 300; these are the transition pulses which, used as clock pulses, strobe the data pulses into the proper flip-flop storage devices in the 4-bit and 12- 0 bit output registers, while also being applied to the AND gates 348 and 392 to shift the counting between the Mod- 5 and Mod-13 counters at the proper times. At Figs 13C and 13D are shown the LP SYNC pulses and the HP SYNC pulses, produced by input transition timer 5 303 on lines 306 and 304, respectively. During an LP frame the LP SYNC resets the Mod-13 counter 330 to achieve syn¬ chronization between MUX and DEMUX, while the HP SYNC re¬ sets the Mod-5 counter 390 to synchronize it. The data pulses shown at Fig. 13E are produced o by the input transition timer, which measures the times between successive transitions in the received data signals and puts out onto line 310 a 1 or a 0 level depending on whether the received data pulse has a duration of 0.5 or 1 microsecond. 5 The counting by the Mod-5 counter is started and stopped by the changes of state of the HP/LP FR FF 331 shown at Fig. 13F. Fig. 13G shows the overflow pulse which is ap¬ plied over line 400 from the Mod-5 counter to HP/LP FR Q FF 331 to reset it after all four of the HP pulses have been received and stored in the 4-bit output register. Ul to to P« P» o Ul o Cn o cn 3 <S 0 P- rt φ Φ 33 a o Φ Hi It βl It P- cr t-* Φ Φ a TJ t a Φ P- CΩ CΩ Φ Ω 3 P* rt o Cfl a d P- n CΩ Φ Ω P" It o cr CΩ Φ d rt n Φ Φ o • Hi P- > CΩ a Ω CΩ 0 Φ rt rt a P- Hl 3 0 ιΩ rt H It XJ ff ^ ff 3 φ 0 rt φ Hi P- d 3 rt • It ff φ rt As examples only, one can use shift registers, tapped delay lines or counters for such purposes. It is presently preferred to use for this purpose a ripple count¬ er, since it is readily implemented on a custom integrated 5 circuit chip. The input transition timer 303 of Fig. 9 responds to the received NRZD signal on line 300 to produce the four output signals on output lines 304, 306, 308 and 310 described above with reference to Fig. 9. Again, this 0 function also can be implemented in many different ways. It is presently preferred to use a transition detector which puts out a pulse (transition clock) each time the input signal executes a transition in either direction and then measures the time between transitions to put out 5 an HP SYNC pulse, an LP SYNC pulse, a data High level or a data Low level, depending on the measured time between transition pulses. In order to accommodate distortion along the signal path between MUX and DEMUX, allowance is preferably made for some variation from ideal in the 0 time between transitions. Thus a 1 is detected for an inter-transition time interval anywhere between 1/4 and 3/4 microseconds, a 0 for a time interval between 3/4 and 1 1/4 microseconds, an HP SYNC for a time interval between 1 1/4 and 1 3/4 microseconds, and an LP SYNC for a time 5 interval between 1 3/4 and 2 1/4 microseconds. Further, in order to minimize false triggering on electrical noise signals, a blanking pulse suppressing all received signals for 1/4 microsecond following each valid received pulse is preferably used; moreover, a time-out Error signal is Q preferably generated and may be used to produce a display indication whenever a transition is not detected within 2.25 microseconds after a valid transition pulse. Since the master oscillator 301 preferably operates at 8 MHz Ul to to H t- i o Cn o cn o cn t-> o ft σ P» It 0 TJ cn TJ S3 βl su βl TJ βl CO ιΩ IΩ t-3 TJ Φ βl It 33 tt rt βl ui TJ : x; P- Hi d P- d P » 3 TJ 3 d TJ βl βi ff d βl P- P- P- ff 3 Φ TJ o H 3 M H a a P> H o ft rt Φ P 1 Ω n 0 It 3 Φ a rt φ O t 3 φ CΩ Ω Ul H CΩ Cfl 3 Φ Φ n ff Φ 3 ff φ βl φ ^ βl Φ Φ Φ βl XJ CΩ Φ 33 a CO H Φ Hi Cfl P- P* βl It o 3 TJ Ω • TJ 3 φ P- P- a P- CO Φ 3 P- O H P- Hi Cfl O d ff P- TJ 01 rt¬ Ω Ω Ω P 1 3 P- Φ < βl ft rt Ω 3 Ω P» o P> t-ι rt Oi CΩ rt o o H ιΩ 3 < Φ 3 βl Φ βl βi rt βl 3 P- 3 o ui rt¬ > Cfl CO βl TJ 3 rt P- a rt 3 3 σ Φ H rt 3 ιΩ rt Φ rt P- n 3 d a 11 TJ It TJ Ω lΩ ft Ω o 11 P- o TJ CO βl Ul cn P- ft O P 1 φ βl 0 βl Φ 01 φ P- Φ σ O d < Ω 3 Hi d 0 o *>. σ 3 P- 3 ff P- CΩ ιΩ Cfl Cfl rt CO ft βl 3 Φ 3 rt βl P» P- rt¬ S3 d x; Cfl 3 σ ιΩ rt ft Φ βl TJ CΩ ft βl Φ Ω lΩ TJ Φ P« O 3 S3 Φ ft o P- TJ Φ o P- ft 0 ff P« βi ff d 3 1+ CO Ω sΩ ff rt < TJ Hi CΩ rt P* XJ rt d 0 33 Φ 3 ft Φ P 1 3 TJ TJ P" φ CO 7*T P- rt Φ d Φ P- φ o cr ιΩ 3 P- CΩ a ff φ a d P« rt Cfl βl P- u> 3 P- Ω βl rt rt rt 3 0 3 tι ff P 1 P- rt ff P* P* 01 o φ CO 3 t-ι φ U Cfl ff 3 CΩ ff Cfl 3 H a o TJ H 3 o βl • rt CO n ιΩ d TJ • 3 P- CO Φ P- o d o d βl ιΩ d H er φ It 11 ft rt H t It IΩ 01 P- P- P- Hi 3 TJ «Ω rt ιΩ 3 H TJ ιΩ Hi Φ fl P- Φ o Φ Φ l P* 3 Ω CΩ rt It rt IΩ ιΩ d P- ff ff H CO βl rt¬ tt ff 1 3 CO a O βi Ω P- o βi H Ω Φ XJ φ CΩ rt o 3 rt¬ 3 IΩ O ιΩ S3 3 3 P* d rt o P- 3 tt S3 Cfl 01 CO Oi o P- Hi rt 01 P- Φ P- βl βl Φ rt Φ 3 Cfl Φ ff φ Ω 3 H ft Ω 3 01 3 Ω o βl J ft < 3 ω J 3 a Ω βl TJ βl CO Φ P- βl P* ff o ft CΩ H rt H 3 ff Φ Φ O O ft rt rt TJ H ft Ω rt X Φ rt ff P- o XJ o P" Cfl cr rt H rt ft P- O βl 3 φ Φ P- rt H ff o Ω P- Hi rt rt It CO o P- Φ O XJ βl o 3 Φ σ rt¬ cn 3 φ βl Φ 3 d 3 P- Hi Φ o P- 33 ft φ S3 |t d rt Ω O rt rt φ Φ Cfl Hi 3 rt J P- d < P- CO d o P- ff Ω P- P- βl tΩ P* Φ d S3 O < O O 3 rt φ P- a βl rt 3 Φ rt TJ ιΩ 3 P 1 Φ o 3 0 TJ ff o CO ff 3 Φ P 1 It 3 < o rt CO o ff H 3 ιΩ 3 J o 3 Hi Φ P- a H S3 φ CΩ it Φ βl d φ Ω Φ ιΩ rt 3 TJ Hi a P* d lΩ P- Ω CO βl Φ P- a ff H 3 It a βi X 01 a o d TJ P- rt¬ TJ P- rt¬ Φ < Φ ff • rt a It o XJ ιΩ TJ 3 TJ rt Hi P- 3 H βl 11 P- rt d φ 11 Φ 01 Φ ff σ S3 βl Φ d It φ Φ o 3 t~* CΩ CΩ Cfl 3 βl H a rt Ω ft σ P- XJ 3 TJ rt rt It o It Ω CΩ d ιΩ XJ Φ CΩ rt rt 3 CΩ er βi a ff ff rt XJ 3 rt Φ tι Cfl ff rt rt Φ CΩ Φ rt Φ Hi P- Φ X! 1 tt P- φ CO o tt Φ Φ S3 rt rt Ω rt lΩ rt P- CO o ft Hi rt¬ TJ It O er 3 Hi • rt βl er 3 a P- o o er o ff βl <J ft 3 Φ Hi rt It P- ff 3 Φ φ rt Φ t-ι Hi Φ rt rt ft βl P- βl 11 01 11 Φ 01 P- Ω Φ Φ taj rt Ω φ a a t-i βl rt o Φ H o s Φ X rt 3 3 βl 1 ιΩ P- rt βl TJ Φ Φ It 3 Hi Φ d 3 J CO P- ft Φ CO Φ H O ff rt ιΩ φ 3 o rt rt P 1 P- ff P- Cfl ιΩ rt P" TJ 3 ff 3 P- H CO βl βl d a σ φ Φ βl 3 φ t* 11 TJ ff βl Φ TJ P- φ d φ ft tt cr XJ Ω P* TJ 11 σ rt Ω Ω x; a TJ CΩ 0 TJ d φ Ω 3 P- Φ P- Hi ff φ rt Φ βl Φ rt¬ P- ( Ω rt¬ 3 o rt¬ 11 H a rt rt ιΩ o rt βl P" Cfl o P- a Hi Ω 01 CO a 3 rt φ CΩ P- Hi φ . βl 3 S3 Ω P" Ω P» a 3 P- rt o 01 It XJ rt P- H βl CO Φ rt < 11 Hi rt Φ Ω βl XJ o *» d Φ φ 3 ff rt ft Φ 3 ff 3 XJ 3 φ o Φ 21 φ Φ TJ Φ d It Ω Hi ^ cn rt a ιΩ Φ φ O Ω rt ιΩ CΩ 3 Ω 3 rt d 3 rt O P« Φ Φ βl • Φ ft P- ft O βl a φ φ TJ H βl rt Φ taj it Ω Hi rt¬ a 01 TJ Φ ft ff rt P- rt H P- 3 d Cfl rt It P- ff rt rt H rt Φ < 3 d o Φ P- 3 11 H Hi It Ω P* φ rt Φ O lΩ φ ff φ o βi P* βl - i IΩ o lΩ φ Hi P- Φ CO βl It Hi d Φ a 3 3 βl H φ Ω βl 0i Hi 3 1 Hi Φ 3 φ βl 3 rt er rt CO X! P- rt Φ it 3 P- P- 11 Φ Cfl cn CO O Φ φ P- a rt Φ rt < Φ • ^ P- 1 o CΩ Φ 3 1 rt It it Referring to the latter figures, the NRZD input line 300, the timing clock oscillator 301, and the output lines 304, 306, 308 and 310 for the HP SYNC, LP SYNC, Tran¬ sition Clock and Data 1/0, respectively, are as shown in Figure 9; the remainder of Fig. 15 shows functionally one form of electronics preferably used inside the input tran¬ sition timer 303. In this form of the system, the input NRZD signal is applied to the edge detector 700, which also receives 0 clock pulses from clock oscillator 301. It will be re¬ called that the data input signal to the edge detector is preferably bipolar in the sense that the signals on the two wires of the twisted-pair line are the same but of opposite polarities. Accordingly the edge detector, 5 which may be conventional, preferably includes two edge- detecting flip-flops, one for each wire, and an inverter through which the signal from one of the wires is passed prior to its application to its edge-detecting flip-flop. The outputs of the two edge-detecting flip-flops may then o be combined by applying them to the two input terminals of an OR gate, the output of the OR gate constituting the edge or transition pulses on line 702 which are applied to timing generator 704. One such edge pulse is produced for each positive or negative going transition in level 5 of the received signal. Timing generator 704 responds to each such edge pulse to produce a series of three suc¬ cessive timing pulses ET1, ET2 and ET3. Referring to Figure 15, at A there is shown the NRZD signal on input lead 301, including a reference edge Q and four successive edges following the reference edge by time intervals representing a 1, a 0, an HP SYNC pulse and an LP SYNC pulse. The other graphs of Fig. 15 are ) to o t-ι P 1 cn o cn o Ul βl P* o o It rt ti βl TJ TJ σ 3 Hi cn 11 cr P» ft O rt¬ ff Ω < TJ Ω 3 P- Hi 3 ff ff Φ rt d d J P- Φ φ Φ X! cn ff Hi rt βl P- φ d O a 3 11 Φ cn H P* Ω rt Ω n td Φ βl ft P« rt H rt Φ a H o Φ taj cn CΩ ft rt Φ O TJ 33 • ft 3 Ω P«. rt CO 11 P- d P- d 3 rt¬ P- φ φ ff o 3 3 o ff Hi ff CO ff 01 Φ φ CΩ -J n 3 ιΩ Φ ιΩ CO φ Cfl Ω a 3 P- P- φ P- P- It TJ Cfl O βl Φ ff X rt • P* φ Φ a Ω > rt tt 3 O rt P- TJ rt SO rt rt¬ ff βl βl tt Ω βl P- ff rt cn Ω P- IΩ rt O cn 0 φ • * *» P- CO > Φ P« rt CΩ P- o Hi Hi 3 It H O 3 3 CΩ o O 2S rt cn φ ft 3 3 tr rt tΩ rt taj O 3 ft CO TJ rt a rt Φ φ 3 P] 00 α n Φ O Cfl P- a > o Φ ff P- ft Ω ff > o taj rt φ P- It ff ft βl ff 01 a P- 3 ^ Cfl 3 rt rt Φ ιΩ P- TT O Φ er P* P- M Ω 3 φ Ω Ω φ 01 ιΩ 3 lΩ 3 Hi ιΩ o • 3 Ω lΩ XJ Φ ιΩ S3 XJ d ff o cn 01 CΩ Φ P- 0 βl Cfl Φ rt Φ P- TJ Ω O taj O • P- P- TJ d td It P- 3 It rt ιΩ 3 er P 1 ff ti a P" 3 d d CO P- 3 It < ft P" S3 o o 3 ►3 a φ It a ff P- Φ a o φ Φ Φ IΩ Ul ιΩ H t Ω IΩ P» O Φ O P« 0 3 Hi It O Φ P- Φ Φ βl - 3 S3 Ω Ω Φ O CΩ O H- • It Ul a d Φ n ~0 o rt ft -^ Φ 01 3 rt¬ n Φ 1 J Φ • P* ff td rt « * βi t TJ Ω to 3 Φ t t It rt Φ P- σ H ft ft r d φ t- i r a P- d P* P 1 Φ ff Φ a ff ff d rt to Ω H3 a cn 01 01 P- Hi < Φ Cfl P" Hi βl cn CO Φ It H φ Φ ~J H P- o ft to rt tr ¬ ft Ω Φ Φ It cn o M ft O P 1 ff ff ^ d Φ to Cfl cr It rt o σ 3 o er 0i rt a Φ Cfl φ H It o P- O < φ 3 X o t-ι cn φ φ o rt TJ XJ P- rt Ul taj P* Φ Ω ff H rt rt 3 S3 01 βl a P- Ω βl CΩ a TJ d Ω P- 3 P- It O td O P" ff Φ CO H < Φ CO Ω rt¬ βi cn d TJ H It rt Φ tΩ 3 Ω 3 O S3 t-3 S3 Cfl Ω Φ d βl o rt rt d rt 3 βl Φ -ι rt Cfl ff o βl 3 • o Φ Hi rt 3 P» P- XJ rt 3 ft Φ rt ^ CΩ rt Φ a rt 01 ti Cfl o Φ Φ Cfl cn a P- o 3 01 Ω Φ 0i ff O p. rt P- rt rt φ It < φ 3 φ P« CΩ rt¬ rt P- βl P- ιΩ rt¬ P« 11 φ O 01 O Hi φ o φ Φ J P- rt Ω cn ft cπ Φ rt 3 cn 3 Cfl Φ P- Tt CO d 3 O 3 a Hi 01 rt Φ ft CΩ P- o ff ff td βi βl ft rt n φ CO ff CO ^ a 3 Ω Φ TJ 01 a H 3 3 o φ 01 3 rt TJ Φ P- ff ff a a O O Φ < a TJ ff CO ιΩ XJ βl P- a S3 It cn P- rt a 3 Φ Φ d P- 3 S3 >Ω J rt P- Φ P" φ Φ • * TJ 3 « * 3 td td P- O φ ιΩ P- ti a 3 PC 3 rt cr CO o Ω Ω P- rt rt •«• TJ ιΩ Pi P3 cn rt 3 Hi φ It rt Hi p. Φ o N βl CO βl d Hi Φ o φ φ . ff TJ M Oi βi to P* d P- Φ 1 P- Φ P- 3 3 CΩ Hi TJ J It Ω Cfl a a P- Φ 01 rt P- ιΩ 3 It Ω o Hi rt a βl Hi rt tΩ It o Ω O ff 2! Ω Φ Φ 3 3 φ φ Φ a TJ er ff 3 O βl Φ rt Φ CΩ P- P" rt Cfl < i ■ Φ βi 0 rt • rt¬ a TJ a 3 taj d Oi rt σ It Φ 11 It S3 Hi ,--. O ff Φ Ω TJ Hi o rt βl Φ i P- H Ω > rt P« Φ a Φ ff P- 00 Ω ft O TJ φ a ff Φ l-e 01 P- rt o rt rt IΩ Cfl P- rt βl XJ Ω ^ 3 d P- φ 3 TT ff Hi d 3 P- rt P- It 3 cn P- < βi • Φ 01 3 0 σ rt Ω TJ Ω a a Φ H 3 td βl TJ cr CO 3 Φ ft P- Φ O TJ O 01 Φ *3 ff N J taj CΩ βl lΩ t-a It 1 Φ P- βl ιΩ ti o rt P* P- a cn 3 d rt n cn βl σ d rt P- Φ CO Φ Hi rt H rt Cfl cn Cfl d • P- rt φ Φ rt It XJ a P" Φ tΩ CΩ Φ cn P* n P- Ω P- t-ι ^ taj t 3 < P- CO a a ff . cn Hi • O d a TJ 0 Φ o o rt¬ P- Φ • P- 01 P- O φ 3 ff ιΩ 1 Φ it Φ Φ rt Ω tΩ d Ω TJ CΩ 3 3 βl 3 3 rt 3 \ 3 ff O φ ιΩ ff CO rt t-ι Ω Φ H o n φ Cfl rt Φ fl a P- P- P- P* ft P- S3 O 11 Φ φ Ul βl Φ CΩ 3 rt¬ Ω d o t-3 ft o N cn Φ σ 3 TJ P- φ Hi 3 3 Φ S3 φ tt H TJ • ^1 Cfl ft ff P- 3 Φ a P- d 3 Hi a n Ω 33 a Φ . P- to rt 0 TJ a to ff ff Φ 01 3 It 01 H sΩ φ P- O Φ P- F P- rt 3 00 Φ Ω P 1 Φ O 0 Φ rt o P- P- Hi ft CΩ 11 βl 3 P" TJ 3 φ d ^ t 7? P- It S3 td Φ Hi 3 Ω rt TJ Φ Φ φ ιΩ TJ P« tΩ 0 3 φ Φ It 3 td t-a a rt rt Q d taj a 3 O O d CO rt d o P- TJ a Ω o 3 to P» φ O 3 l-e P- ft lΩ Ω 3 CO P* rt KJ φ φ cn < 3 d rt CO \ 11 1 Cfl ιΩ ff Φ Φ 01 1 CO φ 25 a 1 H φ Oi t-ι 00 1 Φ • βl P* φ I O tΩ XJ rt H CO rt • φ ^ cn Φ Counter 726 of Figure 14 may constitute a chain of three individual counters producing respective outputs DCO, DC1 and DC2 as shown in Figs. 15H, I and J respect¬ ively. The DCO constitutes a Low level initiated at the 5 leading edge of the ET3 pulse and lasting 1/4 microsecond followed by a High level which lasts for 1/2 microsecond; this alternating of levels repeats until a subsequent edge pulse occurs. As in others of the graphs, a double level indicates that the signal may have either level at such Q times. As shown in Fig. 151, the first DC1 High level is also initiated at the leading edge of the ET3 pulse, and terminates after 1/2 microsecond; it then assumes its Low level for 1/4 microsecond, and this alternation of ^5 levels continues until the next edge pulse occurs. As shown at Fig. 15J, the DC2 signal assumes a Low level at the beginning of the ET3 pulse, returns to its High level after 1/8 microsecond, and remains in its High state for 1/8 microsecond. Accordingly, it con- 2 Q stitutes a square wave with a 1/4 microsecond periodicity. The decode flip-flops 728 produce four outputs designated 2T, 3T, 4T and 5T on lines 732, 734, 736 and 738 respectively. As shown at Fig. 15K, the 2T signal goes Low 2g at the beginning of the first ET1 pulse, stays Low for 1/2 microsecond, and then returns to its High state; it remains in its High state until the next transition occurs. The 3T signal shown at Fig. 15L goes Low at the end of the ET3 pulse, remains Low for 1 microsecond, and 3Q then returns to its High Level; it then remains High until the next transition pulse. 1 l 1 t to P" H Ul o Ul o cn P* ^ _^ P* ^^ 3 Ω P 1 βl rt Hi rt CO βl ft P- Ω o TJ It rt CΩ cn CΩ CΩ βl d βl cr βl cn Ul Φ o P- 3 P- P« Φ J Ω βl to o 3 d ff P- P- ι-3 d It cα 3 Hi Φ P- CO φ X d 3 a βl o Ω o Ω P- P- Φ H d 0 tΩ cr βl cn It rt tΩ CO φ rt¬ 3 Φ H TJ Φ 3 0 3 ft 3 1 CΩ Cfl 3 3 CΩ CΩ XJ d P- Φ P- a P- It Cfl It H cn P- CO 3 Φ 0 Ω ff Φ 0i P- φ CΩ 3 H n 3 P- o Hi to rt Cfl ff J < φ J a P- βl ^ a o H tΩ cQ Φ 3 3 Φ t rt «o φ ^ 01 Φ P 1 * • βl a H Φ Hi 3 d βl O ft $3 P- a CO tt Oi d CO rt a It P- CO Φ Hi ft rt 3 βl Φ rt¬ ff ff 3 P- ff 3 TJ σ. Ul to Φ o CO P- CΩ 3 ff Φ βl βl P» 3 βl Φ P- tΩ Ω It Φ tΩ cn S3 PI P_ TJ ff 3 d rt Ω Φ Ω J rt¬ rt Ω βi ff o P- 01 βl t d H It φ ti XJ M rt S3 TJ ff Ω t-3 3 ff O P3 rt Φ 3 φ rt rt 3 βl cr Φ H 3 ff a TJ Φ S3 Ω TJ ft Φ βl σ rt rt P- o ff Φ Hi ff Φ Φ cn P- a a 3 o Cfl CO Φ rt P- H ff a rt Φ o rt CΩ 3 Φ X P- Φ a a X o H a H Φ Φ o σ o rt tt Φ βl P- • 3 a βl CΩ It rt¬ td P« rt tr< 3 XJ •> a rt n TJ td J TJ er ff CO Cfl P- d d 3 t-ι ft cn t-3 *» 0 a o * Ul * * Cfl Φ Pi φ 01 CO φ 3 CΩ Ω CΩ Φ βl 3 rt¬ rt CO P3 3 Φ S3 Ω *» P3 0i rt rt to ιt rt rt it O βl tΩ Φ Φ P> < 3 rt Φ Φ a Oi It It 3 ff 01 cr ff o P* a CΩ ft Φ It a βi tt βl CO rt a tΩ Hi 3 ff βl Cfl er a φ rt TJ Φ rt rt Φ ft Hi Cfl P* P- t-ι P3 3 d 3 P- ff tΩ Φ o Φ H P- Φ P- d φ ff ff o P- it βl o tr 1 P- CΩ rt a tΩ Φ Φ rt σ cn tΩ rt a o H 0 P" Φ n βl ft lΩ o 3 Hi o 3 P> 3 3 J Φ H o 3 a cr d 3 CO Cfl βl P- ft ff 3 ff a o S3 Φ tt Cfl rt 0i o CO d P* 3 βl βl Φ rt ^ φ Ω ft It Cfl φ 0 rt Ω P- TJ rt o P- φ P» d P' H \ a ff eα H rt 01 P- P- P- p- P- It "• 3 * tΩ d P* d O rt 3 rt tΩ Cfl t Φ P- P- cn 01 It rt Hi CO P* o 3 3 ft Ω Φ βl ff P* to φ It 3 o 01 CΩ TJ 3 φ rt σ tΩ P- P- o d P* 3 P- tΩ cα t-ι a Hi 3 •^ CΩ < P- ff d βl 3 Φ P- ff ff P" 3 0 P« TJ 01 3 o o tΩ φ 3 φ td TJ P- 3 0 rt H 0 P- Ω It • 0 P- P- 3 P* TJ ft rt tΩ Φ n Ω It rt Φ P- P- H 11 d It CO S3 Ω Ω It H 3 3 o P« o o a P- ? ff 3 d Ω ti H Cfl 3 H CO Ω rt Φ P« a Φ tΩ Ω S3 P- rt a tΩ cα βl Φ It a 3 rt βl o CΩ tr« P- ff d o a Φ > o P- φ rt P- Φ P' TJ ft X ff P- ft o rt¬ n Φ a o 01 3 o rt Cfl < cn rt -J tΩ d 3 a TJ ff CΩ 3 d •n 01 Φ Ω P- CΩ a • P- S3 rt Φ S3 Cfl φ Φ cr U ) Φ 3 lΩ er Φ Ω o tΩ t-ι 3 01 H Φ rt tΩ 3 Ω 3 P» it Φ t 3 ft rt βl d Hi Ul βl TJ Ω rt Ω ff CΩ ff Hi taj CO a o Φ ff Φ Φ Φ 0 Cfl Ω CO Φ Φ rt¬ P* 0 P- 01 o Φ P- o P- H P- d 3 X P- φ a W rt rt 01 Φ P* CΩ ft a φ 3 3 Hi 3 tΩ P» rt ιΩ o 3 rt a tt cn TJ P- 01 Ω P- o Φ ff tΩ rt rt " »• a ιΩ rt a σ 3 φ • P- • ^ a tΩ ft 01 ff rt Ω Ω a Φ Φ P- er P- Φ CO Φ βi < P 1 o taj 3 n d O ff o 3 0 7? 3 Φ S3 It βi rt • ιΩ H φ t- i Hi P- tΩ βl It Φ rt J ^ rt a rt¬ o 3 Oi td P- φ ff P- P- P« H cn lΩ to ff 3 βl 2! rt < rt¬ TJ σ t-3 CΩ rt Φ Φ 0 3 rt 3 CΩ \ 3 Hi • rt Φ 0 rt O P- cn rt βl Φ rt d 0 o 3 3 3 βl ff 3 ff S3 t t-ι ff cn < P- 3 rt 3 * 3 rt 0 P« < Cfl P- a P« P- Hi P- o ff ιΩ P- H P- ff a Φ o βl a 0i Φ O H CO Φ TJ d cn 01 0 Hi O 3 S3 φ 3 o TJ cn cn o 01 a 3 3 P- t P- P« φ d σ o 3 Hi d ft ιΩ 3 rt P- Φ 1 > 33 rt a Ω rt a It P- -j CΩ S3 P* CO CO Hi 3 rt ff φ Ω CΩ Hi P- 3 oi CO Ω 01 φ Φ P- 3 CO ^ P- CΩ rt ff Φ P- Ω P- Φ 0 βl rt H "* 3 o 0 t* it a Ω o Φ o H Φ βl P- rt rt H It 3 rt Hi rt P- o -t o ft P" H d TJ P- • o 3 βl P" • 3 Hi ff rt H P' Φ Φ It CO o TJ It Φ 3 P- rt 3 3 a ~o P- 3 rt ft Φ o d o td taj Φ S3 ff rt 3 ff It CO ιΩ Φ P- O 3 a σ P « Φ rt 3 3 P- P_ P- Cfl Ω 00 Φ < taj Φ 01 Φ KJ PI 3 P» Φ P3 βl a td P- • rt Cfl Ul tΩ tt 0 01 o 3 βl P- rt¬ rt 21 01 3 Hi • 11 P- ff H HI P- 3 ff • βl 3 rt¬ o H lΩ -o O P- P* It φ Cfl o P- P" cr to CΩ βl Φ 3 βl XJ a βl • O rt 1 P- ff 1 σ CΩ XJ X! 1 3 o 3 CO Cfl rt t ff TJ Φ 1 ff a l ff Φ 1 P- 2i Φ CO upon the occurrence of the next transition clock pulse on line 721, and the system is reset. If instead such next edge pulse following the reference edge pulse occurs in the next subsequent half-microsecond (as does the "0" edge interval in Fig. 15A) , the 2T output on line 732 will have become High and flip-flop 800 will indicate a 0 on its output line 310 upon the occurrence of the next tran¬ sition clock pulse. If instead the next transition pulse following the reference pulse occurs in the second-subsequent 1/2 microsecond interval corresponding to the HP SYNC interval in Fig. 15A, the 3T signal on line 734 will have become High while the 4T level on line 736 remains Low, as shown in Fig. 15; the 4T level is passed through the inverter 820 so that it is presented as a High to AND gate 822, the other 3T input to which, delivered over line 830, is also High. Accordingly, upon the occurrence of a subse¬ quent transition pulse in the 1 1/4 to 1 3/4 range of re¬ ceived pulse widths, flip-flop 832 is set, and reset short- ly thereafter by the ET3 level on line 834, to form on line 304 the pulse designated as HP SYNC. If instead the first edge pulse following the reference edge pulse occurs in the delay interval 1 3/4 to 2 1/4 microseconds, the 3T level will have become High but the 4T level will be Low, as shown. The Low level of 3T serves to block AND gate 822, so that the HP SYNC pulse is not produced, while the High level of the 4T sig¬ nal is supplied over line 840 to set flip-flop 842; re¬ setting of flip-flop 842 by the ET3 signal on line 834 then produces the desired LP SYNC pulse on line 306. Figure 15 0 shows the successive "windows" for reseption of the edge pulses, while Figure 15P shows the time durations of these windows. CO to to P> H o Ul o Cn O cn a P- rt ft cn tt βl 3 01 S3 3 P» S3 βl Hi Ω P 1 tΩ βl TJ σ rt a t-* -o. CO o P3 rt -4 Φ 3 ff ff rt ff n 01 3 P- βl ^ ff 3 P* O i Φ O rt P 1 Φ d t P- Hi ff o to t-ι Φ φ βl φ Φ H P* XJ P- a 0 P- 3 φ O Ω rt CO t lΩ Φ O βl cα CO rt CΩ Φ H 01 Ω TJ 3 cn Φ a < Ω Φ P- \ 3 It S3 > XJ rt Φ φ Φ P* 3 X 3 ff 33 CO Ω ff 11 Φ φ 77 J 3 4* rt¬ βl ff 2i ff βl X cn φ O 01 rt¬ σ O o P- ^ P- O βl Cfl 3 Φ It tΩ rt H φ O P- P" σ rt a rt¬ βl rt rt rt Φ rt ^ a It a S3 H P- rt a P- 3 0i CO » Ω cα Φ φ Φ rt 0 a Φ Φ Φ ff $3 Φ O rt cα O $3 P> 3 α ff It Ω Φ Hi P- βl 3 3 cr 01 Hi P- 3 O Φ cr 3 ff Ω CO βl Φ tΩ TJ S3 P- 0 3 3 H Ω Φ βl φ 3 P- It rt it ft TJ a rt XJ P- rt 3 rt Ω βl P- βl φ 3 a Φ It ιΩ H 01 PI a 3 ff ff ff Φ taj • φ O Ω O P- φ o tt O CO H Φ Φ CO ff d 3 o Φ φ a Φ φ S3 φ rt O tΩ rt Hi ff CO It a Φ CO tt 3 It φ φ Φ cn Hi 3 J It P- βl rt P- er φ Cfl * Φ O φ ff o o a X φ 0i o rt S3 P* ff It P* rt CO Φ rt P- Ω o P- d a P- It Φ ti Hi Hi ιΩ βl a Ω o Hi P- CO ff P- Φ ff φ P- CO It ff rt O ft S3 taj 3 TJ cn ff P 1 φ Ω rt 3 rt r Φ 3 βl O P- φ O Φ 3 ff P» TJ TJ rt Φ a P3 ft P- rt σ d Φ βl φ 2S rt P- Ω It a 3 3 rt Ω P- a φ rt P- d P* cr 3 d ff TJ o H XJ 01 3 t- o ff rt ff ff P- J P- Ω H CO CΩ ff TJ tt P- 11 o rt n Hi Φ 1 Hi X! o X! Φ O βl φ 3 O P« 3 d 01 rt¬ Φ 1 α φ 0 rt P- βl H Hi o P- Hi Φ O rt 3 tΩ Hi P- tΩ ti ft 11 P- rt taj a d Φ CΩ rt P- a P 1 ft Ω ft It a Ω rt O tΩ Ω Ω ti Φ Φ 3 0i 21 P* βi ιΩ a P- P- TJ S3 0 ff o ff XJ It tΩ P" rt Hi Φ ff Φ It P- O Φ rt Ω ft 3 P- o o rt 0 ff 3 o 1 P- TJ φ φ ^ ff φ Φ βl ff CO βl a ff It Hi 3 Φ Φ CO taj TJ Φ < tt tΩ 3 Hi 3 cn 3 rt o βl 3 Φ ft 3 tΩ Φ XJ Ω CO TJ 11 P- Φ βl ff P" a td Ω cn < CΩ TJ 11 ff P- tΩ Φ H Φ x; rt < er lΩ -o cα rt 3 βl Φ Ω o o 00 3 P- 01 Φ d Φ φ 3 Φ TJ βl 3 P- 01 P- βl to d rt a 0 TJ S3 o l-e a 0 rt H $3 i a O rt 3 βl O Ω < P" o rt 00 TJ H tΩ d O Cfl o Φ Hi P- S3 CΩ ff tΩ a CO P" Hi Φ a 3 Hi 1 Φ 3 Φ ^ TJ P- 2! rt φ 3 a «* TJ 3 o P- φ Φ CO Φ S3 ft 3 Hi a Φ Hi P* 3 σ ff CΩ ft βl * * • d rt rt d 3 It KJ P- βl It Φ Ω 01 a It o Ω o βl !_• Φ Φ Φ rt CO H ff cn a S3 ff 2J TJ 3 rt cn ff 11 H o ιΩ O P" P« d 3 φ tΩ 0 rt φ rt CO Cfl P- Φ o ff φ o d a φ rt Φ rt βl a Φ P* O ft a a to βl rt¬ Hi ff to φ 3 o S3 P- rt P« O βl φ rt Cfl P- P* o Ω TJ P 1 ft rt ^1 Oi Φ cn Hi CΩ Ω TJ CO S3 0 rt td a P- P- tΩ TJ S3 77 d S3 σ o φ βl ft to Ω βl P" rt P- • ff βl d Φ CO Hi Φ i-a rt lΩ ff d O P- rt er J 3 ff cn ft Ω 3 CΩ P- ιΩ It H a H P- XJ 3 H rt 3 TJ Φ Hi ^J CO φ • d ff a 3 3 ff 0 Ω cn P- It O 3 βl CO CO tΩ d P- 3 rt rt t P- βi βl βl φ 01 φ Ω O Φ cn CO ff Hi TJ TJ O H ι-3 Φ o H CΩ ff 0 t rt Ω P« 3 00 TJ • P« Ω rt • ff Φ d d Hi Cfl CO ft O cr Φ 3 *• P- P* CO P* tΩ 4* TJ ra H d rt P- O ft H rt¬ O ^ a ff φ a o o o P- x; Φ to P 1 <* 01 rt Φ 3 $3 a ff O Φ βl rt oi Φ P- rt CO 2! rt 3 Ω 3 cn P- 3 cn cn Ω > rt 3 Φ Φ Φ rt X ft ft It a tΩ ff P3 O ff 77 Ω Ω $3 φ 0 01 It rt Ω Φ Ω rt TJ ** ff 01 rt d ff W Φ TJ Φ βl P- ff a rt 3 1 < Ω rt βi 0 a βl βl O CO t-3 φ Φ ti o βl d TJ d 3 P- Φ a a φ P- 0 TJ rt a 3 CΩ 3 O d TJ Hi P- βl Hi 3 ιΩ o H d It CO Ω rt φ n 3 rt rt Φ 3 CO P- Ω P" 2! d Φ 3 3 a βl tt cn P" ff φ cn ff o TJ cr cn J ft a Φ taj CΩ P" It ff Φ o P" rt tΩ a It ft ff Φ CΩ Φ a rt βl Φ Ω Φ P- rt P- Hi a d |t P- < taJ CO Φ ff *«. Φ φ Φ βl a Cfl rt 3 rt Ω rt 3 Φ lΩ P" Φ σ P- O It Φ Φ 3 It φ ι-3 rt o CΩ rt cr rt φ φ ft Ω P- P* TJ tΩ a • P- Ω CO O 3 P- P 1 lΩ CO Ω ff 23 SO 3 Φ J φ Hi 3 P- Φ σ o rt H TJ O rt 3 3 01 *»• Φ Φ σ P« o P* P- βl CO P- cn Ω φ cn Φ XJ βl P* a βl ■ O Φ S3 ft βl d to 3 P« TJ d Ω o 3 Φ d rt a Φ rt * • cn Ul Hi Φ 3 Hi CO ff Φ Hi TJ P- tΩ rt¬ rt • TJ P- TJ H ff Hi φ H ff 0i TJ P 1 It taj ^ P- O d 3 βl rt TJ d 3 P" ft βl rt 01 Φ CO rt It P- βl O Hi P- P" It Ω P- 11 H P- It Φ d rt Φ P- βl 3 ff rt XJ P- o P- rt TJ P 1 βl tΩ ff ff Cfl CO It Φ t rt Φ 3 ( Ω Φ H tΩ O cn P- H • Φ Φ P- O a rt¬ XJ 1 3 TJ P» ^ βl 1 XJ P 1 CO to to t-ι H o Ul o Ul o cn J 3 a φ P- 01 tΩ 3 P- rt S3 Ω S3 Ω P- TJ 01 a βl Hi o It rt a l-e IΩ n It P 1 d d H 3 rt Φ 3 O P- 01 P- O 3 O Φ O Hi er Φ TJ Φ rt Φ O d 3 Ω Φ Ω O Ω rt CO ft 3 ιΩ rt rt TJ TJ rt Φ 01 βl Φ CO tΩ σ rt 3 Ω o d ft S3 Hi φ Φ ff 3 rt Φ Φ βi rt a CO a βl d Ω Φ o Φ o 3 TJ o ff O a CO Φ βl P- Hi 3 ti βl ff βl P- Hj P- ft l-e O βl 11 n 3 3 3 rt P- rt Cfl Ω 3 O Φ a rt Ω Φ TJ 3 21 3 Φ ft d Cfl CO tt 3 Φ O Ω 3 rt It φ rt a 3 rt P- P- Ω TJ tΩ n ιΩ rt βl 3 CΩ o CO Φ Ω Hi Φ ff O ff TJ Φ 3 Ω O rt¬ n 3 rt¬ φ Hi P- *» Ω ft P 1 βl Φ βl rt a O 3 tΩ d 3 rt O O βl Φ ft It 3 3 rt o Ω Φ TJ 3 It rt O Φ Hi Ω P« TJ βl TJ Hi 3 a ff rt cr Ω S3 P- rt O 3 01 > ff Ω βl 3 23 Φ O βl 1— > t-3 3 rt a lΩ βl Ω ff t-ι o rt ff o 3 φ rt Ω p- φ 01 ft rt d It ff 3 rt P- ff CO P- It Φ 3 ff Φ P- 3 ff P- 3 TJ 3 3 01 Ω 3 σ φ ff P" ff P- TJ CΩ Φ P- βl er t→ O βl φ 3 Φ P 1 P* Φ ft P* O rt Ω P" Φ rr φ H d ft ff Ω Cfl P" rt Φ P- Φ TJ P- Φ P* ff Ή rt It It Φ J It 3 a Cfl Φ φ rt d P- φ P- Φ O ff lΩ . d Ω Ω o ιΩ rt φ a tΩ rt t-ι Ω TJ TJ CΩ Φ P* 3 O P» CO Hi Φ Φ rt ft βl d O P- t- i P- rt Ω 01 d βl t- M P- Φ βl tΩ βl 3 CO βl K Cfl βl o σ CΩ Cfl 01 rt Cfl 3 βl d 3 ιΩ σ φ d 3 • a rt rt It rt¬ 2! tt a rt rt H P- Oi CΩ P- lΩ P« P- a cα P* X tΩ Φ P- ft φ O βl rt O ff Φ P- P- Φ 3 P- Cfl Φ Ω 3 H rt¬ \ φ P- rt P» rt ff rt rt φ Φ P> 3 O Φ tΩ a φ P" o Hi XJ Ω rt O S3 3 01 ff 01 XJ Φ 3 φ ti Hi βl 3 33 3 Φ 3 o *• 01 XJ rt ff βl lΩ CΩ Φ XJ βl Φ CO l-e td X! ft Φ ff Hi Hi σ 3 < rt cr 1 P- 3 CΩ O cn 3 a Hi P" 3 ff Ω 3 P- o P- H Φ Φ 3 rt P« Ω It Ω a Ω Φ Φ O 3 βl XJ ιΩ it - TJ P 1 cr Φ O Φ Ω rt rt XJ 3 XJ βl ff φ O ff ff P- 3 X Hi 3 Φ O P- 1 Φ d 3 ff Cfl rt Φ rt Φ 1 3 Φ It 11 σ 01 0i Φ o • TJ Hi TJ rt Cfl 3 rt ft tt 01 α a P- rt 01 rt TJ O Ω P 1 3 βl rt TJ 1 t-ι d S3 tt rt O P- ff ft o Φ CO 0i "8 P" d XJ TJ 3 TJ TJ ff rt Hi O P* Φ βl Φ Cfl P- 01 cr rt 3 CO P- d rt P- H βl d Φ O P* TJ cα Φ ft n P- CΩ 3 φ XJ 0 ff φ 3 S3 ιΩ er rt S3 Φ P- rt ti rt a O CO φ 3 φ 3 Cfl a 01 O βl 3 P- Φ Φ rt ff 3 It TJ d TJ ^ O Cfl βl 3 TJ Ω 3 01 3 a cr 3 ti P- XJ P- CΩ TJ P- o Ω Ω CΩ ft 3 Φ βl d Cfl ff Φ P" tΩ 3 TJ Ω ff d Ω cn o φ It S3 ff O a βl P" ti Φ 01 cn βl cr XJ CO It O 01 ff O ft d φ 3 S3 er ff Φ Hi Ω P» TJ Ω Φ 3 φ Φ TJ d O S3 3 S3 H < βl ff Φ P" rt ff o o 3 CO Ω Hi Φ d O TJ Φ a Ω 3 TJ βl o Φ P- Ω Ω It ff Ω CO 3 a o P- 3 3 rt TJ Φ n O d rt Hi 3 TJ P" Φ ff P 1 ff Φ o o φ a o 3 rt P- tt H βl It 3 P- P" It rt Φ a O Φ Hi 3 Hi Hi a Cfl TJ tt P- XJ Ω O ff rt 3 CΩ O Hi P- O ιΩ O Ω O TJ βl ιΩ o It n • O ff d Φ 0i Φ 3 o o TJ It Φ rt¬ 77 a Ω Cfl βl rt rt 01 Ω o 3 3 TJ P- rt Φ rt 3 φ ff rt P3 Ω βl rt 3 o o tΩ < βl O TJ TJ 3 ff S3 3 βl rt φ TJ O J a d P- φ d d 3 Ω rt 11 P- O XJ It P 1 O CΩ Φ P- O P- P» XJ d cr d rt a a 3 TJ 01 01 rt O a Hi ff x; rt rt Hi 3 P- P« Φ P« Hi rt σ Cfl 77 O" φ d Φ cr Φ ft ft a ff sΩ 01 3 O CO O P" Φ Ω S3 Φ t-" P 1 Cfl TJ a It Φ rt βl P- ff 11 cα rt ft rt Φ rt φ P- 3 0 P- n o 3 φ TJ ff • * t O Φ 01 rt Φ βl rt Φ P- O er Cfl TJ Ω 3 It Hi lΩ 0 O βl φ TJ Φ 3 S3 Φ < βl rt P 1 Φ 1 Φ 3 ff o ff 3 Hi Φ P- CO 3 P- CO Φ TJ 3 TJ t-* S3 βl Hi Φ Hi Ω TJ 01 a CΩ 01 ti 3 TJ d 3 TJ rt d tΩ rt P- α 3 P" O Ω ft o P» < P- Ω X! O 3 rt S3 l-e ιΩ φ βl P» Φ Φ rt P" βl a O Hi ft ff Ω 3 d P- 3 O O CO βl cα O ff ft CΩ Ω H cn 3 ft Φ P* rt TJ o φ o 3 ιΩ 3 tΩ 3 it φ 3 O < P- P- ft φ Φ 01 rt βl rt CO rt rt 3 Φ 1 tΩ 1 Φ 3 Φ 3 P- Ω TJ ft H 3 ft Oi Ω ^ er ff 1 Ω 3 σ 3 Φ a ff P« ff rr P- o rt P- P- βl Φ P- Φ ft P" ft Φ Φ Φ O 3 Hi cn O 3 d cn o XJ H a X Φ 3 cα rt XJ 1 CΩ Φ Thus although the invention has been described with respect to specific embodiments in the interest of complete definiteness, it will be understood that it may be embodied in a variety of forms differing substantially from those shown and described, without departing from the spirit and scope of the invention as defined by the appended claims.

Claims: CLAIMS 1. In a cable system for transferring information contained in a group of original separate parallel signals in one format from at least some connector elements of a first set to at least some connector elements of a second set, in the same one -.format, said group comprising data signals and a plurality of other associated timing and control signals on different ones of said at least some connector elements of said first set of connector elements comprising: a first quick-disconnect connector plug assembly including a third set of connector elements carried thereby and matable with said at least some connector elements of said first set in quick-disconnect fashion; a second quick- disconnect connector plug assembly including a fourth set of connector elements carried thereby and matable with said at least some connector elements of said second set in quick-disconnect fashion; and a signal transmission cable system interconnecting said first and second plug assemblies, the improvement wherein: (a) said first quick-disconnect plug assembly contains parallel-to-serial converter means responsive to separate parallel signals on said third set of connector elements for sampling them successively to convert them to a serial signal an for applying said serial signal to one end of said cable for transmission to said second plug assembly; and (b) wherein said second quick-disconnect plug assembly contains serial-to-parallel converter means responsive to said serial signal at the other end of said cable for converting it to reconstituted separate parallel signals substantially identical to said original separate parallel signals and for applying said reconstituted parallel signals separately to respective ones of said connector elements of said fourth set. 2. The system of Claim 1, wherein said second quick- disconnect plug assembly contains parallel-to-serial converter means responsive to separate parallel signals on said fourth set of connector elements for sampling them successively to convert them to a serial signal and for applying said last-named serial signal to said other end of said cable; and wherein said first quick-disconnect plug assembly contains serial-to-parallel converter means responsive to said last-named serial signal at said one end of said cable for converting it to reconstituted separate parallel signals substantially identical to said separate parallel signals in said fourth set of connector elements and for applying said last-named reconstituted signals separately to respective ones of said connector elements of said third set. 4. The system of Claim 3, wherein said power supply means are exterior to said first and second quick-disconnect plug assemblies and comprise two power supplies, one comprising a first rectifier circuit and a first ac line cord adjacent said first plug assembly, and the other comprising a second rectifier circuit and a second ac line cord adjacent said second plug assembly. 5. The system of Claim 1, wherein said cable system comprises a twisted-pair line for transferring said serial signals from said first plug assembly to said second plug assembly. 6. The system of Claim 2, wherein said cable comprises two twisted-pair lines for transferring said serial signals between said plug assemblies in both directions. 7. The system of Claim 6, wherein said cable system also comprises wires for delivering said supply power from each of said rectifier circuits to its adjacent plug assembly. 8. In a system for transferring binary digital information in parallel form between a first electrical apparatus and a second electrical apparatus in both directions by way of a cable system, said cable system having a first plug assembly connected to one of its ends and a second plug assembly connected to its other end, said information being in the form of a data signal and a plurality of other separate parallel timing and control signals the improvement wherein: (a) each of said plug assemblies contains a parallel- to-serial converter for sampling successively the data signal and the plurality of other separate parallel timing and control signals supplied thereto from one of said apparatuses and for converting them to a serial signal, and each contains a serial- to-parallel converter responsive to the serial signal reaching it over said cable for converting it to reconstituted separate parallel signals substantially the same as those from which the serial signal supplied to it was derived; (b) said cable comprises means for transferring serial signals from the parallel-to-serial converter in said first plug assembly to said serial-to-parallel converter in said second plug assembly, and also comprises means for transferring serial signals from said parallel-to-serial converter of said second plug assembly to said serial-to-parallel converter of said first plug assembly, whereby separate parallel signals applied to either of said plug assemblies from either of said first and second electrical apparatuses are converted to serial form, transferred by said cable to the other plug assembly, and then reconstituted as parallel signals. 9. The system of Claim 8, comprising means for delivering operating supply power to each of said serial-to- parallel and parallel-to-serial converters.

Inventors: ROGERS WILLIAM PAUL, ROGERS, WILLIAM, PAUL
Applicants: TELENEX CORP, TELENEX CORPORATION
Application year: 1986
Main classification: H04B3
IPC codes: H01R29, H04L12, H04L25