MULTIPLE SCANNING TYPE TELEVISION RECEIVERS

Abstract: In a multiple scanning type television receiver in which a horizontal frequency of a horizontal deflection circuit (13) and a capacitance value of an S-shaping capacitor (44) are both switched by an output signal from a frequency to voltage converter (31) which detects a horizontal frequency of an input signal and converts the frequency to a voltage changing in response to the frequency, the horizontal deflection circuit (13) comprises a detector (55) for detecting the switching time point, and during a transient period obtained from said detector (55) the power source (39) of the horizontal deflection circuit (13) is cut off.

Description: This invention relates to multiple scanning type television receivers able to receive, in addition to the reception of standard television broadcast signals, video signals having different line frequencies, such as double line frequency. With a television signal according to the NTSC system, a video picture has a vertical frequency of about 60 Hz and a horizontal line frequency of about 15.75 KHz. A scanning converter has been proposed which improves the reproduced picture quality by doubling the number of horizontal lines. When this scanning converter is used, the video signal derived therefrom still has a vertical frequency of about 60 Hz but a horizontal line frequency of about 31.5 KHz. Some computers having a so-called high resolution display are designed to produce a video signal having a horizontal line frequency of about 24 KHz. Moreover, a so-called high definition television (HDTV) system employs a horizontal line frequency of about 33.75 KHz. We have also proposed a multiple scanning type television receiver which can commonly receive and display various video signals having different line frequencies. In the proposed multiple scanning type television receiver there is the problem, to be explained in greater detail below, that in switching between the horizontal and/or vertical frequencies and various video frequencies having different deflecting frequencies, circuit-damaging transient voltages are generated in the horizontal deflection circuit. Unless expensive components having wide operating parameters are used, there is the danger that there may be a malfunction. According to the present invention there is provided a multiple scanning type television receiver of the type comprising: a cathode ray tube; video signal receiving means for receiving a video signal, a vertical synchronizing signal and a horizontal synchronizing signal; a signal processing circuit for supplying said video signal to said cathode ray tube; a vertical deflection circuit for supplying a vertical deflection signal to said cathode ray tube in response to said vertical synchronizing signal; a horizontal deflection circuit having an output switching device for supplying a horizontal deflection signal to the cathode ray tube in response to said horizontal synchronizing signal; frequency detecting means connected to said video signal receiving means for detecting the frequency of said horizontal synchronizing signal and deriving a control signal in response thereto; and first control means connected between said frequency detecting means and said horizontal deflection circuit for controlling said horizontal deflection circuit in response to the first control signal from said frequency detecting means; characterised by: a frequency change detector means connected to said video signal receiving means for detecting a frequency change of said horizontal synchronizing signal; a switchable power supply means for said horizontal output switching device; and second control means connected between said frequency change detector means and said switchable power supply means for deactivating said power supply means during a transient period when the frequency of the horizontal synchronizing signal changes. According to the present invention there is also provided a television receiver of the type which displays a picture on a cathode ray tube, the receiver comprising: video signal receiving means for receiving a video signal, a vertical synchronizing signal and a horizontal synchronizing signal; a signal processing circuit for supplying said video signal to said cathode ray tube; a vertical deflection circuit for supplying a vertical deflection signal to said cathode ray tube in response to said vertical synchronizing signal; a horizontal deflection circuit for supplying a horizontal deflection signal to said cathode ray tube in response to said horizontal synchronizing signal, said horizontal deflection circuit including an oscillator operated in synchronism with said horizontal synchronizing signal, a drive stage, an output switching device, a resonant capacitor and an S-shape capacitor power supply means for supplying an operational voltage to said output switching device; frequency detecting means connected to said video signal receiving means for detecting the frequency of said horizontal synchronizing signal and deriving a control signal in response thereto; and first control means for supplying said control signal to said power supply means for increasing said operational voltage when the horizontal frequency becomes higher; characterised by: a frequency change detecting means connected to said video signal receiving means for detecting a frequency change of said horizontal synchronizing signal; means responsive to said first control signal for switching the capacitance value of said S-shape capacitor; and second control means connected between said frequency change detecting means and said power supply means for deactivating said power supply means during a transient period when the frequency of the horizontal synchronizing signal changes. Thus, an embodiment of the present invention may be used in combination with a horizontal deflection circuit of a multiple scanning type television receiver which is designed to be able to receive video signals having different line frequencies in addition to the reception of a standard television broadcast. Such a horizontal deflection circuit has means for switching the horizontal frequency of the horizontal deflection circuit, and the capacitance value of an S-shaping capacitor, by an output signal from a frequency to voltage converter which detects the frequency of the horizontal sync. input signal and converts it to a corresponding voltage. The embodiment comprises a detector to detect this switching time point and to cut off the power supply source to the output switching device of the horizontal deflection circuit during a transient period obtained from the detector, thereby to reduce transient currents generated in the horizontal output circuit when the horizontal frequency of the television signal is switched. The invention will now be described by way of example with reference to the accompanying drawings, throughout which like parts are referred to by like references, and in which: Figure 1 is a block diagram showing a multiple scanning type television receiver previously proposed by us; Figure 2 is a circuit diagram showing a horizontal deflection stage of the receiver of Figure 1; Figure 3 is a circuit diagram showing one example of a frequency to voltage converter used in the receiver of Figure 2; Figure 4 is a circuit diagram showing a vertical deflection stage of the receiver of Figure 1; Figure 5 is a circuit diagram showing part of one embodiment of the present invention; Figure 6 is a circuit diagram showing one example of a portion of the embodiment of Figure 5; Figures 7A to 7D are waveform diagrams respectively to be used for explaining the operation of the circuits of Figures 5 and 6; and Figure 8 is a circuit diagram showing part of another embodiment of the present invention. Figure 1 shows an example of a previously proposed multiple scanning type television receiver. When receiving a standard composite video signal from, for example, a tuner for standard television broadcasting, a video tape recorder, a video disc player, a tuner for satellite broadcasting or some personal computers, a composite video signal applied to an input terminal 1 is supplied through a video processing circuit 2 to an RGB processing circuit 3 and thereby three primary colour signals R (red), G (green) and B (blue) are formed. A video/RGB switching signal applied to another input terminal 4 is supplied to the RGB processing circuit 3, and the three primary colour signals of the video signal selected thereby are supplied through a video output circuit 5 to a colour cathode ray tube 6. The composite video signal from the input terminal 1 is supplied to a synchronizing (sync.) separator circuit 7 in which vertical and horizontal synchronizing signals are separated therefrom. The switching signal from the input terminal 4 is supplied to the sync. separator circuit 7 and the vertical synchronizing signal selected thereby from the video signal is supplied to a vertical deflection circuit 8. The vertical deflection signal from the vertical deflection circuit 8 is supplied to a vertical deflection yoke 9 of the colour cathode ray tube 6. The horizontal synchronizing signal of the video signal selected by the sync. separator circuit 7 is supplied to an automatic frequency control (AFC) circuit 10. The signal from the AFC circuit 10 is supplied to a horizontal oscillator circuit 11, and a control signal from a mode detector circuit 12 is supplied to the horizontal oscillator circuit 11. The mode detector circuit 12, as will be hereinafter explained, detects what type of signal is to be displayed, for example, standard broadcast signals, high definition display, etc. The signal from the horizontal oscillator circuit 11 is supplied to a horizontal deflection circuit 13 which supplies a horizontal or line deflection signal to a horizontal deflection yoke 14 of the colour cathode ray tube 6. The signal from the horizontal deflection circuit 13 is supplied to a high voltage generator circuit 15 which contains a flyback transformer or the like. The high voltage produced in the high voltage generator circuit 15 is supplied to a high voltage terminal 16 of the colour cathode ray tube 6 and a part of the signal therefrom is supplied to the AFC circuit 10. The output signal from the vertical deflection circuit 8 is supplied to a vertical blanking pulse generator circuit 25, while the output signal from the horizontal deflection circuit 13 is supplied to a horizontal blanking pulse generator circuit 26. The vertical and horizontal blanking pulses from the vertical and horizontal blanking pulse generator circuits 25 and 26 are supplied through an OR gate 27 to the RGB processing circuit 3. Power from a commercially available power supply connected to a terminal 17 is supplied to a power supply circuit 18, and a power supply voltage, the value of which is controlled by the signal from the mode detector circuit 12, is supplied from the power supply circuit 18 to the horizontal deflection circuit 13. The commercially available power from the power supply terminal 17 is supplied to another power supply circuit 19, and the power supply voltage therefrom is fed to other utilization circuits (not shown). Thus, a standard, namely a normal, composite video signal is received and reproduced on the colour cathode ray tube 6. On the other hand, this previously proposed multiple scanning type television receiver can also receive three primary colour output signals of R, G and B (hereinafter simply RGB signals) in the form of digital or analog fashion from personal computers, so-called "CAPTAIN" (Character And Pattern Telephone Access Information Network) decoders, teletext decoders or scanning converter, etc., digital RGB signals supplied to input terminals 20R, 20G and 20B or analog RGB signals supplied to input terminals 21R, 21G and 21B, which are selected by a change-over switch 22. The signals selected by the switch 22 are then fed to the RGB processing circuit 3, in which the RGB signals are selected by the video/RGB switching signal from the input terminal 4 and are fed to the video output circuit 5. Either a digital synchronizing signal from an input terminal 20S or an analog synchronizing signal from an input terminal 21S are selected by a change-over switch 23, and the selected signal is then fed to the sync. separator circuit 7, in which the selected signal is further selected by the switching signal from the input terminal 4 and fed to the vertical deflection circuit 8 and to the AFC circuit 10. The signal from the sync. separator circuit 7 is supplied to the mode detector circuit 12 in which the control signal is formed in response to the frequency of the horizontal sync. signal. The control signal is supplied to the horizontal oscillator circuit 11, the horizontal deflection circuit 13 and to the power supply circuit 18, respectively. Thus, the three primary colour signals of digital or analog RGB signals are received and reproduced on the colour cathode ray tube 6. Moreover, when a so-called superimposed reception is desired to be carried out, in which the RGB signals are displayed superimposed with the normal composite video signal, the switching signal applied to the input terminal 4 is made an RGB mode signal. Also, a signal Ys indicative of the position of a signal to be superimposed and a signal Ym indicative of an area of the signal to be superimposed, which are both applied to an input terminal 24, are supplied to the RGB processing circuit 3, in which the composite video signal and the RGB signals are selectively switched by these signals Ys and Ym. As described above, various video signals can be received and reproduced. In the above television receiver, the horizontal deflection section is in practice formed as shown in Figure 2. Referring to Figure 2, the horizontal synchronizing signal from the sync. separator circuit 7 is supplied through a horizontal synchronizing signal input terminal 7H to a frequency to voltage converter (FVC) circuit 31 which forms the mode detector circuit 12, and thereby a voltage is formed in response to the horizontal frequency. The FVC circuit 31 is constructed as shown, for example in Figure 3, in which the horizontal synchronizing signal from the horizontal synchronizing signal input terminal 7H is supplied to a monostable multivibrator 31a having a predetermined time constant. The output signal from the monostable multivibrator 31a is supplied to a low-pass filter 31b which forms a smoothing circuit. A voltage which changes corresponding to the horizontal frequency is developed at an output terminal 31c of the low-pass filter 31b. Turning back to Figure 2, the voltage developed at the output terminal 31c is supplied through a limiter circuit 32 which determines the lower limit, and a buffer amplifier 33, to a voltage-controlled type variable frequency oscillator (VCO) 34 which forms the horizontal oscillator circuit 11. The oscillating output from the VCO 34 is supplied through a driver circuit 35 to a switching transistor 36 which forms the horizontal deflection circuit 13. Moreover, the voltage from the FVC circuit 31 is supplied through a limiter circuit 37 which determines the upper and lower amplitude limits and a control amplifier 38 to, for example, a Y-Z parametric power source circuit 39 which forms the power supply circuit 18. The output voltage of the power supply circuit 39 is fed back through a voltage divider circuit 40 to the control amplifier 38 and thereby the output voltage is stabilized. This stabilized output voltage is supplied to a flyback transformer 41. The switching or horizontal output transistor 36 is connected in series with the flyback transformer 41 to the circuit earth. A damper diode 42, a resonant capacitor 43 and a series circuit formed of the horizontal deflection yoke 14 and an S-shaping capacitor 44 are respectively connected in parallel with the switching transistor 36. The horizontal synchronizing signal is supplied from the terminal 7H to a detector circuit 45 which forms the AFC circuit 10, and the signal from a reactive component, voltage divider 46 connected in parallel with the transistor 36 is supplied to the detector circuit 45 and thereby an AFC signal is provided therefrom. This AFC signal is supplied through a low-pass filter 47 to the control terminal of the VCO 34. Capacitors 49 and 50 are each connected in parallel with a resonant capacitor 43 via a switching circuit 48. Capacitors 52 and 53 are each connected in parallel with the S-shaping capacitor 44 via a switching circuit 51. The voltage from the FVC circuit 31 is supplied to a comparator circuit 54 which is of a two-value comparison type, and which compares the input to reference voltages corresponding to, for example, input line frequencies of 20 KHz and 30 KHz and thereby three-value-output signals corresponding to the three frequency ranges of lower than 20 KHz, 20 to 30 KHz, and higher than 30 KHz are generated. In response to the compared outputs from the comparator circuit 54, the switching circuits 48 and 51 are controlled such that both of two switches incorporated therein are turned off or either of them is turned on, depending upon which of the three signals is supplied by the comparator circuit 54. Accordingly, in this horizontal deflection section, the VCO 34 produces an oscillating signal having a frequency changing in a range from 15 to 34 KHz in synchronism with the input horizontal synchronizing signal, thereby to carry out the horizontal deflection, while the power supply circuit 39 generates a voltage changing in a range from, for example, 58 to 123 volts in proportion to the line frequency, and thereby the amplitude of the horizontal deflection signal is controlled to be constant. The capacitors 49, 50 and 52, 53 are connected in parallel with the resonant capacitor 43 and the S-shaping capacitor 44, respectively, according to the range of the input horizontal frequency thereby to carry out the correction of the characteristics. Moreover, in the television receiver shown in Figure 1, the vertical deflection section is constructed as shown in Figure 4. As Figure 4 shows, the vertical synchronizing signal from the sync. separator circuit 7 is supplied through a vertical synchronizing signal input terminal 7V to a sawtooth-wave oscillator 61 which forms a part of the vertical deflection circuit 8, and a capacitor 62, for example, is charged and discharged by the current from a current source 63 to form a vertical sawtooth wave. This sawtooth wave is supplied to a two-value comparator circuit 64 which produces compared outputs indicative of a predetermined voltage region; a voltage region lower than the predetermined voltage, and a voltage region higher than the predetermined voltage. This compared output is supplied to a control terminal of an up-down counter 65. The counter 65 is supplied at its counting terminal with the vertical synchronizing signal. The counted value from the counter 65 is supplied to a digital-to-analog (D/A) converter 66, and the current source 63 is controlled by the converted analog value from the D/A converter 66. As a result, the sawtooth-wave oscillator 61 generates, regardless of the frequency of the vertical synchronizing signal, a sawtooth wave the height (the amplitude) of which is controlled to fall in a predetermined voltage region. This sawtooth wave is supplied through a vertical output circuit 67 to the vertical deflection yoke 9. A series circuit formed of a capacitor 68 and a resistor 69 is connected in series with the vertical deflection yoke 9, and a voltage divider 70 is connected in parallel with the resistor 69. The divided output from the voltage divider 70 is supplied to the vertical output circuit 67 as a differential input. Thus, the vertical deflection is always carried out constantly regardless of the vertical frequency. If one resistor, which forms a part of the voltage divider 70, is made variable, it is possible to control the amplitude of the vertical deflection to become a desired one. Another circuit (formed of an oscillator 71 to a D/A converter 76) is provided and is formed in the same manner as the sawtooth wave oscillator 61 to the D/A converter 66. The output value of the D/A converter 76 in this circuit is supplied to a pin-cushion correction signal forming circuit 77 and a vertical parabolic signal obtained at, for example, the connection point between the vertical deflection yoke 9 and the capacitor 68 is supplied as a differential input to the pin-cushion correction signal forming circuit 77 which generates a pin-cushion correction signal. The pin-cushion correction signal is supplied to a pin-cushion correction circuit (not shown). In this television receiver, the necessary horizontal and/or vertical deflections are carried out in response to various horizontal and/or vertical frequencies, and various video signals having different deflection frequencies can thus be received and reproduced. Certain problems with this receiver and their solution by embodiments of the present invention will now be described. In the horizontal deflection circuit 13 of such a multiple scanning type television receiver, the capacitors 49, 50 and 52, 53 are switchably connected in parallel with the resonant capacitor 43 and the S-shaping capacitor 44 in response to the horizontal frequency of the video signal to be reproduced. In this case, when the capacitors 49, 50 and 52, 53 are switched into the circuit in response to a change in the scanning frequency, we have noticed that a large transient current flows in the horizontal deflection circuit elements such as the horizontal output switching transistor 36. There is then the risk that these circuit elements could be destroyed by such a large transient current. As a result, expensive circuit elements whose safe operational ranges are wide have to be used for safe operation. In view of the above, embodiments of the present invention are intended to suppress the transient current to a small value when the capacitors are switched into the circuit in response to the horizontal frequency. Accordingly, as best shown in Figure 5, there is provided a frequency change detector 55 which detects this switching time point and during a transient period obtained from the frequency change detector 55, the power source for the output switching transistor 36 of the horizontal deflection circuit 13 is cut off, thereby to stop the power source momentarily, and make it possible to reduce the transient current when the capacitance value of the S-shaping capacitor 44 is switched in response to the change in the horizontal frequency. A horizontal deflection circuit of a multiple scanning type television receiver according to the present invention will now be described with reference to Figures 5, 6 and 7. In Figures 5, 6 and 7, like parts corresponding to those of Figures 1, 2 and 3 are marked with the same references, and their detailed description will be omitted. In this embodiment, a horizontal deflection circuit section of the multiple scanning type television receiver shown in Figure 1 is constructed as shown in Figure 5. The low-pass filter which forms the smoothing circuit in the frequency to voltage converting (FVC) circuit 31 is constructed of series connected low-pass filters, namely, a series circuit formed of a first low-pass filter 31d and a second low-pass filter 31e, connected to the output of the multivibrator 31a. The output signal from the first low-pass filter 31d, and the output signal from the second low-pass filter 31e are both supplied to the frequency change detector 55. The frequency change detector 55 generates a control signal when a voltage difference between the output signal of the first low-pass filter 31d and the output signal of the second low-pass filter 31e exceeds a predetermined value. Specifically, if the horizontal frequency of the reproduced video signal is changed from f H to 2f H at a time point t1, and from 2f H to f H at a time point t2, as shown in Figure 7A, the output voltages of the first and second low-pass filters 31d and 31e become as shown in Figures 7B and 7C, respectively. Due to the rising and falling time constants of the first and second low-pass filters 31d and 31e, the waveforms of these output voltages are inclined at the time points t1 and t2, respectively. Since the output signal (shown in Figure 7B) of the first low-pass filter 31d is supplied to the second low-pass filter 31e, the inclination angle of the output signal (shown in Figure 7C) from the second low-pass filter 31e becomes smaller than that of the output signal from the first low-pass filter 31d. The difference therebetween becomes larger than a predetermined voltage value in a certain range. Consequently, the frequency change detector 55 generates at its output side a control signal 55a shown in Figure 7D and the pulse width thereof becomes, for example, 70 ms. In response to the control signal 55a developed at the output side of the frequency change detector 55, the power source circuit 39 for the switching device of the horizontal deflection circuit 13 is turned off during the period of the control signal 55a. In this case, the control signal 55a corresponds to the transient period of the resonant capacitor 43 and the S-shaping capacitor 44 in which the switching circuits 48 and 51 are switched. In Figure 5, other portions are formed similarly to those in Figure 2. Figure 6 shows the details of the circuit arrangements of the low-pass filters 31d and 31e of the FVC circuit 31 and the frequency change detector 55. Here the low-pass filter 31e is shown to include a buffer amplifier. The voltage difference is detected by a transistor Q1. Since this embodiment of the horizontal deflection circuit is constructed as described above, when a video signal to be reproduced is switched, if the horizontal frequency is changed at that time, a predetermined difference is produced between the output signals from the first and second low-pass filters 31d and 31e in the FVC circuit 31, so that the frequency change detector 55 generates at its output side the control signal 55a by which the power source circuit 39 for the output switching device of the horizontal deflection circuit 13 is turned off momentarily. Accordingly, at that time, even if the capacitance values of the resonant capacitor 43 and the S-shaping capacitor 44 used to switch the horizontal frequency of the horizontal deflection circuit 13 are changed, their transient currents are forced to be small and hence the circuit elements such as the horizontal output switching transistor 36 and the like are not damaged. Therefore, it is not necessary to provide special elements and in addition, since the power is interrupted only momentarily, such interruption does not become conspicuous in the picture on the video screen. Figure 8 shows another embodiment of the present invention which is applied to a horizontal deflection circuit having a well-known pin-cushion correction circuit. This example will now be described. In Figure 8, like parts corresponding to those of Figure 5 are marked with the same references and will not be described in detail. Referring to Figure 8, one end of a secondary coil of a driving transformer 35T of the horizontal drive circuit 35 is connected to the base of the horizontal output switching transistor 36 and the other end of this secondary coil is earthed. The emitter of the switching transistor 36 is grounded via a series circuit formed of a feedback resistor 80 and a coil 81. The collector of this transistor 36 is grounded via a series circuit formed of the damper diode 42 and a diode 82. The resonant capacitor 43 is connected in parallel with the damper diode 42, and correcting capacitors 49 and 50 are connected in parallel to the resonant capacitor 43 via the switching circuit 48. A capacitor 83 is connected in parallel with the diode 82. The collector of the switching transistor 36 is also grounded through a series circuit of the horizontal deflection yoke 14, a capacitor 84 and an additional coil 85 for the pin-cushion 84 modulation. The junction point between the capacitor 84 and the additional coil 85 is connected through the S-shaping capacitor 44 to the junction point between the capacitors 43 and 83. The correcting capacitors 52 and 53 are connected in parallel with the S-shaping capacitor 44 via the switching circuit 51. A vertical parabolic signal for pin-cushion correction is applied to a pin-cushion correction signal input terminal 86. The pin-cushion correction signal input terminal 86 is connected to the base of an npn-type transistor 87, the emitter of which is earthed. The collector of the transistor 87 is connected through a coil 89 to the junction point between the capacitors 43 and 83. The collector of this transistor 87 is earthed through a capacitor 88. The output terminal of the power source circuit 39 is connected through the flyback transformer 41 to the collector of the switching transistor 36. In Figure 8, the switching signal, namely the output from the comparator circuit 54, is supplied to a switching signal input terminal 54a. The control signal 55a from the frequency change detector 55 is supplied to a control signal input terminal 55b. Other portions are formed similarly to those of Figure 5. In the circuit arrangement shown in Figure 8, as is known, the inductance values of the horizontal deflection yoke 14 and the additional coil 85 are selected to be substantially equal. Also, the horizontal deflection yoke 14 and the additional coil 85 are connected in parallel with each other with respect to AC, so that the total inductance value becomes small. Accordingly, when the capacitors are switchably connected in response to the horizontal frequency, although a larger transient current is intended to flow, the power source circuit 39 is turned off upon this switchable connection, so that the transient current becomes small, achieving the same action and effect as those mentioned above. Thus, when the horizontal frequency of the reproduced video signal is changed, the power supplied to the output switching device of the horizontal deflection circuit 13 is momentarily interrupted so that at that time, even when the capacitance of the resonant and S-shaping capacitors are switched in accordance with the horizontal frequency of the horizontal deflection circuit 13, the transient current is suppressed to be small and hence the circuit elements such as the horizontal output transistor are not damaged. Thus, there is then an advantage that the safe operational range of these elements do not have to be made wider than is necessary, and that inexpensive elements can be used.

Claims: A multiple scanning type television receiver of the type comprising: a cathode ray tube (6); video signal receiving means (1, 2, 3, 4) for receiving a video signal, a vertical synchronizing signal and a horizontal synchronizing signal; a signal processing circuit (3, 5) for supplying said video signal to said cathode ray tube (6); a vertical deflection circuit (8) for supplying a vertical deflection signal to said cathode ray tube (6) in response to said vertical synchronizing signal; a horizontal deflection circuit (13) having an output switching device (36) for supplying a horizontal deflection signal to the cathode ray tube (6) in response to said horizontal synchronizing signal; frequency detecting means (12) connected to said video signal receiving means (1, 2, 3, 4) for detecting the frequency of said horizontal synchronizing signal and deriving a control signal in response thereto; and first control means connected between said frequency detecting means (12) and said horizontal deflection circuit (13) for controlling said horizontal deflection circuit (13) in response to said control signal from said frequency detecting means (12); characterised by: a frequency change detector means (31, 55) connected to said video signal receiving means (1, 2, 3, 4) for detecting a frequency change of said horizontal synchronizing signal; a switchable power supply means (39) for said horizontal output switching device (36); and second control means connected between said frequency change detector means (31, 55) and said switchable power supply means (39) for deactivating said power supply means (39) during a transient period when the frequency of the horizontal synchronizing signal changes. A television receiver according to claim 1 further comprising: S-shape capacitance switching means (51) included in said horizontal deflection circuit (13) and controlled by said first control signal; a resonant capacitor (43) included in said horizontal deflection circuit (13); and means (48) for changing the value of said resonant capacitor (43) in response to said first control signal. A television receiver according to claim 2 wherein said frequency change detector means (31, 55) includes a monostable multivibrator (31a) supplied with said horizontal synchronizing signal; first and second low-pass filters (31d, 31e) connected in series with said monostable multivibrator (31a); and a level comparator (55) for comparing the output levels of said first and second low-pass filters (31d, 31e). A television receiver according to claim 1 wherein said video signal receiving means (1, 2, 3, 4) selectively receives a standard and a non-standard video signal. A television receiver according to claim 4 wherein said video signal receiving means (1, 2, 3, 4) includes a first input terminal (1) for receiving the standard video signal and a second input terminal (20, 21) for receiving the non-standard video signal. A television receiver according to claim 5 wherein said standard video signal is in the form of a composite signal and said non-standard video signal is in the form of R, G and B signals. A television receiver of the type which displays a picture on a cathode ray tube (6), the receiver comprising: video signal receiving means (1, 2, 3, 4) for receiving a video signal, a vertical synchronizing signal and a horizontal synchronizing signal; a signal processing circuit (3, 5) for supplying said video signal to said cathode ray tube (6); a vertical deflection circuit (8) for supplying a vertical deflection signal to said cathode ray tube (6) in response to said vertical synchronizing signal; a horizontal deflection circuit (13) for supplying a horizontal deflection signal to said cathode ray tube (6) in response to said horizontal synchronizing signal, said horizontal deflection circuit (13) including an oscillator (34) operated in synchronism with said horizontal synchronizing signal, a drive stage (35), an output switching device (36), a resonant capacitor (43) and an S-shape capacitor power supply means (39) for supplying an operational voltage to said output switching device (36); frequency detecting means (12) connected to said video signal receiving means (1, 2, 3, 4) for detecting the frequency of said horizontal synchronizing signal and deriving a control signal in response thereto; and first control means for supplying said control signal to said power supply means (39) for increasing said operational voltage when the horizontal frequency becomes higher; characterised by: a frequency change detecting means (31a, 31d, 31e) connected to said video signal receiving means (1, 2, 3, 4) for detecting a frequency change of said horizontal synchronizing signal; means (51) responsive to said first control signal for switching the capacitance value of said S-shape capacitor (44); and second control means (55) connected between said frequency change detecting means (31a, 31d, 31e) and said power supply means (39) for deactivating said power supply means (39) during a transient period when the frequency of the horizontal synchronizing signal changes. A television receiver according to claim 7 wherein said frequency detecting means (12) and said frequency change detecting means (31a, 31d, 31e) include a common monostable multivibrator (31a) supplied with said horizontal synchronizing signal.

Inventors: KIKUCHI, MASAFUMI C/O PATENTS DIVISION, SAKAMOTO, HIROSHI C/O PATENTS DIVISION
Applicants: SONY CORPORATION
Application year: 1986
Main classification: H04N9
IPC codes: H04N3