ADAPTIVE DIFFERENTIAL PULSE CODE MODULATION SYSTEM

Abstract: An adaptive differential pulse code modulation system in­ cludes an adaptive quantizer (12) and an adaptive predictor (14) which have a coding characteristic optimized to a voice signal, and a quantizer (12) and a predictor (14) which have a coding characteristic optimized to a voice band MODEM sig­ nal. This system is normally used as a coding system optimized to the voice signal, and when this system detects a MODEM training signal, it becomes a coding system optimized to the MODEM signal.

Description: The present invention relates to an adaptive differential pulse code modulation system in which both voice signals and MODEM signals more than 9600 bit/sec can be coded. The proceedings of the Sixth International Conference on Digital Satellite Communications include a paper entitled, "A 32 KBPS Codec for Satellite Communication" by T. Nishitani et al. This paper discusses a codec which combines a predictor with a predictor-driven locking quantizer and provides a speech and data discrimination function in the prediction algorithm. To maximize efficient use of a public line, a frequency band of a transmission is compressed by using an ADPCM (Adaptive Differential Pulse Code Modulation) system, and in addition, voice signals and MODEM signals are transmitted by using this public line. Therefore, conventionally, in a CCITT Counsel G21, it is prescribed that a MODEM signal having a transmission speed of 4800 bit/sec may be coded efficiently. However, the transmission speed of the MODEM has recently improved, and a speed of more than 9600 bit/sec is used. However, the conventional coder cannot code a MODEM signal of more than 9600 bit/sec. An object of the present invention is to provide an adaptive differential pulse code modulation system including an adaptive quantizer and an adaptive predictor which have a coding characteristic optimized to a voice signal and a quantizer and a predictor which have a coding characteristic optimized to a voice band MODEM signal. In this system, a coding system is normally optimized to the voice signal, but when the system detects a MODEM training signal, it becomes a coding system optimized to the MODEM signal. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a block diagram of one example of a conventional ADPCM coding system; Fig. 2 is a block diagram of an ADPCM coding system according to the present invention; Fig. 3 is a block diagram of the system of the present invention; Fig. 4 is block diagram of another system of the present invention; Fig. 5 is a block diagram of one embodiment according to the present invention; Figs. 6A and 6B are block diagrams of a MODEM training signal detector of one embodiment of the present invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS Figure 1 shows a block diagram of one example of a conventional ADPCM coding apparatus. In Fig. 1, 1 and 3 designate adders, 2 an adaptive quantizer, and 4 an adaptive predictor. In Fig. 1, the adaptive quantizer 2 has an optimum coding characteristic. The output of the adaptive quantizer 2 is supplied, via the adder 3, to the adaptive predictor 4, and a predicted output of the adaptive predictor 4 is supplied to the adder 1 and to the adder 3. Figure 2 shows a block diagram of an ADPCM coding apparatus according to one embodiment of the present invention. In the drawing, 11, 13 denote adders, 12 a quantizer which is switchable between a MODEM optimized quantizer state and an adaptive quantizer state, 14 a predictor which is switchable between a modem optimized fixed predictor state and an adaptive predictor state, and 15 is a MODEM training signal detector. In Fig. 2, the quantizer 12 is normally set to operate as an adaptive quantizer having an optimum coding characteristic for the voice signal, and the predictor 14 is set to operate as an adaptive predictor, so that the ADPCM coding apparatus operates as a system for the voice signal. When the MODEM training signal, which must be transmitted just before data signals by modem itself, is input to the apparatus, it is detected by the MODEM training signal detector 15 (a detailed explanation thereof is given later), the quantizer 12 is switched to the MODEM optimized quantizer state optimum for the MODEM signal, and the predictor 14 is switched to the fixed predictor state optimum for the MODEM signal, so that the coding apparatus becomes in the optimum state for the MODEM signal, to code the MODEM signal. The signal power of input is always supervised, and when it becomes small enough, the coder recognizes that the transmission of data is terminated, then the coding mode is returned to the original voice mode. Figure 3 shows a system block diagram of a principle based on the diagram shown in Fig. 2. In Fig. 3, reference numerals in a coder block 11, 12, 14, and 15 correspond to those used in Fig. 2 and reference numerals 112 and 114 in the decoder block corresponding to the reference numerals 12 and 14 in the coder block, respectively. In Fig. 3, the quantizer 12 is formed by a quantizer 12a having a characteristic optimized for a voice signal, an inverse quantizer 12b having a characteristic optimized for a voice signal, a quantizer 12c having a characteristic optimized for a MODEM signal, and an inverse quantizer 12d having a characteristic optimized for a MODEM signal. The predictor 14 is formed by a predictor 14a optimized for a voice signal and a predictor 14b optimized for a MODEM signal. The system block diagram shown in Fig. 3 shows a coder block and a decoder block, and a coded switching control signal is transmitted from the coder block to the decoder block by a transmission line. In Fig. 3, the MODEM training signal detector 15 detects the MODEM training signal and further generates a coded switching control signal, which is transmitted via the transmission line. Switches Sa, Sb, Sc, Sd are controlled by the output of the MODEM training signal detector. In the decoder block shown in Fig. 3, the quantizer 112 is formed by inverse quantizers 112b and 112d corresponding to 12b and 12d in the coder block, and the predictor 114 is formed by predictors 114a and 114b corresponding to 14a and 14b in the coder block. Figure 4 is another system block diagram of a principle based on the diagram shown in Fig. 2. The principle of the diagram shown in Fig. 4 is almost the same as that of the diagram shown in Fig. 3, the difference therebetween being that, in the case of Fig. 4, the switching control signal is not sent from the coder block to the decoder block but it is formed in the decoder block. Figure 5 shows one embodiment of the present invention based on the system block diagram shown in Fig. 4. As shown in Fig. 5, the adaptive quantizer 12 is concretely formed by an quantizer 22, a speed controller 23, a first scale adapter 24, a second scale adapter 25, and an inverse adaptive quantizer 26. The background of this circuit is disclosed in "Overview of the ADPCM Coding Algorithm": W.R. Daumer et al, CH2064-4/84/0000-0774, 1984-IEEE, pages 774 to 775, especially in Fig. 1a on page 774. Therefore, an explanation of this circuit will be given with reference to the description therein. The first and second scale adapters 24 and 25 are set to form a linear combination of fast and slow adaptive scale factors in accordance with whether the signal is the voice signal or the MODEM signal. The fast scale factor and the slow scale factor are computed from equations (2) and (3) on page 775 of the above-mentioned reference. The speed controller 23 is used for changing the speed of the fluctuation. When the switch S₁ is set to "0" the speed is fixed to "0". The set speed is adapted to the speed adapters 24, 25, and a switch S₂ selects the adapter 24 or 25 in accordance with whether the input signal is the voice signal or the MODEM signal. The predictor 14a (P₁), is formed by delay elements 31a, 31b, ..., 31n: 34a, 34b, prediction coefficients 32a, 32b, ..., 32n: 35a, 35b, adders 33a, 33b, ..., 33n and 36, and coefficient generating logics 37 and 38. In Fig. 5, the elements 31a ∼ 31n, 32a ∼ 32n, 33a, 33b, ... and 37 form a zero predictor and elements 34a, 34b, 35a, 35b, 36 and 38 form a pole predictor. Further, the predictor 14b (P₂) is formed by the above-mentioned commonly used elements, the zero predictor and a pole predictor including delay elements 41a, 41b, ... 41n, prediction coefficients 42a, 42b, ... 42n, adders 43a, 43b, and the coefficients C₁ , ... C m-1 , C m (refer to W.R. Daumer et al. already mentioned) are fixed so as to be optimized for the MODEM signal. The predictor 14a (P₁) and 14b (P₂) are switched by the switch S₃ controlled by the output of the modem training signal detector 15. The reference numerals in Fig. 5B show the same elements as in Fig. 5A but with the suffix "1", i.e., 31a becomes 131a, ..., etc. The operation of Fig. 5B is similar to that of Fig. 5A, and therefore, an explanation thereof is omitted. Fig. 6A shows a block diagram of the MODEM training signal detector shown in Fig. 5. Fig. 6A corresponds to Figure 4 of an article by the same inventor, Tomoyoshi TAKEBAYASHI et al: "A 32 kps ADPCM with improvement in coding characteristics for 9600 bps modem signal, ICASSP86 TOKYO, CH2243-4/86/0000-2187, 1986-IEEE. In the circuit shown in Fig. 6A, an alternate pattern prescribed in the Counsel CCITT V. 29 (November 1980) is detected The alternate pattern is prescribed on page 171 of the Counsel CCITT V. 29 as follows. --8.1 Segment 2 of synchronizing signal consists of alternations between two signal elements. The first signal element (A) transmitted has a relative amplitude of 3 and defines the absolute phase reference of 180°. The second signal element (B) transmitted depends on the data signalling rate. Figure 4/V. 29 shows the B signal element at each of the data signalling rates. Segment 2 alternates ABAB ... ABAD for 128 symbol intervals.-- In Fig. 6A, 52 designates a band pass filter with a center frequency of 1700 Hz, 53 designates a band pass filter with a center frequency of 2900 Hz, 54 and 57 designate power calculation units, 65 designates a multiplier, 66 designates a low pass filter and 80 designates a discriminator. Fig. 6B shows a detailed block diagram of the MODEM training signal generator shown in Fig. 6A. In Fig. 6B, the portions 52, 53, 54, 57 and 57 in the block diagram shown in Fig. 6A correspond to those in Fig. 6B. In Fig. 6B, a bandpass filter 52 has a center frequency at a center of a carrier frequency, and a multiplier 72 of PLL circuit 68 has an input connected to the output of the bandpass filter 52. A polarity detector 80 is connected to the output of the multiplier 72. The output of the polarity detector 80 is connected to a multiplexer 75, which also receives a small positive value α. An adder 79 is connected to the output of the multiplier 75, and the output of the adder 79 is fed back via a limiter 78 and a delay element 77 to another input of the adder 79. The output of the limiter 78 and a real value "1" are supplied to a complex value multiplexer 74, and the output of the multiplier 74 is fed back via a complex value multiplier 73 having another input for receiving e jϑ and a complex value delay element 76 to another input of the complex value multiplier 74. A imaginary part of the output of the complex multiplier 73 is supplied to another input of the multiplier 72 and an real part (cos(ϑ₀ + ω)n) of the output of the multiplier 73 together with the output of the band pass filter 52 is connected to a multiplier 65. A low pass filter 66 is connected to the output of the multiplier 65 and the output of the low pass filter 66 is connected to a zero cross discriminator 67 having an output connected to an input of an AND gate 70. On the other hand, the input to the low pass filter 52 is connected to a filter 54 for obtaining a root mean square thereof and to a bandpass filter 53 which has a center frequency at an upper limit of the MODEM signal band. The output of the filter 54 is connected, via a multiplier receiving a constant C, to an input of a comparator 63, and the output of the filter 53 is connected, via a filter 57 for obtaining a root mean square to another input of the comparator 63 having an output connected to another input terminal of the AND gate 70. The output of the AND gate 70 is connected, via a counter 71, to an output terminal. Next, the opeation of the MODEM training signal detector shown in Fig. 6A will be explained in detail. As shown in Fig. 6A, an input signal is a carrier signal in a sampling sequence, and the carrier frequency component is extracted in a secondary cyclic filter 52 having a pole close to the carrier frequency. The output thereof is set as cos ϑ' n, wherein ϑ' = 2πfc'/fs where fc = carrier frequency fs = sampling frequency Further, when the input signal of the delay element 76 is set as e jT(n) , it is multiplied by e jω in the multiplier circuit 74 and is multiplied by e jϑ 0 in the multiplier circuit 73 and is then shown by the following equation (1) as the operation of the PLL circuit 68. e jT(n) = e jT(n-1) x e jω x e j6 0 (1) This shows a vector which rotates at an angular frequency (ϑ₀ + ω). Then, if the following equation exists, ϑ' = ϑ₀ + ω a double frequency component of a carrier frequency and a direct current component is obtained when a real component cos(ϑ₀ + ω)n of e jT(n) is multiplied to cos ϑ'n of the output of the filter 1 at the multiplier 65, and the direct current component is then obtained by a simple primary cyclic filter 66. Therefore, a zero transition of this signal is supervised in a zero transistion discriminator 67 during a predetermined constant period, and if a zero transition does not exist, the carrier frequency component can be detected, wherein ω is an offset frequency component, and is controlled so as to become ϑ' = ϑ₀ + ω by the method as mentioned below. That is, an imaginary component sin(ϑ₀ + ω)n of the output e jT(n) of the PLL circuit 68 and an output cos ϑ'n of the filter 52 are multiplied in the multiplier 72, the multiplied signal is detected by the polarity detector 80, multiplied by a coefficient α in the multiplier 75, and then fed back via a integrator formed by the delay element 77 and an adder circuit 79 so that ω is adaptively controlled. This is expressed by the following equation. ω(n+1) = ω(n) - αSgn(cos ϑ'n·sin ϑ₀n) (2) In the code detector 80, a sign of Sgn(cos ϑ'n·sin ϑ₀n) = Sgn(x) can be detected as following. Sgn(x) = 1 if x ≧ 0 Sgn(x) = -1 if x < 0 Further, α is a positive constant having a sufficiently small value and is multiplied in the multiplier 75. Moreover, an upper limit and a slow limit are set to ω so that an offset frequency which is compensated by this PLL circuit 68 is restricted. This restriction is made by inserting a limiter 78 to the integrator formed by the delay element 77 and the adder circuit 74. Therefore, an incorrect detection, such as the sine wave next to the target to be detected, can be prevented. Further, as e jω in the equation (1), the renewed ω sequentially renewed by the equation (2) is used, then if it is assumed it is sufficiently small, e jω = cos ω + j sin ω = 1 + k jω Therefore, although the output of the limiter 12 is ω, another input of the multiplier receives "1", and then e jω is input to the multiplier 74. On the other hand, the training signal of 2900 Hz is detected by the circuits 53, 54, 57, 60 and 63 and supplied to the AND circuit 70. The counter 71 examines whether the times detected by the counter 71 are within the predetermined time (that is, the time of sending the alternate pattern) and when the time is longer than the predetermined time, it is determined that the training signal is detected. In this connection, if the training signal of 1700 Hz is detected by phase and continuous time, it is not affected by noise in the network or level variations in the network, and an incorrect detection can be prevented and an accurate detection made. Further, the training signal 2900 Hz is also detected by phase and continuous time, and thus an incorrect detection of poor 1700 Hz tone is prevented and the training signal is accurately detected. It is considered that the same circuit as that for detecting the training signal 1700 Hz may be used for the detection of the training signal 2900 Hz, however, this increases the hardware, and the detection of the training signal 2900 Hz is not very important. Therefore, it is not necessary to detect the same precisely.

Claims: An adaptive differential pulse code modulation system comprising an adaptive quantizer (12) and an adaptive predictor (14) which have a coding characteristic optimized to a voice signal, and a quantizer (12) and a predictor (14) which have a coding characteristic optimized to a voice band MODEM signal, said system normally being used as a coding system optimized to said voice signal, characterized in that said system is adapted to detect a MODEM training signal, whereupon said system becomes a coding system optimized to said MODEM signal. An adaptive differential pulse code modulation system according to claim 1, comprising means (15) for detecting a MODEM training signal, said means comprising a phase synchronizing circuit arranged to lock to the carrier frequency of said MODEM in a restricted region at the centre of the MODEM signal band and means for detecting whether or not the output power of another carrier frequency at the upper limit of said MODEM signal band is larger than a predetermined threshold value, whereby a MODEM training signal is detected when a synchronizing detect signal of said first carrier frequency produced by using the output of said phase synchronizing circuit has no change in polarity during a predetermined period, and when the output power of said other carrier frequency is larger than said predetermined threshold value during said predetermined period. An adaptive differential pulse code modulation system according to claim 2, wherein said phase synchronizing circuit comprises a first band pass filter (52) having its centre frequency at the carrier frequency of the MODEM, a first multiplier (72) having an input connected to the output of said first band pass filter (52), a polarity detector (80) connected to the output of said first multiplier (72), a second multiplier (75) having a first input connected to the output of said polarity detector (80) and a second input receiving a small positive value ( α ), an adder (79) having a first input connected to the output of said second multiplier (75), a limiter (78) connected to the output of said adder (79), a first delay element (77) connected between the output of said limiter (78) and a second input of said adder (79), a third multiplier (74) having a first input connected to the output of said limiter (78), a fifth multiplier (73) having a first input connected to the output of said third multiplier (74) and a second input receiving a value e jϑ0 and a first ouput connected to a second input of said first multiplier (72), a second delay element (76) connected between the outputs of said fifth multiplier (73) and the second input of the third multiplier (74), a seventh multiplier (65) having a first input connected to the output of said first band pass filter (52) and a second input connected to a second output of said fifth multiplier (73), a low pass filter (66) connected to the output of said seventh multiplier (65) and a zero cross discriminator (67) connected to the output of said low pass filter (56) and outputting the result of a synchronizing detection of the input signal. An adaptive differential pulse code molulation system according to claim 2, wherein said means for detecting the output power of the carrier frequency at the upper limit of said MODEM signal band comprises a second band pass filter (53) having a centre frequency at an upper limit of a MODEM signal band and an input connected to an input terminal and a first filter (57) for determining the root mean square of the output of said second band pass filter (53), a second filter (54) for determining the root mean square connected to said input terminal, an eighth multiplier (60) having a first input connected to the output of said second filter (54) and a second input which receives a constant value (C), and a comparator (63) which is connected to the outputs of said eighth multiplier (60) and said first filter (57). An adaptive differential pulse code molulation system according to claim 1, wherein the power of said MODEM training signal is always monitored, and when said power becomes zero, said system is returned to a coding system optimized to said voice signal. An adaptive differential pulse code modulation system according to claim 2, wherein said MODEM training signal comprises an alternate pattern signal.

Inventors: MIYAZAKI, TSUYOSHI, MORI, HIROMI, MURANO, KAZUO, TAKEBAYSHI, TOMOYOSHI, YAMAMOTO, KAORU
Applicants: FUJITSU LIMITED
Application year: 1986
Main classification: H04B14
IPC codes: H04B14