IMAGE PROCESSING SEGMENTATION APPARATUS

Abstract: A segmentation apparatus utilized in an image process­ ing system for recognizing a pattern in an image inputted thereto includes a separate circuit (19) for outputting logical values of m by n pixels separated from the inputted image, an encode circuit (20) for storing in advance therein codes to be determined according to the content of an inputted pattern and for outputting a code indicating that which set of pixels is identical to the objective pixel by using as an input pattern the logical value ouputted from the separate circuit (19), and a select circuit (51) for selecting a label of the objective label, from the label data of neighborhood pix­ els already determined and the new label data assigned, in accordance with the output from the encode circuit (20).

Description: BACKGROUND OF THE INVENTION The present invention relates to the pattern recognition technology, and in particular, to an image processing segmentation apparatus suitable for recognizing the number of images in pattern recognition, for labelling each image, for detecting the area of each label, for calculating top or vertex coordinates, and for determining nesting relationships between images. In the segmentation processing, it has been conventionally well known that the image elements or components (an image component is a set or assembly of pixels, e.g. pixels defined by logic "1" or "0" in a binary image and being connected to each other by the proximate, same logic (i.e. "1" or "0") relation) existing in an image 1 as depicted in Fig. 1a are labelled as L1, L2, L3, and L4 as shown in an image 2 of Fig. 1b in the same manner for sequentially numbering the elements; furthermore, the number of the labelled elements, the area of each labelled image element, and the like are recognized, thereby segmenting areas of an image. Image processing can be utilized in various industrial fields. In such a processing, a binary image memory 4 for storing binary image signal 3 and a label image memory 5 for storing the contents obtained by labeling the binary image signal 3 are conventionally utilized as illustrated in Fig. 2a. These memory units are configured so that data therein can be directly read through a bus 6 by a central processing unit (CPU) 7. As shown in Fig. 2b, m by n pixels in the vicinity of an objective pixel f(i, j) are identified and fetched from the binary image memory 4 by a software processing in accordance with the contents of a program beforehand stored in a program memory 8. At the same time, the contents of labeled pixels in the vicinity of F(i, j) corresponding to f(i, j) are identified and fetched from the label image memory 5 as shown in Fig. 2c. F(i, j) is labeled according to the contents of the binary image element comprising m x n fetched pixels and to those of the labels assigned to the pixels in the vicinity thereof, thereby storing the resultant data in the label image memory 5. Consequently, above processing entirely depends on the software processing, hence a great amount of memory areas such as program, image, and work memory areas are necessary and a considerable number of calculation processing is required, resulting in a long recognition time. This leads to drawbacks such that the size of recognition apparatus is increased and the cost required is soared, hence such a recognition procedure can not be practically utilized. Prior art document IBM Technical Disclosure Bulletin, Vol. 26, No. 10B, March 1984, discloses a single pass method for labelling black/white image objects for assigning a unique label to each maximally connected group of same color valued (black) pels (picture elements) in a black/white pel image array. The method steps include scanning the array in row major order with a local window; assigning a new label to a center pel within the window if the pel is not connected or a label previously assigned if the pel is connected, stack recording as equivalent, pairs of labels provisionally assigned to disparate elements of a subsequently identified unitary object, and stack recording labels for nested objects. The method preferably is executed on a pipeline processor having provision for stack recording of anomalies such as nested objects which are amenable to subsequent processing and thus avoiding perturbing the pipeline. SUMMARY OF THE INVENTION It is therefore an object of the present invention to provide a segmentation apparatus of a higher recognition speed. Another object of the present invention is to provide a compact, economical segmentation apparatus constructed in a simple circuit configuration. Still another object of the present invention is to provide a segmentation apparatus which can perform a realtime processing of the operations such as labeling images, counting the number of labels, calculating label area, and recognizing top coordinates of labels and nesting relationships between images. Further object of the present invention is to provide a segmentation apparatus which is capable of performing hardwarewise segmentation in an area having an arbitrary shape. The object of the present invention is solved in accordance with the features of claim 1, dependent claims are directed on preferred embodiments of the present invention. Fig. 1a and Fig. 1b are schematic diagrams for explaining a labelling image. Fig. 2a to Fig. 2c are diagrams illustrating the configuration of the image processing apparatus and the contents of separated image elements. Fig. 3a to Fig. 3c are schematic diagrams illustrating label operators for explaining the labelling procedure in accordance with the present invention. Fig. 4 depicts a label image. Fig. 5a to Fig. 5c are diagrams illustrating the image tree structure and mask images, respectively. Fig. 6a to Fig. 6c are schematic diagrams depicting label operators to be used for the mask pattern operation. Fig. 7 illustrates a label image to be used for the mask pattern operation. Fig. 8 outlines the characteristic data of an image. Fig. 9 is a block diagram demonstrating an embodiment of the segmentation apparatus in accordance with the present invention. Fig. 10 is a schematic block diagram depicting an embodiment of the operator separate circuit of Fig. 9. Fig. 11a and Fig. 11b are diagrams for illustrating the data structure of the encode circuit for the labelling operation of Fig. 9. Fig. 12a and Fig. 12b are block diagrams illustrating examples of encode circuit configuration of Fig. 9. Fig. 13a and Fig. 13b are block diagrams illustrating examples of the label image separate circuit and its peripheral circuits of Fig. 9. Fig. 14a and Fig. 14b are schematic diagrams depicting the data storing method and a circuit configuration, respectively of the label attribute memory of Fig. 9. Fig. 15a and Fig. 15b are diagrams illustrating the data storing method and a circuit configuration, respectively of the confluence pair memory of Fig. 7. Fig. 16 is a block diagram showing an example of the area detect circuit of Fig. 9. Fig. 17 is a schematic view of an automated system. Conventionally, the labeling in a segmentation processing has been softwarewise conducted by identifying m by n pixels in the vicinity of an objective pixel along a direction in which the line scanning is performed on the image. The labeling procedure will be described. A portion of image is separated in the form of 3 by 2 pixel units as shown in Fig. 3. First of all, assume that the binary image memory 4 of Fig. 2a is named as B and that the objective pixel Bf = B(i, j) and pixels to be fetched around Bf are BW₁ = B(i-1, j-1), BW₂ = B(i, j-1), BW₃ = B(i+1, j-1), B x = B(i-1, j), and B y = B(i+1, j), respectively as depicted in Fig. 3b. All the fetched pixels are not always utilized for segmentation. As shown in Fig. 3c, a label data image comprising 3 by 2 pixels are correspondingly separated from the label image memory 5 of Fig. 2a at the same time. Naturally, labels are given only to the already-scanned pixels. Assume that the pixel to be labeled is Lf = L(i, j) and that the pixels already labeled are LW₁ = L(i-1, j-1), LW₂ = L(i, j-1), LW₃ = L(i+1, j-1), and L x = L(i-1, j). Under these circumstances, an objective binary image pixel can be logically classified as follows by examining the neighboring pixels to determine whether or not they are linked to each other in accordance with the logic of "0" or "1": The first pattern (assigning a new label) in which the objective pixel is defined as a new label because the pixels are not linked to the labelled neighboring pixels as depicted in Fig. 3a, the second pattern (confluence) in which the label assigned to LW₃ is different from that assigned to L x although the logic of LW₃ is identical to the logic of L x when the logics of BW₃, B y , Bf, and B x are linked and the logic of BW₂ is different therefrom, and the third pattern (assigning an existing or old label) in which an existing label of LW₂, LW₃, or L x is assigned to the objective pixel. In the above example, the logic and label of (i-1, j-1) pixel (BW₁ and LW₁) are not considered. Fig. 4 illustrates the labels obtained by labeling the image of Fig. 1a according to the labeling logic of Fig. 3a. It may be seen that the straight downward connection is first considered, downward and backward connection is then considered and horizontal forward connection is finally considered in this example. As a result, the pixels are actually labeled with up to label number 10 although the image has only four components because the portions of image are separated in 3 by 2 pixel units. In this case, however, if the logic of confluence described in conjunction with Fig. 3a is utilized, the relationships such as ℓ₂ = ℓ₃, ℓ₃ = ℓ₄, ℓ₁ = ℓ₆, ℓ₆ = ℓ₇, ℓ₁ = ℓ₇, ℓ₅ = ℓ₈, and ℓ₅ = ℓ₉ (ℓ means preliminary or intermediate label) are obtained in the labeling process. A further rule that a smaller number of label has priority may be use of as marked with a small circle (o) in Fig. 4. Linking the connected components (labels), the final labels L are obtained as represented in expression (1), so the label image of Fig. 4 can be labeled as shown in Fig. 1b. An automated system such as a robot can be controlled by the result of image recognition. First of all, when the labeling of Fig. 4 is performed, the coordinate (x, y) of a pixel at which a new label is given is detected and defined as top coordinates (TOP.X, TOP.Y) of the label, and the label of coordinates expressed by (X p = TOP.X, Y p = TOP.Y-1) with respect to the detected top coordinates are detected and defined as a high-order or upper label to the new label. When integrating the labels, if the high-order labels are also integrated in conformity with the label confluence relationships, the image components after the labeling operation are represented as a tree structure of Fig. 5a which indicates that the image components of labels L2 and L3 are included in the image of label L1 and that the image component of label L4 is included in the image of label L3. Consequently, the image configuration such as shown in Fig. 1b can be recognized by use of the coordinate (TOP.X, TOP.Y) of each label image and the tree structure. Other parameters such as contour, area, center of gravity (area), nearest and farthest points of contour, angles about the center of gravity can be determined. Next, since the conventional labeling process is conducted by using a rectangular operator consisting of m by n pixels, the processing range is limited to the inside of a rectangle formed by I x J pixels. To remove this restriction, the present invention allows the labeling process to be carried out in an area having an arbitrary shape at a desired location in the image. In this respect, US Patent Application S.N. 659,175 filed on October 9, 1984 by Ariga et al. is referenced. To achieve this object, a mask image 9 having an arbitrary shape is prepared in advance as illustrated in Fig. 5b, and an m by n pixel unit 10 in the mask image associated with the coordinate of the binary image is fetched from this mask image as shown in Fig. 5c simultaneously with fetching of the binary image unit. By conducting the logic operation between the fetched pattern of the binary image and the fetched mask image pattern, the labeling process can be executed for any mask shape in the m by n pixel range. Fig. 6a depicts a pattern of a logical range in which the mask pattern 10 operates for the logic associated with a binary pattern 11. This is an example of labeling logic in which the mask pattern corresponding to the logic "1" prevents the corresponding binary image pixel from being referenced. Asterisk symbol * indicates "don't care". If the labeling process is conducted according to this logic when the shade portion is masked as illustrated in Fig. 7, the processing is carried out only in the unmasked portion with labels assigned up to label number 8, which is different from the result of Fig. 4. Expression (2) is obtained by conducting the integration processing on this masked result. In this case, the number of labels is three. Symbols ML and ml indicate "masked final and intermediate labels". The image structure can be recognized in which ML1 includes ML2, which further includes ML3. Above-mentioned labeling operation is quite effective when a range enclosed by curves is required to be established, for example, to prevent disturbances such as noise which may affect the recognition or to subdivide the image range in advance, that is, the pattern recognition processing can be utilized in the wider application areas. In addition, this process may include detection of the area of the labeled image. For this purpose, if the labeling operation is carried out as shown in Fig. 7, the accumulated value is detected for each label when the label is assigned, and the area for each label can be recognized by adding the accumulated value of each label based on the integration relationships represented by expression (2). As described above, the hardwarewise segmentation is performed in an area having an arbitrary shape by use of a mask image pattern, which enables to execute a realtime processing of the image characteristic data such as the labels, the number of labels (equal to that of the image components), area of a labelled region, top coordinates of a labelled area, and nest relationships between image components. The present invention will be described in detail by referring to Fig. 9 to Fig. 16. As illustrated in Fig. 9, when a video signal 12, e.g. video scan signal from an industrial TV camera, is inputted to an A/D converter 13 in synchronism with a segmentation apparatus 40, an A/D conversion is performed on the video signal 12 by the A/D converter by use of a sampling clock 37 supplied from an image address generator 38 according to a preset threshold level, thereby obtaining a digital image signal 14, e.g. a binary signal. The binary signal 14 is supplied to a selector 15 and a binary memory 17. Although the binary memory 17 may be dispensed with, this embodiment allows a CPU 45 to read the contents of the binary memory 17 through a CPU bus 44d, thereby improving the applicability of the processing. In this operation, the binary memory 17, a mask memory 35, and the inputted video signal 12 are synchronized with an address signal 34a from the image address generator 38 so that the positional relationships between signals are geometrically retained during the operation. The binary memory 17 and the mask memory 35 are so configured as to be respectively accessed by internally changing over the image address signal 34a according to an instruction signal supplied from the CPU 45 via the CPU bus 44d. On receiving the signal, the selector circuit 15 changes over between the inputted binary signal 14 and a binary signal 18 from the binary memory 17 so as to select a case in which the segmentation is carried out when the input is supplied and a case in which a signal stored in the memory is processed. It will be obvious that other signals such as color image signals can be employed in similar manners. In order to perform a segmentation processing (more concretely, a labelling operation), the binary signal 16 and a mask signal 36 each synchronized with the address signal 34 from the image address generator 38 are processed in a binary image extraction circuit 19 and a mask image extraction circuit 33, respectively so as to extract the binary operator 11 and the mask operator 10, respectively as shown in Fig. 6. These extraction circuits can extract the operators in similar manners. A 3 by 2 operator extraction will be described by referring to Fig. 10. The input binary signal 16 or mask signal 36 is stored in a buffer memory whose memory size is one scanning line, and at the same time, it is latched in a shift register 50f for an extraction operation. Immediately before a new data is stored in the buffer memory 49, a binary or mask data at the same address delayed in time by one scanning line is read and latched in a shift register 50c. Thus, the data in register 50 are successively shifted. Consequently, the buffer memory 49 operates according to the x address of the address signal 34 and the latch 50 performs the latch operation by shifting its signal in accordance with the timing of the lower-most value of the x address. The m by n pixel data separation is thus performed to obtain a logic signal 47 or 48 for the labelling operation. As depicted in Fig. 9, the labelling operation is performed by executing the logical judgment in accordance with the "new label assignment", "label confluence", and "existing label assignment" patterns shown in Fig 6. Although six bits are used for a labelling logic in this embodiment, the logical variable may be arbitrarily determined to be represented by an arbitrary number (k) of bits for the labelling process. Next, an encode circuit 20 for generating codes for the labelling operation will be described. The codes for the labelling operation are processed by use of a memory configuration enabling a 2 by k bit addressing with a 2 by k bit input signal in which the code data is beforehand written at an address indicated by the state of the input signal. The data structure and the circuit configuration of the encoder 20 when a 3 by 2 pixel extraction is adopted will be described. For the operation patterns shown in Fig. 6a and Fig. 6b, the output data from the encoder 20 is assumed to comprise five bits as depicted in Fig. 11a. The positive signal "1" is regarded as a control signal to be produced. Although the output comprises five bits D₀ to D₄ in Fig. 11a, it need not be limited by this output pattern but it may be arbitrarily determined depending on the configuration of the subsequent circuit stage to be controlled by the encoder output data. When all the control patterns of the processing mode, e.g. new label assignment, label confluence, and existing label assignment, are determined in advance, the output signals can be simultated for all 2¹² = 4096 kinds of patterns obtained by the combinations of the 12-bit data comprising the mask data (MW₁ to MW₃, Mx, Mf, My) and the image data (BW₁ to BW₃, Bx, Bf, By) utilized as input signals for the encoder 20 as illustrated in Fig. 11b. In the above described example, bits BW₁, MW₁ are not considered and then the number of patterns decreases to 2¹⁰ = 1024. Consequently, if the addresses and data of the memory circuit are preliminarily related as shown in Fig. 11b so as to be accessed by an address comprising the 12 bits of the mask and image data information, and to produce a control code (D₀ to D₄) beforehhand simulated for the labelling operation, the control data for the labelling operation can be outputted at a high speed for any given mask and image data patterns. Namely, encoder 20 may be formed of a memory which contains a table as shown in Fig. 11b, when an address is assigned, an associated data is outputted. As for the circuit configuration of this system, the simulated data can be stored in a read only memory (ROM) 60 as illustrated in Fig. 12a, or the labelling code may be written in a random access memory 63, disposed in a RAM section 61 and provided with multiplexers 62 and 64, from the CPU 45 of the image processing system as depicted in Fig. 12b. In accordance with this method, the hardware size can be reduced as compare with a system utilizing a gate circuit to generate the labelling codes. Although the operation patterns for the labelling process has been described referring to Fig. 6, different operation systems are also applicable, for example, the mask pattern may be dispensed with. When changes in operation conditions are desired, only the code data may be altered to effect such changes, and the preceding and succeeding stages of circuit configuration need not be changed. In addition, the timing control can be implemented in a considerably simple manner. In Fig. 12a and Fig. 12b, the input signals BW₁, BW₂, BW₃, Bx, Bf, and By and the input signals MW₁, MW₂, MW₃, Mx, Mf, and My correspond to the signals 47 and 48, respectively of Fig. 9. The output signals D₀, D₁, and D₂ to D₄ correspond to the new label generate signal 21, the label confluence signal 54, and the labelllng (old label) code 22, respectively of Fig. 9. As described above, the encoder 20 for the labelling operation outputs the labelling code (D₀, D₃, D₄) 22, the new label generate signal (D₀) 21 indicating a new label creation, and the label confluence signal (D₁) 54 indicating a label confluence in response to the logic signals 47 and 48 (B-, M-) serving as the address data. The labelling code 22 is supplied to a label selector 51 in order to label the objective pixel according to the content of the code. A new-label generator 23 causes a counter to operate by use of the new label generate signal 21 outputted from the encode circuit 20 so as to output a new (incremented) label number to the label select circuit 51. The label information delayed in time by one scanning line may be obtained as follows: the label information obtained from a label extraction circuit 52 is latched in a label latch 25 on the Wn bit side, information about n pixels in the neiborhood of the objective pixel is stored, and the oldest label information is outputted to the label select circuit 51. The neighboring label on the X bit side determined by a preceding processing ahead in time by one clock is obtained by storing the label signal in a label latch 27 on the X bit side and then outputting the stored label to the label selector 51. The labelling operation for the extraction of 3 by 2 pixel size will be described by referring to Fig. 13a and Fig. 13b. As depicted in Fig. 13a, an existing label LW₁, LW₂, or Lx or a new label LN is assigned to an objective pixel Lf. The 4-to-1 selector 51 selects one of these labels according to the content of the labelling code 22 (or new label signal) and writes the selected label in a register Lf 56. After the register Lf 56 is thus set, the content thereof is written in the register Lx 27 and a label buffer memory 55. At the same time, the label buffer memory 55 reads the label data stored ahead in time by one scanning line immediately before the Lf content is written and writes the fetched data in a register LW₂ 25b as an information for labelling the next pixel. A shift register LW₁ 25a simultaneously receives the LW₂ content. This operation allows the parallel transfer of operator in the label image without changing its shape, as shown in Fig. 13b. That is, as can be seen from this operation, the label memory capacity can be reduced to one scanning line as compared with that of the conventional labelling process in which the label memory size must correspond to the binary image and the memory capacity must be ℓ bits deep, hence the memory configuration is remarkably simplified. Referring to Fig. 9, Fig. 13s, and Fig. 13b, if a new label assignment takes place as a result of the labelling operation, the new label counter of the new label generate circuit 23 is incremented by the new label generate signal 21. The characteristic information can be stored at an address corresponding to that label number by using the new label content 32 as the address signal of an attribute memory 41 at the same time when the label content 32 is written in the Lf register 54. For this purpose, the address information items x and y are stored as TOP.X and TOP.Y, respectively, and the content of the register LW₁ is stored as a high-order label indicating the nesting relationships between labels as depicted in Figs. 9, 13a, and 13b. The data storing method and circuit configuration of the attribute memory 41 when utilizing a 16-bit microcomputer will be described by referring to Fig. 14a and Fig. 14b. An addressing space of the CPU 45 is provided to allocate data thereto. As depicted in Fig. 14a, TOP.X and TOP.Y each consisting of eight bits are stored in the address range from $0000 to $07FF and the high- - order label data (10-bit data) is stored in the address range from $1000 to $17FF so as to facilitate the circuit configuration in a manner such that the high-order label data is located at an address corresponding to the associated TOP coordinates. This provision allows the circuit configuration of a multiplexer 70 for multiplexing the address lines and the addressing thereof to be simplified as shown in Fig. 14b. Next, the circuit configuration of the attribute memory 41 for storing the data of Fig. 14a will be described. During a labelling operation, a TOP.X data 34C is stored in a memory circuit (RAM) 74 by use of a multiplexer 71 which enables the change-over operation between the line of TOP.X data 34C and a data bus 44b from the CPU 45. Similarly, the TOP.Y and high-order label data are stored in the memory circuits 75 and 76 through multiplexers 72 and 73 constructed in the similar configuration. In this case, the addressing and write control are performed to store the data by use of the new label data 32. Consequently, the memory configuration of Fig. 14a can be utilized when the CPU 45 reads the data. When a label confluence takes place, the label confluence signal 54 is inputted to a label confluence counter 53 so as to count the number of label confluence occurrences. At the same time, the count of the counters can be used as an address 42 of a confluence pair memory 43 in order to store labels LW₂ and Lx formed as a pair in the memory 43. The data storing method and circuit configuration of the confluence pair memory 43 will be described by referring to Fig. 15. A priority circuit may also be used. Like the attribute memory 41, the data is allocated in the addressing space of the CPU 45. As depicted in Fig. 15a, one of each paired confluence label data is stored in the address range from $2000 to $27FF and the other label data thereof is stored in the address range from $3000 to $37FF. Like the attribute memory, the data addresses of the corresponding label data items are relatively associated to each other only to simplify the circuit configuration. In this regard, the data write operation is enabled no matter how such relative addresses are assigned. As illustrated in Fig. 15b, the circuit configuration can be basically the same as that of the attribute memory 41. That is, the confluence label data is stored in the memory circuits (RAM's) 83 and 84 via multiplexers 80, 81, and 82 which allows the input to be changed over between the address and data from the CPU 45. The relationships represented by expression (2) can be readily established by storing the confluence label pairs in this manner. Next, the area detection during the labelling operation will be described by referring to Figs. 9 and 16. As illustrated in Fig. 9, only a label information 28 need be supplied as an input signal to a label area detect circuit 39 because of the following reasons. The label information is used as an address of an area memory 90, and if the signal 21 defined as a new label is inputted, an initialize data 91 is changed over by a selector 92 and is written at an address indicated by the label. In an ordinary case, when a label is inputted as an address, a data read is performed on the memory 90 at the same time and an adder 93 adds one to the data, then the resultant data is written at the same address. The label area before the label integration can be obtained through this operation. The final label area can be detected by the integrate processing. In accordance with a segmentation apparatus 40 having above-mentioned hardware configuration, a realtime processing can be executed to label image components, to store the label confluence information, and to detect the high-order labels, top coordinates, and an area of each label during a period of time for scanning a screen. The integrated final information can be recognized by processing these characteristic data items through the software executed on the CPU 45. Accordingly, a high-speed segmentation processing can be implemented in a simplified hardware configuration as compared with the conventional system. The segmentation processing for the pattern recognition can be performed by use of a simple hardware configuration in which the labelling operation, the detection of the number of labels, the recognition of the nesting relationships between image components, and the detection of image top coordinates and area can be done at a high speed while scanning a screen, hence the pattern recognition time is considerably reduced and the image processing system size can be minimized, thereby allowing the segmentation processing for which a low-price apparatus cannot be provided by the prior art technology to be practically realized. Fig. 17 shows an automated system utilizing a segmentation apparatus as described hereinabove. An industrial camera or imaging device 95 views parts 96 carried on a belt conveyer and sends out a video signal 12 to an image processor 40 containing a segmentation unit. The image taken by the camera 95 is shown on a display 97 such as a CRT. The image processor unit 40 scans the image, recognizes various characteristics or parameters of the pictured image components and identifies a desired parts 96. Simultaneously, the position and direction of the parts 96 are recognized. Those image data are sent to an automatic control circuit 98 which then supplies control signals to a robot 99. Based on the received control signal, the robot 99, for example picks up a desired parts 96 and places it at a predetermined position to perform assembly operation. Similarly, further assembling operation such as bolt-screwing and/or machining such as cutting, welding, bending can be done based on the visual recognition results.

Claims: A segmentation apparatus for segmenting a binary image said apparatus comprising: binary image extraction circuit means (19) for extracting an m by n pixel binary operator (11) from the binary image and for outputting the logical values of the m by n pixels in said binary operator (11), which pixels in said binary operator include an objective pixel (Bf) which is to be labelled; mask memory means (35) for storing an area having an arbritrary shape corresponding to a portion of the binary image in which segmentation is to take place; mask extraction means (33) for extracting an m by n pixel mask operator (10) from said mask memory means (35) and for outputting the logical values of the m by n pixels in the mask operator (10); image address generator means (38) for generating an image address signal (34) which synchronizes both the binary image extraction circuit means (19) and the mask extraction means (33) so that the positional relationship between the binary operator (11) in said binary image and the mask operator in said mask memory means (35) is maintained; encode circuit means (20) connected to both said binary image extraction circuit means (19) and said mask extraction means (33) for outputting, based on said logical values of said m by n pixels in said operators, a first labelling signal code (22) indicating the assignment of an existing label; a second labelling signal code (21) indicating the assignment of a new label; and a third labelling signal code (54) indicating the assignment of a confluence label; label latch circuit means (25, 27) for storing the labels corresponding to pixels in the binary operator (11) which have already been determined during a previous labelling stage; new label generator means (23) for incrementing a counter in response to said second labelling signal code (21); label selector circuit means (51) connected to said label latch circuit means (25, 27) and said new label generator means (23) for assigning a label (Lf) to said objective pixel (Bf) in accordance with said first and second labelling signal codes from said encode circuit means (20); label attribute memory circuit means (41) for storing in response to said second labelling signal code (21), i) said image address signal (34) which corresponds to the coordinates of the objective pixel and ii) the label of the pixel positioned exactly above said objective pixel (Bf), said label attribute memory circuit means (41) being used to determine the nesting relationship between the labels; confluence memory means (43) for storing, in response to said third labelling signal (54), label and address data suitable for establishing which pixels having different labels are in fact part of the same object. A segmentation apparatus according to claim 1, wherein said encode circuit means (20) comprises a memory circuit means (60, 63) for receiving the logical values of the pixels in said operators as an address signal so as generate, as a data output, the labelling signal codes. An automated system for visually inspecting a workpiece and controlling a mechanical means (99) to effect a mechanical operation on said workpiece (96), comprising: image pick-up means (95) for viewing a field containing the workpiece and generating electric video signals on a pixel basis; a segmentation apparatus according to any of the previous claims for carrying out a segmentation process on said electric video signals; processing means connected to said segmentation apparatus for receiving data therefrom and for identifying the workpiece; automatic control means (98) connected to said processing means for generating a control signal based on the identification of the workpiece; said mechanical means (99) being connected to said automatic control means for effecting a mechanical operation on said workpiece based on the control signal.

Inventors: ARIGA, MAKOTO, HATA, SEIJI, NAKAGIMA, MASAAKI, SUZUMURA, YOSHIKAZU, TAKAHASHI, MICHIO
Applicants: HITACHI, LTD.
Application year: 1985
Main classification: G06K9
IPC codes: G06K9, G06T7