SYNCHRONIZING CIRCUIT FOR AN OSCILLATOR

Abstract: A synchronizing circuit comprising a control loop for controlling the frequency and the phase of an oscillator. For the automatic adjustment of the oscillator the central frequency is determined, i.e. a frequency for which the control loop has optimum hold and pull-in properties. A signal having a given frequency is applied to the signal input of the loop. An adjustment signal which is applied to the oscillator is changed incrementally until the control signal generated by the control loop becomes equal to a reference value. The instantaneous word value of the converter is stored in a store. In normal operation, this value which corresponds to the central frequency is applied to the oscillator after digital-to-analog conversion, the control loop being operative for controlling the oscillator.

Description: Synchronizing circuit for an oscillator. The invention relates to a synchronizing circuit for adjusting the frequency and the phase of an oscillator to the frequency and the phase of an incoming synchronizing signal, the circuit also comprising a phase discriminator, a loop filter, a comparator stage, a logic circuit, a store and a digital-to-analog converter, said phase discriminator having a signal input for receiving the incoming synchronizing signal, an input for receiving a signal generated by the oscillator and an output for producing a signal which depends on the phase difference between the received signals, said loop filter being connected to the output of the phase discriminator for smoothing the signal produced thereby and for applying the control signal obtained to a control signal input of the oscillator, said comparator stage having a first input connected to the output of the loop filter, a second input connected to a reference value and an output for applying information to the logic circuit when said control signal is substantially equal to the reference value for entering a logic word into the store, said digital-to-analog converter being provided for converting the word read from the store into a reference signal and for applying this reference signal to the oscillator. Such a synchronizing circuit is known from the United States Patent 4,107,623, the purpose of this prior art circuit being to synchronize an oscillator with a very stable generator. To that end, the circuit comprises an analog and a digital control loop for controlling the oscillator. During an initial adjustment procudure, a logic word is entered into a store, such that the reference signal obtained from a digital-to-analog conversion of this word is equal to the analog control value obtained by means of the analog control loop which is active alone. In normal operation the digital control loop is the main control means for controlling the oscillator, the logic word and consequently the value of the reference signal being repeatedly readjusted, while the gain of the analog control loop is reduced to 1% of its initial value thus providing a fine control. The invention has for its object to provide a synchronization circuit whose accuracy need not be as high as that of the known circuit, while the frequency and the phase of the incoming signal may be subject to variations. A synchronizing circuit of the type set forth above, is to this end characterized in that the reference signal from the digitalto-analog converter has a constant value for which the signal generated, during operation, by the oscillator is adjusted to a predetermined central frequency located in the hold-and-pull-in range of the control loop comprising the phase discriminator, the loop filter and the oscillator, said control loop being operative as the only control means for the oscillator. The measure in accordance with the invention consequently implicates that the digital part of the circuit is provided to be only operative during the intitial adjustment, more specifically for storing the word which corresponds to the central frequency. On switch-on of the device comprising the synchronizing circuit, the oscillator immediately has the central frequency, so that there can be no large deviation between the actual frequency and the target value thereof before a control signal is built-up. Such a deviation may be undesirable, for example in the case of a line synchronizing circuit in a picture display device, as the line output transistor whose control signal is supplied by the oscillator, might be damaged thereby. If no incoming line synchronizing signal is present, then the line oscillator has the cen- tral frequency, so substantially the nominal frequency, so that the output transistor is protected. In normal operation, the synchronization circuit has only one control loop for continuously controlling the oscillator, information from the control loop being superimposed on the adjustment value produced by the digital-to-analog converter which is constant, by which control it is ensured that the oscillator is capable of following any variation of the incoming signal. The synchronizing circuit in accordance with the invention is further characterized in that the adjustment procedure of the circuit comprises the following steps: - applying a signal having a given frequency to the signal input of the phase discriminator; - applying by means of the logic circuit a determined word va lue to the digital-to-analog converter; - changing this word value step-wise; and - storing in the store the word value applied to the converter upon the application of information to the logic circuit by the comparator stage. The invention also relates to a picture display device comprising a line synchronizing circuit characterized as above. The invention will be described in greater detail by way of example with reference to the accompanyng drawing, which illustrates a portion of a picture display device, for example a television receiver, comprising a synchronizing circuit in accordance with the invention. In the Figure, reference numeral 1 denotes a phase discriminator. An incoming line synchronizing signal which is obtained from, for example, a synchronization separator is applied to a signal input 2 of the phase discriminator, and a signal generated by a line oscillator II to an input 3 of this discriminator 1. In operation, a voltage whose value depends on the phase difference between the two signals is present at an output 5 of the discriminator 1. Discriminator 1 is implemented in known manner such that its output voltage assumes a value which may be positive or negative. This voltage is smoothed by a loop filter 6. The output 7 of filter 6 is connected to a first input 9 of an adder stage 8 an output 11 of which is connected to a control signal input 12 of oscillator 4. The output of a digital-to-analog converter 13 is connected to a second input 10 of adder stage 8. A control voltage which is the sum of the voltages supplied by filter 6 and converter 13 is present at output 11. Oscillator 4 is controlled by the control voltage, more specifically such that the oscillator signal is substantially in synchronism with the line synchronizing signal applied to input 2. The oscillator signal is applied to stages, not shown, in which it is further processed for the horizontal deflection in a picture display tube. The output 7 of filter 6 is also connected to a first input 15 of a comparator stage 14, a second input 16 of which is connected to a reference voltage. An output 17 of stage 14 is connected to a connecting terminal 18 of an integrated circuit which comprises the greater part of the different components of the present synchronizing circuit. The input of converter 13 is connected to a connecting terminal 19 of the integrated circuit. Advantageously, terminals 18 and 19 may be connected to a terminal of a serial two-wire I2C-bus which interconnects the different integrated circuits of the picture display device. Terminals 18 and 19 are connected thereby to a logic circuit 20. The synchronizing circuit is automatically adjusted as follows. At input 2 a signal is applied which has the desired central frequency fcX i.e. a frequency which is chosen for an optimum hold-and pull-in range of the phase control loop formed by elements 1,4,6 and 8, and which is located approximately halfway this range in the vicinity of the nominal repetition frequency of the applied line synchronization pulses. For oscillator 4 a control voltage Vc corresponds to frequency The The value of the reference voltage at input 16 is equal in this ex- ample to zero. Circuit 20 comprises a microprocessor which is controlled during the adjusting procedure by an adjustment computer 21. Compu- ter 21 provides for a plurality of adjustments in the picture display device. The microprocessor step-wise changes the word value of converter 13 from a predetermined value. The initial value corresponds to an extreme frequency of the pull-in range of the control loop. In addition, circuit 20 comprises a counter which is enabled when the adjusting program is started and which each time applies a signal to converter 13. A given voltage at input 10 corresponds to each position of the counter. The counting function can alternatively be effected by computer 21, in that the memory of the computer supplies the counting position, which counting position is thereafter increased or decreased incrementally. Because of the operation of the control loop, oscillator II has always substantially the central frequency fc of the applied input signal, so that the control voltage at input 12 has always substantially the value Vc. This implies that at each change of the word value or converter 13 the voltage at the output 7 of filter 6 assumes a different value. At the instant at which the voltage at output 7 becomes substantially equal to zero, comparator stage 14 switches, causing an information to be conveyed to computer 21 for ending the counting operation, whilst the achieved word value is stored in a store 22, for example a E2pRcM (electrically erasable programmable read-only memory). In this situation, the microprocessor in circuit 20 may be the microprocessor which provides for a plurality of controls, for example for a search tuning system in a television receiver, whilst a number of adjustment data are stored in store 22, for example relating to preset transmitters, it being possible, for example after repair operations to the receiver, to replace these data by other data. Both circuit 20 and store 22 are incorporated in the picture display device, whilst computer 21 is an adjustment computer for automatically adjusting during manufacture in accordance with a predetermined procedure a plurality of circuits in a plurality of picture display devices. The procedure outlined above accomplishes that a word value which corresponds to the central frequency of oscillator 4 is stored in store 22, whilst the tolerances of all the components of the line phase control loop are taken into account. This adjustment is effected without the loop being opened, for example by interrupting the connection between filter 6 and oscillator 4. The accuracy of the adjustment depends on the input threshold voltage (offset) of comparator stage 14, on the accuracy with which voltage Vc is known and on the resolution of converter 73. In a practical embodiment of the invention an accuracy of approximately 50 Hz was reached at a pull-in range of approximately 1 kHz on both sides of the nominal line frequency, which is 15.625 kHz. Each time the picture display device is switched on, the word read from store 22 is conveyed by circuit 20 to digital-to-analog converter 13, so that oscillator 4 oscillates already at the central frequency before the line phase control loop is operative, as the constant voltage required therefor is present at the second input 10 of adding stage 8, whilst no voltage is yet present at the first input 9. Shortly after switch-on, the control voltage is built-up for continuously locking the oscillator signal on the frequency and the phase of the incoming line synchronizing signal, which control voltage is the sum of the, usually variable, voltage supplied by filter 6 and of the constant voltage supplied by converter 13. It will be noted that the described line synchronizing circuit, and also the control means therefor, comprise prior art components which need not be further descrfibed and which are not critical. Oscillator 4 may be constructed as a two-level sawtooth oscillator, one of the levels and consequently the frequency being controllable by a voltage or by current, for example the charge or discharging current of a sawtooth capacitor. Oscillator 4 and stage 8 can be constructed such that one of the levels is adjustable by the filter and one of the slopes of the sawtooth shape by the computer, or vice versa. In that case, in which the control signal from the control loop and the reference signal supplied by converter 13 act differently upon oscillator 4, stage 8 is no adder stage but a combination stage for superimposing both informations. Alternatively, oscillator 4 may be replaced by a generator formed by an oscillator, which oscillator has the chrominance subcarrier frequency or a multiple thereof, and a frequency-dividing circuit for dividing this frequency by a variable divider. The frequency of the signal applied to input 2 during the adjustment procedure and the voltage applied to input 16 may have values other than those in the foregoing. This voltage is determined during the design of the circuit and can be derived in a simple way from the supply voltage with the aid of resistors.

Claims: 1. A synchronizing circuit for adjusting the frequency and the phase of an oscillator to the frequency and the phase of an incoming synchronizing signal, the circuit also comprising a phase discriminator, a loop filter, a comparator stage, a logic circuit, a store and a digital-to-analog converter, said phase discriminator having a signal input for receiving the incoming synchronizing signal, an input for receiving a signal generated by the oscillator and an output for producing a signal which depends on the phase difference between the received signals, said loop filter being connected to the output of the phase discriminator for smoothing the signal produced thereby and for applying the control signal obtained to a control signal input of the oscillator, said comparator stage having a first input connected to the output of the loop filter, a second input connected to a reference value and an output for applying information to the logic circuit when said control signal is substantially equal to the reference value for entering a logic word into the store, said digital-to-analog converter being provided for converting the word read from the store into a reference signal and for applying this reference signal to the oscillator, characterized in that the reference signal from the digital-to-analog converter has a constant value for which the signal generated, during operation, by the oscillator is adjusted to a predetermined central frequency located in the hold-and-pull-in range of the control loop comprising the phase discriminator, the loop filter and the oscillator, said control loop being operative as the only control means for the oscillator. 2. A synchronizing circuit as claimed in Claim 1, characterized in that the adjustment procedure of the circuit comprises the following steps: - applying a signal having a given frequency to the signal input of the phase discriminator; - applying by means of the logic circuit a determined word value to the digital-to-analog converter; - changing this word value step-wise; and - storing in the store the word value applied to the converter upon the application of information to the logic circuit by the comparator stage. 3. A synchronizing circuit as claimed in Claim 2,characterized in that the logic circuit has a counting function during the third step of the adjustment procedure. 4. A synchronizing circuit as claimed in Claim 1, characterized in that the store is a E2PROM. 5. A synchronizing circuit as claimed in any of the preceding Claims, characterized in that at least the phase discriminator, the line oscillator, the comparator stage and the digital-to-analog converter are for the greater part incorporated in an integrated circuit, the output of the comparator stage and the input of the digital-to-analog converter, respectively being connected to a connecting terminal of said integrated circuit. 6. A picture display device comprising a line synchronizing circuit as claimed in any of the preceding Claims.

Inventors: VAN RAALTE, STEVEN JAN
Applicants: N.V. PHILIPS' GLOEILAMPENFABRIEKEN
Application year: 1985
Main classification: H04N5
IPC codes: H04N5, H04L7, H03L7