MULTI-LAYER HEAT SINKING INTEGRATED CIRCUIT PACKAGE

Abstract: A dual-in-line (DIP) package (10) for integrated circuits, of standard configuration employing a standard lead frame is provided having improved heat rejection characteristics. An insulative preform (15) is bonded to a highly heat-con­ ductive aluminum or copper base (11) and a conductive multi­ finger lead-frame (17) placed thereover. An integrated circuit die having die contact pads (21) is bonded to the base and wire bonds placed between the pads (21) and ends (18) of the lead-frame fingers. An insulative cover (22) correspond­ ing in length and width to the base is sealed over the die, the wire bonds and inner portions of the lead frame. Heat generated by the die is rejected by conduction through and radiation from the base.

Description: MULTI-LAVER HEAT-SINKING INTEGRATED CIRCUIT PACKAGE BACKGROUND OF THE INVENTION Field of the Invention The present invention relates to an integrated circuit (IC) package, more particularly to a simplified multi-layer package having heat-sink means to quickly remove heat generated within the package by operation of the integrated circuit. Description of the Prior Art The prior art material to this invention is typified by U.S. Patent 4,338,621 (Braun) wherein a hermetically sealed IC package is back bonded in a recessed lower conductive ceramic member (with cooling enhanced by fins) and an upper conductive ceramic member mounting input/ output pins is sealed thereto. Interior interconnections are connected by wire bonds to the die and through metallized vias to the input/output pins. A metal seal ring is provided between the two ceramic members. Other prior art is noted in the Braun patent. As can be seen, the Braun package is a special custom design involving a large number of manufacturing steps. SUMMARY The package of the present invention provides a simplified heat-sink package which essentially keeps the exterior configuration of a standard ceramic or plastic dual-in-line (DIP) or castellated package for example, for VLSI or gate array applications. The heat rejection characteristics of the package are vastly improved while employing standard lead-frames and without the addition of customizing features. SUMMARY This invention provides a semiconductor IC package type which allows the mounting of the die directly to a highly thermally conductive substrate which is exposed to the external ambient. The package design allows for various configurations, such as a dual-in-line package, flat pack, -i.e., flat leads extending from the package, quad (displaced bent leads), or the like. Construction allows for the use of conventional technology to provide a lead frame, base, and cap. This includes the use of a metallic (or other highly conductive) base plate corresponding to the base of a ceramic dual-in-line package device. A lead frame similar to that used for flat packs is bonded to the base by means of a glass epoxy preform or pre-preg laminate (normally of electrically insulating material). The IC die is then mounted to the base by thermally conductive means, either epoxy or filed glass die attach paste, and interconnections made between the bond pads of the die and posts of the lead frame by wire bond or other means. A cap of electrically insulating or conductive material is then bonded over the package in a manner not to interfere with the electrical operation of the device. After this operation, the package is sufficiently structurally sound to allow for any required lead forming operations. The package of the invention provides for excellent dissipation of heat generated by the internal IC in a very simplified manner without changing the standard exterior configuration of a standard DIP enclosure, thus continuing to permit close mounting and standard orientation of DIP packages on circuit boards using standard manufacturing and assembly equipment. BRIEF DESCRIPTION OF THE DRAWING Figure 1 is a perspective view of one end of a DIP package of the invention. Figure 2 is a cross-sectional view across the DIP package taken on the line 2-2 of Figure 1. Figure 3 is a cross-sectional view of a castellated package of the invention. Figure 4 is a top plan partial view of the base, preform and lead frame prior to die mounting and connection, taken on the line 4-4 of Figure 2. DETAILED DESCRIPTION The heat-sink package 10 which conforms in exterior configuration to a standard DIP package but having vastly improved heat rejection capabilities is seen in Figure 1. A rectangular base 11 of thermally conductive material such as copper or aluminum or alloys thereof or beryllia (BeO) having a coefficient of thermal conductivity of at least 0.25 calories per sec. per cm per OC, has an exterior dimension substantially the same as a standard DIP package. Standard packages vary in size dependent on the number of input/output terminals or flat contacts extending therefrom for example 16, 20 and 24 terminals. Within each number of terminals the dimensions can slightly vary generally, for example, a 20 terminal package being in the range of 22 mm to 26 mm in horizontal length, 6 mm to 8 mm in width and 6.9 mm to 7.5 mm in height. These are designated by the legends L, W and H in Figure 1. An insulative preform or annular ring 15 of epoxy, glass prepreg such as Ablefilm @561K or 550K from Ablestick Laboratory, Gardena, California, or other electrically insulative material is bonded by epoxy resin or other adhesive 16 around the periphery of a finite die-attach area 13 on the top surface of base 11. A lead frame 17 of copper, NILO alloy 42 (42% Ni balance Fe) or other conductive material is placed over and bonded by epoxy glass prepreg to the top of the preform extending over the length and width of the base 11. The lead frame is of conventional construction comprising a series of conductive fingers having inner ends extending inwardly of the inner periphery of the preform and outer ends 19 extending outwardly of the preform and base 11. The fingers are interconnected during manufacture by scored breakaway links 25 (Figure 4) and remain so in initial assembly operations of the package. The bottom of the die containing the integrated circuit is mounted by suitable conductive adhesive such as silver filled epoxy such as AMICON INC. @850-2 or silver filled glass or the like, to the flat die-attach area of base 11 and the inner fingers bonded by wire bonds to contact pads on the upper surface of the die. After wire bonding the interconnections between the lead frame fingers are physically removed by a stamping or punching operation. An insulative plastic or ceramic cap 22 is bonded by epoxy, polyimide or other insulative adhesive to the top of fingers 17 and to the preform in the space between the fingers. After this operation, the interconnections 25 of the lead frame may be trimmed away and the fingers formed or bent as required. The attachment of bond wires 20 between contact pads 21 on the periphery of die 12 to the inner ends 18 of lead frame fingers 17 and the positioning of bonding layers 14, 16 and 23 is seen more clearly in Figure 1. Bond wires 20 may be gold, gold alloy or other conventionally used wires of from about 0.025 to 0.04 inches in diameter bonded to die contact pads by conventional means such as thenmosonic or thermocompression bonding. The bonding layer 14 is a heat conductive layer of silver or copper-plastic containing a high proportion of conductive particles of silver or copper and having a coefficient of thermal conductivity of at least 0.25 BTU/ft/hr/OF. The preform 15 preferably has a thickness of 5 mil, i.e., a thickness approximately that of the die 12 so that the top surface of the lead frame extends coplanar with the die contact pads 20. Figure 3 shows a castellated package 40 in which inner ends 33 of lead frame 32 are wire bonded to contact pads on die 12. Outer ends 34 of the frame are bent upward between castellations 31 integral with the top periphery of cap 30. The aluminum base 11, its sides lla, and bottom llb are completely exposed to ambient when assembled on the connector and printed circuit board. The lead fingers from the frame in other embodiments may extend outwardly of the package in the same plane as the interior parts of the frame or may be bent up or down depending on the type of connection or plug-in desired. Figure 4 shows aluminum base 11 in dotted lines with insulation preform 15 having an aperture 15a exposing the die-attach area 13 of the base 11. The lead frame 17 is placed and bonded to the preform with the ends 18 of the lead frame fingers extending just beyond the preform aperture edges planar to contact pads of the die to be inserted in the preform aperture and bonded to the dieattach portion 13 of base 11. Thermal measurements were made on a DIP device constructed in accord with Figures 1 and 2 utilizing 24 input/output leads on a copper lead frame. The base was of aluminum more particularly Alcoa 2024 or Alcoa 6061 available from Alcoa. The cap was constructed of alumina ceramic material, such as available from Narumics Inc. Dimensions of the aluminum base were 14.8 x 30.5 x 1.9 mm and of the cap 13.0 x 32.0 x 1.27 mm. The die size was 2 10 x 2.13 mm. The bond wire was aluminum. The die bottom was attached to the aluminum base by a silvercontaining -epoxy adhesive namely Amicon 805-2 The aluminum base extended outwardly from the printed circuit board for maximizing heat rejection. The molded dual in-line packages were mounted in zero insertion force sockets and placed transverse to the air stream in a wind tunnel. Samples were tested at various air flows and static zero air flow which was theoretically the worst case tested. Thermocouples were mounted directly to the aluminum bottom of the package. The thermal impedance of the device is defined as the rise in junction temperature against a reference point per unit of power dissipation. The temperature of the hottest junction on the die under power dissipation is measured using a substrate diode to monitor chip temperature. The thermal impedance BCA (case to ambient) is denoted by the formula: Cs - oy Pd where CB is the case base temperature C under power and stablized, CA is the ambient temperature and Pd is the power dissipated by the device which = cc x Ccc r where Vcc is the device voltage supplied by the power supply and Ice is the supply current. eJAt the total thermal resistance from the semiconductor junction to the ambient equals eCA t e where (the thermal resistance from the junction to the case) may be considered a constant since its effect on #JA is small namely about 3 to 40 C/watt in devices tested. Four watts of power were furnished to two specimen packages. A first sample package of a prior art configuration 24 J 600 chosen to be as close to the sample package of the invention as possible in number of leads, type of lead frame, die size, etc. resulted in a measured static air GJA = 48.8 C/watt. A second package incorporating the invention as described above resulted in a measured static air e = 2O.10C/watt. Therefore for a four watt device in this worse case static air condition the thermal loss to the ambient in the first and second packages were 195.20C and 80.4 C, respectively. This resulted with a 200C ambient, the die reaching a temperature of about 2150C in the case of the prior art device and only about 100 C in the device of the invention. This lower die temperature greatly increases the performance and lifetime of the semiconductor device. As can be seen above, the package of this invention efficiently rejects heat generated within a package which utilizes a standard lead frame and standard dimensions of the components (base and cap) used in a standard DIP package. The device may use existing plastic molds, standard trim and form procedures and utilize standard printed circuit board assembly machinery for assembly of the package to the board or other substrate. Likewise, the heat-rejecting DIP packages can be stored, shipped and utilized in assembly operations in and from standard shipping rails. The above description of embodiments of this invention is intended to be illustrative and not limiting. Other embodiments of this invention will be obvious to those skilled in the art in view of the above disclosure. -The figures used in the claims are only meant to explain more clearly the intention of the invention and are not supposed to be any restriction concerning the interpretation of the invention.

Claims: CLAIMS I claim: 1. A heat-sinking package for an integrated circuit die having a series of electrical contact pads extending around a periphery of a top surface of the die comprising: a thermally conductive base having a top dieattach surface; means having a high degree of thermal conductivity for bonding a bottom surface of said die to a finite area of said die-attach surface; an electrically-insulating preform spacedly surrounding said finite area and having a bottom surface bonded to said base; a metallic lead-frame mounted on said preform and including spaced multiple fingers each having inner ends spacedly juxtaposed to said die contact pads and outer connector ends extending exterior of said preform; means for wire bonding various of said die contact pads to said lead-frame inner ends; and insulative cover means for covering said dieattach surface and die and having edges bonded to portions of said lead-frame between said lead-frame inner ends and outer ends and to said preform through openings between said spaced lead-frame fingers. 2. The package of Claim 1 in which said conductive base comprises a material having a coefficient of thermal conductivity of at least 0.25 calories per sec. per cm per DC. 3. The package of Claim 2 in which said conductive base comprises copper. 4. The package of Claim 2 in which said conductive base comprises aluminum. 5. The package of Claim 1 in which said die is bonded to said die-attach surface by an electricallyconductive adhesive. 6. The package of Claim 5 in which said adhesive comprises silver-filled glass epoxy resin. 7. The package of Claim 1 wherein said base, said preform, said lead-frame and said cap form a dual-in-line package. 8. The package of Claim 1 wherein said cap includes castellated peripheral top portions and said outer connector ends extending between said castellations. 9. The package of Claim 1 wherein said base, said preform and said cap are peripherally symmetrical in plan view 10. The package of Claim 1 wherein said base has a flat overall surface including said die-attach surface. 11. The package of Claim 1 wherein said preform and said lead-frame has a collective thickness conforming to the height of said die whereby the top of said lead-frame inner legs are in the same horizontal plane as said die contact pads. 12. The package of Claim 1 wherein said base, when assembled on a printed circuit board, has its exterior bottom surface completely exposed to ambient.

Inventors: JOHNSON, FREDERICK Q.
Applicants: ADVANCED MICRO DEVICES, INC.
Application year: 1985
Main classification: H01L23
IPC codes: H01L23