APPARATUS FOR ENCODING IMAGE DATA

Abstract: An image signal encoding system wherein image signal is directly taken in for example from a video camera, changed to digital data, broken down into PDI basic patterns, and then converted into NAPLPS code automatically. The image signal is divided into a plurality of areas and the information content of the image signal is reduced for adequate encoding after taking in the image signal. Usually "POLYGON" commands are used as the NAPLAS code.

Description: This invention relates to apparatus for encoding image data. Such apparatus may be used for digital image information transmitting systems for transmitting image information such as videotex or teletext information by utilising telephone circuits or radio channels. With recent development of the information communication society, digital image information transmitting systems for transmitting videotext and teletext information have been developed and used in practice as new media of transmission of various image information in various countries. For example, a system called PRESTEL is already in extensive use in England. In Japan, a CAPTAIN (Character and Pattern Telephone Access Information Network) system has been developed. Further, a TELETEL system in France and a NAPLPS (North American Presentation Level Protocol Syntax) system in Canada and U.S.A. are going to be put into practical use. In the NAPLPS system, one image frame is handled as an aggregate of geometric areas, and image information is transmitted in the form of geometric command data based on PDI (Picture Description Instruction) codes. In the PDI codes, the command data such as "POINT", "LINE", "ARC", "RECTANGLE" and "POLYGON" are defined as geometric drawing commands. The command data "POINT" instructs setting of a start point for drawing or plotting of a point Po at a given co-ordinate position on a display screen as shown in Figure 1(A) of the accompanying drawings. The command data "LINE" instructs drawing of a line segment connecting two points P₁ and P₂ as shown in Figure 1(B) of the accompanying drawings. The command data "ARC" instructs drawing of an arc on the basis of the co-ordinates of three points P₁, P₂ and P₃ as shown in Figure 1(C) of the accompanying drwings, and also drawing of a chord connecting the two points P₁ and P₃ as shown by a phantom line and colouring the area enclosed by the arc and chord. The command data "RECTANGLE" instructs drawing of a rectangle having a pair of diagonal vertexes at points P₁ and P₂ as shown in Figure 1(D) of the accompanying drawings, and colouring of the area enclosed by the rectangle. The command data "POLYGON" instructs drawing of a polygon having vertices P₁, P₂, ..., P n as shown in Figure 1E of the accompanying drawings and colouring of the area enclosed by the polygon. With the above digital image information transmitting system utilising geometric command data, it is possible greatly to reduce the amount of image information which is actually transmitted, thus permitting high efficiency information transmission. However, the operation of forming the geometric command data for image information, that is, one frame of image, actually to be transmitted requires a great deal of time and labour. For example, the conversion of a video signal obtained by picking up an image to be transmitted into the geometric command data may be carried out by an operator by scrupulously providing contour information and colour, hue and gradation information using tablets while watching a monitor television receiver, so that the input information is progressively converted to the geometric command data. In such a method, however, it is difficult properly and accurately to express the information of the original image, and also a great deal of time and labour is necessary for providing various kinds of information. A process for organising sampled image information into image graphs, which process comprises the detection of topological singularities (vertices), then the detection of curvature discontinuities, followed by boundary smoothing to produce labelled vertex-string-surface graphs, is described in the following paper: "COMPUTER GRAPHICS AND IMAGE PROCESSING", Vol. 15, No. 4, April 1981, pp 339-363, Academic Press Inc., NY., C. JACOBUS et al: "Intermediate-Level Vision-Building Vertex-String-Surface (V-S-S) Graphs". A set of picture description primitives based on straight lines and cubic splines and an interactive technique between a machine and a human operator for employing the picture descriptive primitives is described in the following paper: "INTERNATIONAL CONFERENCE ON COMMUNICATIONS", Seattle, June 1980, Vol. 1 of 3, pp 3.1.1 - 3.1.6, IEEE, NY,; M.D. BENJAMIN: "Picture Description Primitives for Alpha-Geometric Data Bases". According to the present invention there is provided apparatus for encoding video data, the apparatus comprising: input video data memory means for storing input video data having image areas defined by respective geometric contours comprising vertices joinable by straight lines; and detector means for detecting said image areas; characterized by: encoding means for encoding each said image area detected by the detector means to form geometric command data defining said geometric contours of the said image area being encoded, and including means for detecting a pair of said vertices of the said image area being encoded whose joining line is wholly in an unencoded said image area or areas, any other said vertex of the said image area being encoded and lying between a said pair of vertices so detected being ignored by the encoding means. Thus in embodiments of the present invention one frame of image is handled as an aggregate of geometric areas to transmit image information as geometric command data. Automation of the conversion of the image information into the geometric command data is possible, so that the geometric command data for each of the geometric areas of the image to be transmitted can be automatically produced properly, accurately and in a short period of time. The invention will now be described by way of example with reference to the accompanying drawings, throughout which like parts are referred to by like references, and in which: Figure 1(A) to 1(E) are views schematically illustrating processes of drawing according to PDI codes; Figures 2(A) and 2(B) are block diagrams showing an embodiment of the apparatus for encoding image signal and according to the present invention; Figure 3 is a flow chart illustrating an image processing routine in the same embodiment; Figure 4 is a flow chart illustrating a colour processing routine in the same embodiment; Figure 5 is a schematic view showing a picture element group as a subject for processing for explaining an information reduction process in the same embodiment; Figures 6 to 10 are schematic views for explaining colour designation in a coding process in the same embodiment, in which: Figure 6 is a view showing an image area as a subject for processing; Figure 7 is a view showing examples of texture pattern; Figure 8 is a view showing examples of colour designation for the image area shown in Figure 6 with the texture patterns shown in Figure 7; Figure 9 is a view illustrating the principles underlying a colour designation operation in a case where 3-level colour data are converted to 2-level colour data; and Figure 10 is a view showing an example of texture data used for colour designation of 27 colours under the colour designation operation principles; Figures 11 to 18 illustrate an example of the boundary detection circuit in the above embodiment, in which: Figure 11 is a block diagram showing the construction of the boundary detection circuit; Figure 12 is a time chart illustrating the operation of the boundary detection circuit; Figure 13 is a schematic view showing a picture element group as a subject of a boundary detection operation; Figure 14 is a schematic view illustrating the direction of continuity of a boundary with respect to a picture element as a subject for detection and the content of the image data of the picture elements in the group; Figure 15 is a schematic view illustrating the principles underlying the determination of the direction of boundary detection in the initial stage of boundary detection operation; Figures 16(A) to 16(H) are schematic views showing the content of image data of the picture elements in the group and the direction of boundary detection when progressively determining the direction of continuity of the boundary; Figure 17 is a block diagram showing part of a modification of the boundary detection circuit shown in Figure 11; and Figures 18(A) and 18(B) are schematic views showing direction data preliminarily written in a direction ROM in the modification shown in Figure 17; Figure 19 is a flow chart illustrating an encoding processing routine in the above embodiment; Figures 20 to 22 are schematic views for explaining the principles underlying the encoding process, in which: Figure 20 is a view showing image areas of an original image; Figure 21 is a view showing an unencoded image area first detected in the encoding process; and Figures 22(A) to 22(E) are views showing embodiments of the encoded image area actually obtained by the encoding process; Figures 23 to 29 are schematic views for explaining an operation of producing a data table for encoding processing according to direction data obtained from the boundary detection circuit in the above embodiment, in which: Figure 23(A) is a view showing a boundary between adjacent image areas detected by the boundary detection circuit; Figure 23(B) is a view showing a data table for the boundary of the image areas shown in Figure 23(A); Figure 24 is a view showing a different embodiment of the boundary detected by the boundary detection circuit; Figure 25(A) is a view showing vertices necessary for encoding the boundary shown in Figure 24; Figure 25(B) is a view showing a data table for the case of Figure 25(A); Figure 26 is a view showing a further example of the boundary; Figures 27(A) and 27(B) are views showing vertices necessary for encoding the boundary shown in Figure 26 and a data table therefor; Figure 28 is a view showing a further example of the boundary; and Figures 29(A) and 29(B) are views showing vertices necessary for the encoding of the boundary shown in Figure 28, and a data table therefor; Figures 30(A) to 30(E) are schematic views for explaining the procedure of reproducing the original image shown in Figure 7 according to the geometric command data obtained by encoding the original image in the above embodiment; Figures 31 to 38 are views showing a specific example of an image area processor employed in the above embodiment, in which: Figure 31 is a block diagram showing the construction of a boundary processing circuit; Figure 32 is a block diagram showing the construction of an image area processing circuit; Figure 33 is a time chart illustrating the operation of the image area processing circuit; Figure 34 is a schematic view showing an image area as a subject of processing; Figure 35 is a block diagram showing the construction of a start address detection circuit; Figures 36(A) and 36(B) are views showing examples of an image area as a subject of processing for explaining the operation of the start address detection circuit; Figure 37 is a view showing an image area as a subject of processing that contains an enclosed other area; and Figure 38 is a block diagram showing the construction of a determination circuit for determining a boundary between the subject image area and the other image area; and Figure 39 is a block diagram showing an example of the image area determination unit. Figures 2 to 18 illustrate an embodiment of the present invention applied to an input data processing apparatus for a digital image information transmitting system based on the NAPLPS system. In this embodiment of the apparatus, either an RGB colour signal obtained from a colour image to be transmitted by a colour video camera (not shown) or a colour television signal of a standard television system (for example, the NTSC system) is taken in, and one frame of the colour image represented by the signal taken in is handled as an aggregate of geometrical areas to produce corresponding geometric command data, which are supplied to a microcomputer 100 via a data bus. Referring to the block diagram of Figure 2, showing the overall construction of the embodiment of the apparatus, an NTSC system colour television signal, for example, is supplied through a first signal input terminal 1 to an NTSC/RGB converter 5 and a sync separator 6. An RGB colour signal is supplied through a second signal input terminal 2 to an input selection circuit 10. The input selection circuit 10 selects an RGB colour signal, which is obtained by conversion of the colour television signal supplied from the first signal input terminal 1 by the NTSC/RGB converter 5, or an RGB colour signal supplied from the second signal input terminal 2. The selected RGB colour signal is supplied to an A/D (analog-to-digital) converter 20. The sync separator 6 separates a sync signal from the colour television signal supplied from the first signal input terminal 1, the separated sync signal being supplied to a sync switching circuit 15. A sync signal which corresponds to the RGB colour signal supplied to the second signal input terminal 2 is supplied to a third signal input terminal 3. The sync switching circuit 15 is interlocked with the input selection circuit 10, and supplies the sync signal corresponding to the RGB colour signal, which colour signal is supplied to the A/D converter 20, to an address data generator 30. The address data generator 30 includes a PLL oscillator 31 and a counter circuit 32. As the counter circuit 32 counts output pulses of the PLL oscillator 31, address data synchronized to the sync signal is produced, the address data being supplied to an address selection circuit 35. The address selection circuit 35 selects either the address data supplied via the address bus from the microcomputer 100 or the address data supplied from the address data generator 30, the selected address being supplied to first to fourth frame memories 41 to 44, a cursor memory 45 and a character generator 46. The frame memories 41 to 44, the cursor memory 45 and the character generator 46 are capable of feeding and receiving various data to and from the microcomputer 100 via the data bus. In the first frame memory 41 is stored the original image data. More specifically, digital data produced through conversion of the RGB colour signal in the A/D converter 20 is written for each of the three, that is the R, G and B colours, in the first memory 41 under the control of the address data from the address data generator 30. The digital colour image data stored in the first frame memory 41 can be read out at any time for being supplied to a D/A (digital-to-analog) converter 61 for conversion to recover the analog RGB colour signal to be supplied through a first output selection circuit 71 to a first RGB monitor 81 for monitoring the original colour image. The second to fourth frame memories 42 to 44 are used as general-purpose memories for various data processing such as colour processing and redundant data removal processing on the original image data stored in the first frame memory 41. Various image data in various processing steps described later in detail are written in and read out from the frame memories 42 to 44 via the data bus. More specifically, processed image data, which is stored in the second frame memory 42, is supplied to a colour table memory 51 for conversion to colour data. The colour data thus obtained is supplied to a D/A converter 62 for conversion to recover the analog RGB colour signal to be supplied to first and second output selection circuits 71 and 72. Thus, a processed colour image can be monitored on a first or second RGB monitor 81 or 82. Processed image data, which is stored in the third frame memory 43, is supplied to a colour table memory 52 for conversion to colour data supplied to a D/A converter 63 for conversion to recover the analog RGB colour signal to be supplied through the second output selection circuit 72 to the second RGB monitor 82, so that the processed colour image can be monitored on the second RGB montior 82. In the fourth frame memory 44 is written monochromic image data of the original image, which is obtained by converting the original image data stored in the first frame memory 41 by the D/A converter 61 to recover the analog RGB colour signal, converting this signal by an RGB/Y converter to obtain a Y (luminance) signal and converting this Y signal by the A/D converter 69. Monochromic image data obtained by a redundant data removal process on the stored monochromic image data, is converted by a colour table memory 53 and the D/A converter 63 to recover the analog RGB colour signal to be supplied to a signal synthesizer circuit 70. To the signal synthesizer circuit 70 is also supplied a cursor signal from the cursor memory 45. The character generator 46 supplies character data for the display of various system control commands to a colour table memory 54 for conversion to the analog RGB colour signal, which is supplied to the signal synthesizer circuit 70. The signal synthesizer circuit 70 thus produces a complex RGB colour signal which represents the result of synthesis of the image corresponding to the image data stored in the fourth frame memory 44, the cursor image corresponding to the cursor signal from the cursor memory 45, and the image corresponding to the character data from the character generator 46. The image corresponding to the complex RGB colour signal obtained form the signal synthesizer circuit 70 can be monitored on the second RGB monitor 82. Also, the complex RGB colour signal can be converted by an RGB/Y converter 80 to the Y signal for being monitored on a monochromic monitor 83. In this embodiment, the microcomputer 100 serves as a controller for controlling the operations of the entire apparatus, and it is interconnected via the data bus and the address bus with an auxiliary memory 90 including RAMs and ROMs, a floppy disc controller 91, an input/output interface circuit 93, and a high speed operational circuit 200. To the input/output interface circuit 93 are connected a tablet 94 for providing various data for manual editing and a monitor 95 therefor. In this embodiment, an image is processed in the manner as shown in the flow chart of Figure 3, whereby input colour image data supplied through the A/D converter 20 to the first frame memory 41 is converted to the geometric command data which is supplied via the data bus. More specifically, the input colour image data is first written in the first frame memory 41 to be stored as original image data. For the input colour image data, either an NTSC colour television signal or an RGB colour signal can be selected by switching the input selection circuit 10 and the sync selection circuit 15. The original image data stored in the first frame memory 41 is converted by the RGB/Y converter 68 to the monochromic image data which is stored in the fourth frame memory 44. Subsequently, colour processing on the input colour image data is done according to the image data stored in the first and fourth frame memories 41 and 44. Then, the redundant data removal processing is done automatically to obtain image data which is suited for conversion to the geometric command data without losing the features of the original image. Finally, the geometric command data is automatically obtained from the image data. When editing artificially the original image to be transmitted, a manual editing process is done before the conversion of the image data to the geometric command data. The colour processing is done in the manner as shown in the flow chart of Figure 4. More specifically, of the original colour image which is represented by the input colour image data stored in the first frame memory 41, n different colours in the order of higher frequencies of appearance are automatically selected, and one of the n different colours is allotted to each picture element. When the colour processing is started, the high speed operational circuit 200 produces hystograms for the individual colour data according to the input colour image data stored in the first frame memory 41. Then the upper order n colour data of the hystograms are selected. Then colour table data are produced in the order of higher luminance values by allotting n different colours closest to the colour of the original colour image to each image area shown by the same luminance of the monochromic image shown by the monochromic image data stored in the fourth frame memory 44. The colour table data is then corrected such that the deviation of the colour is a minimum for each picture element. The colour table data produced in the above way by the high speed operational circuit 200 is stored in the colour table memories 51 to 53. Also, the colour processed image data which is obtained by allotting the n different colours to each image area is written in the second frame memory 42. The colour processed colour image can be montiored on the first or second RGB monitor 81 or 82 by reading each colour data from the first colour table memory 41 by using as address data the image data stored in the second frame memory 42. In the redundant data removal processing, such processings as noise cancellation processing, intermediate tone removal processing and small area removal processing are done on the image data stored in the second and fourth frame memories 42 and 44. In this way, the redundant data that are unnecessary for the subsequent encoding processing to obtain the geometric command data are removed to reduce the amount of information to be dealt with. The redundant data removal processing is undertaken by the high speed operational circuit 200. For example, considering 3 by 3, that is 9, picture elements A to I as shown in Figure 5, if three or more picture elements of the picture elements B, D, F and H adjacent to the centre picture element E are represented by the same data, the noise cancellation is done by replacing the value of this data with the data of the centre picture element E. If two or more of the picture element rows "A.E.I", "B.E.H", "C.E.G" and "D.E.F" including the centre picture element E are represented by data of monotonously increasing values or monotonously decreasing values, the data of the eight picture elements closest to the centre picture element E are replaced with the data of the centre picture element E as intermediate tone picture element, thereby effecting the intermediate tone removal. The small area removal is effected by adding a small area less than a designated area to adjacent areas. The processed image data that is obtained after the redundant data removal processing in the high deed operational circuit 200 is read into the third frame memory 43 to be supplied through the second colour table memory 52 to the second RGB monitor 82 for monitoring. In the manual editing processing, addition of a new motive, deletion of a motive, correction of colour or the like are done on the colour image represented by the image data which is obtained automatically after the colour processing and redundant data removal processing. The manual editing is carried out using the transparent tablet 94 which is provided on the screen of the monochromic monitor 83 for monitoring the monochromic image data stored in the fourth memory 44. On the screen of the monochromic monitor 83 are displayed character image representing various control commands necessary for the manual editing, which are provided from the character generator 46, and cursor images representing cursors as position data generatd from the tablet 94, which are provided from the cursor memory 45. When the operator makes a correction of the image using a pen provided in the tablet 94, the result is displayed in real time. In the encoding processing to obtain the geometric command data, the geometric command data for each of individual geometric areas of the image represented by the various processed colour image data noted above, is formed in the following way. First, the boundary between adjacent geometric image areas is followed to detect the position co-ordinates of each vertex. The detected position co-ordinates are regarded as representing the positions of vertices of a geometrical contour (for example, a polygon) and are converted to the geometric command data, for example, the data "POLYGON", which is based on the PDI codes noted above. Further, command data "CONTROL" corresponding to the colour determined by the colour processing noted above, are produced for each image area defined by the geometric contour connecting the vertices. For example, when obtaining the command data based on PDI codes for an area AR defined by vertices P₀ to P₄ as shown in Figure 6, the colour designation for the area AR is done by the combination of texture pattern TXP and the colour hue thereof. First, the coordinates (X₀, Y₀) to (X₄, Y₄) of the vertices P₀ to P₄ and back colour are encoded. Then, foreground colour and coordinates (X₀, Y₀) to (X₄, Y₄) are encoded again by designating the texture pattern TXP, thereby completing the encoding of the area AR. As the texture pattern TXP, three different patterns TXP₁ to TXP₃ as shown in Figure 7, for example, are selectively designated, and the foreground colour thereof is selectively designated from two colours, that is, black and white. Doing so permits colour designation in five gradations for the area AR as shown in Figure 8. Denoting the number of texture patterns TXP between the two different colours by m p and the number of different colours by n p , it is possible approximately to represent N p different colours expressed as A specific example of the colour designation for each image area in this embodiment, will now be described. To simplify the description, it is assumed that each of the colour R, G and B have three levels, so that the colour hue of the original image is represented by colour data for 3³ = 27 different colours. For synthesizing a colour hue C o where the levels of the component colours R, G and B are "0, 1, 2" as shown in Figure 9 with 2³ = 8 different colours, consisting of two different levels of each of the colours R, G and B, a colour hue C B shown by a dashed arrow, where the levels of R, G and B are "0, 2, 2" and a colour hue C F shown by a phantom line arrow, where the R, G and B levels are "0, 0, 2" may be mixed in proportions of 1:1. In other words, a lattice-like texture pattern with C B (0, 2, 2) as the foreground colour and C F (0, 0, 2) as the background colour, may be used. Colour designation of 27 different colours, thus can be done by reading out texture data as shown in Figure 10 from the texture memory using the colour data D C (R, G, B) of the input colour image data that represents the colour hues of the original image. The texture data consists of foreground colour designation data D CF (R, G, B), background colour designation data D CB (R, G, B) and texture designation data D TX . The texture designation data D TX specifies the colour designation in the foreground colours alone when it is "0" and specifies designation of a lattice-like texture pattern when it is "1". The determination of each image area may be done using a boundary detection circuit, which is provided in the high speed operational circuit 200 and has a construction as shown in Figure 11, for example. Referring to Figure 11, image data for one frame with n bits for one picture element of the image to be processed are stored in an image memory 210. The image memory 210 comprises a RAM of a suitable size capable of random accessing. Address data from an adder 203 is supplied to the image memory 210 via an address bus. The adder 203 produces the address data by adding off-set data read out from an off-set ROM 202 addressed by the count output of a timing counter 201 counting clock pulses supplied from the microcomputer 100 and centre address data supplied therefrom. The output of the timing counter 201 is also supplied to a timing gate 204, which provides an R/ WR (read/write) signal supplied to the image memory 210 via a write/read control signal line. The timing counter 201 which counts the clock pulses noted above, supplies a decimal count output (0), (1) ...... (9) as shown in the time chart of Figure 12, to the off-set ROM 20 and timing gate 204. Off-set data (0 ○), (0 ○), (2 ○) ...... (7 ○), (8 ○), (0 ○) are written in the off-set ROM 202 in addresses thereof designated by the count output (0), (1) ...... (9). The off-set dat (0 ○), (1 ○), (2 ○) ...... (7 ○), (8 ○), (0 ○) respectively correspond to the nine picture elements 0 ○ , 1 ○, 2 ○ ...... 7 ○, 8 ○ in a three-row three-column matrix as shown in Figure 13. The timing gate 204 decodes the count (0), (1) ...... (9) to produce the R/ WR signal, which is logic "1" representing a write period TR when the count output is (0) to (8) and is logic "0" representing a read period T WR when the count output is (9). The adder 203 adds the off-set address data and centre address data to produce address data for sequentially designating the data of eight picture elements 0 ○, 1 ○ ...... 7 ○ closest to the centre picture element 8 ○, which is designated by the centre address data as a subject picture element for detection, and also the data of this centre picture element 8 ○ in one cycle period. The image data sequentially read out from the image memory 210 is supplied to an n-bit 9-stage shift register 220 via the data bus. The shift register 220 sequentially shifts the image data according to clock pulses noted above, whereby the image data of the nine picture elements 0 ○, 1 ○, ...... 8 ○ in the 3-by-3 matrix noted above is temporarily stored in the shift register 220. The image data temporarily stored in the shift register 220 is supplied to a data comparator circuit 230, in which the image data of the centre picture element 8 ○, that is, the subject picture element for the detection, is compared to the image data of the eight closest picture elements 0 ○, 1 ○ ...... 7 ○. The data comparator circuit 230 comprises eight n-bit comparators 231 to 238 and provides output data representing the coincidence of compared image data as read address data to a direction ROM 240. In the direction ROM 240 is stored in advance direction data representing the direction of continuity of boundary between adjacent image areas. The direction data can be read out as boundary detection data from the direction ROM 240 to a latch circuit 250. The latch circuit 250 is supplied with the R/ WR signal as latch clock from the timing gate 204, and it latches the direction data at the timing of falling of the R/ WR signal, that is, at the timing when the image data of all the picture elements 0 ○, 1 ○ ...... 8 ○ are temporarily stored in the shift register 220. The boundary detection output, that is, the direction data, provided from the latch circuit 250 is supplied as address data to the direction ROM 240. When the centre picture element 8 ○ is a detection subject picture element, the direction of continuity of the boundary with respect to the image consisting of the centre picture element 8 and eight picture elements 0 ○ , 1 ○ ...... 7 ○ closest thereto can be absolutely determined by eight different direction data D₀ (→), D₁ (↗), D₂ (↑) .....D₇ (↘) as shown in Figure 14. When the detection of the continuity ofthe boundary of the image with respect to the centre picture element 8 is done for the eight closest picture elements 0 ○, 1 ○ ...... 7 ○ in the counter-clockwise direction, the direction data D₀ to D₇ are determined absolutely by the image data of four picture elements other than the picture elements, 0 ○, 1 ○ ..... 8 ○ provided the data of the picture elements 0 ○ to 8 ○ provided the data of the picture elements 0 ○ to 8 ○ are shown in Figure 14. In other words, the data of the four other picture elements are determined absolutely with respect to the direction data D₀ to D₇. In Figure 14, the circle mark indicates coincident image data, and the cross mark indicates non-coincident image data. When the continuous boundary of the image is subsequently followed in the counter-clockwise direction, the direction data can be determined absolutely from the direction data obtained in the previous detection operation cycle and also from whether the data of the prevailing detection subject picture element, that is, the centre picture element 8 ○, is coincident or non-coincident with the data of each of the eight closest picture elements 0 ○, 1 ○ ...... 7 ○. To determine a first detection subject picture element in an image area, the boundary of which is to be detected, the image data is searched, for example from the left bottom of the image, and a picture element is selected, the data of which is non-coincident, when it is the centre picture element 8 ○, with the data of four picture elements 4 ○ to 7 ○ among the eight closest picture elements, as shown in Figure 15. The direction detection output with respect to this first detection subject picture element is either one of three data D₀ (→), D₁ (↗) and D₂ (↑), and is determined absolutely by the contents of the image data of the picture elements 1 ○ to 2 ○ , as shown in Figure 15. In the state where the detection of the boundary direction is being done by following the boundary, whether the data of three of the eight closest picture elements are coincident or non-coincident with the data of the centre picture element 8 ○ as determined in the previous detection operation has already been determined, and the direction detection output is determined absolutely by the image data Δ of the other five closest picture elements according to the position of the previous detection subject picture element as shown in Figures 16(A) to 16(H). In Figures 16(A) to 16(H) the double circle mark indicates the previous detection subject picture element. In the direction ROM 240, direction data D₀ to D₇ are written in advance, having been determined absolutely by the coincidence detection data for the image data of the eight picture elements 0 ○, 1 ○ ...... 7 ○ closest to the centre picture element 8 ○ and previous boundary detection output or direction data. The direction data D₀ to D₇ are read out as boundary detection output with the coincidence detection output data and previous direction data as read address data. As has been shown, in this embodiment the boundary detection output is obtained by reading out direction data having been written in advance in a direction ROM 240A according to the output data of the comparator 230. In this case, the boundary detection processing can be executed in 1 to 3 microseconds, which is very short compared to a processing time of several 10's of microseconds that is required in the case of a conventional 16-bit microcomputer. In the boundary detection circuit, the level of the boundary detection can be varied by supplying detection level data to the data bus through the three-state interface circuit 205, which is held enabled while the R/ WR signal is logic "0" representing the write period TWR. In the above case, all the bits of the direction data read out from the direction ROM 240 through the latch circuit 250 have been used as address data for the direction ROM 240. However, it is possible to use an arrangement as shown in Figure 17, in which only the most significant bit data B₂ of the direction data D read out from the direction ROM 240A is fed back as address data through the latch circuit 250A to the direction ROM 240A. When sequentially detecting the direction of continuity of the boundary noted above, where the data of three of the eight picture elements 8 closest to the prevailing centre picture element 8 is coincident or non-coincident has already been determined by the result of the previous detection operation, that is, the three-bit portion of the output data of the comparator 230 has already been determined as shown in Table 1. Comparator output data Previous detection subject picture element position Detection output direction data Prevailing comparator output data D₄[B₀,B₁,B₂] A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀ 0 ○ D₄[ 0, 0, 1] 0 0 1 1 ○ D₅[ 1, 0, 1] 0 1 1 2 ○ D₆[ 0, 1, 1] 0 0 1 3 ○ D₇[ 1, 1, 1] 0 1 1 4 ○ D₀[ 0, 0, 0] 0 0 1 5 ○ D₁[ 1, 0, 0] 0 1 1 6 ○ D₂[ 0, 1, 0] 0 1 0 7 ○ D₃[ 1, 1, 0] 1 1 0 0 : Non-coincident 1 : Coincident In Table 1, the bit data enclosed in bold frames have different contents. Thus, by specifying with the data of the most significant data B₂ of the previous direction data D that the position of the previous detection subject picture element is either the position of one of the picture elements 0 ○ to 3 ○ or the position of one of the picture elements 4 ○ to 7 ○ with respect to the current centre picture element 8 ○, all the direction data can be determined according to the output data A₀ to A₇ of the comparator 230. In this case, direction data as shown in Figure 18 may be preliminarily stored in the direction ROM 240A. With only a single bit B₂ of direction data D fed back as address data for the reading of the direction data, it is possible to reduce the storage capacity of the direction ROM 240A and simplify the latch circuit 250A. The encoding processing to obtain the geometric command data is done in a manner as shown in the flow chart of Figure 19, in which the geometric command data expressing each of geometric areas of the image represented by various processed colour image data noted above is produced. The encoding processing will now be described in conjunction with a case of converting an original image-consisting of geometrical image areas AR₁ to AR₅ as shown in Figure 20 to the geometric command data. When the encoding processing is started, the various processed colour image data noted above are retrieved from the left bottom of the corresponding image to find an unencoded image area. When the unencoded image area is found, a data table of vertices of the geometrical contour drawn by the boundary of the area and the length of the boundary segments is produced by following the boundary. With the original image as shown in Figure 20, the first image area AR₁ is first detected as shown in Figure 21, and a data table of the vertices P₁₀ to P₁₉ and lengths l₁₀ to l₉₀ of the boundary segments between adjacent vertices is produced. Then, the data table is revised to one for the image area which results from the omission of any pair of vertices which can be connected by a line segment which does not pass through its own area and/or any encoded area, but passes through another unencoded area or areas. More specifically, in the present case the data table is revised to one consisting of data of vertices P₁₀, P₁₁, P₁₆, P₁₈ and P₁₉ and boundary segment lengths l₀₁, l₁₆, l₆₈, l₈₉ and l₉₀, which data represents an encoded image area AR₁, as shown in Figure 22A, in which the vertices P₁₃ and P₁₄ between the vertices P₁₂ and P₁₅ and the vertex P₁₇ between the vertices P₁₆ and P₁₈ are omitted. The vertices P₁₂ and P₁₅ are also omitted because they no longer serve as geometric vertices when they are connected by a line. Subsequently, the data in the revised data table for the area AR₁' resulting from the omission of the vertices noted above is encoded to produce, for example, the data "POLYGON" in PDI codes. Then, the colour determined by the colour processing described above is designated for the area AR₁' by providing corresponding command data "CONTROL". In this way, the encoding for the first image area AR₁ is completed. When the encoding for the first image area AR₁ is completed, the operation of detecting the unencoded area is performed again, and encoding for the second image area AR2 is executed in the manner as described. Likewise, encoding is done for the following third to fifth image areas AR₃ to AR₅. When no unencoded area can be found, the encoding processing is completed. Figures 22(A) to 22(E) show revised areas AR₁' to AR₅' corresponding to the respective areas AR₁ to AR₅. The boundary detection circuit as described above progressively provides direction data obtained by following the boundary as its detection output. Each vertex of the geometeric contour shown by the boundary thus can be detected by the microcomputer 100 by detection of the corresponding point of change in the direction data. The length ln of the boundary segment can be obtained from the number of times of repetition of the same direction data. More specifically, when the boundary of the image area as shown in, for example, Figure 23(A) is followed by the boundary detection circuit, the microcomputer 100 produces a data table as shown in Figure 23(B), consisting of address data A(P₀) to A(P₃) for the respective vertices P₀ to P₃, direction - data D₀₁, D₁₂ and D₂₈ indicative of the direction of boundary segment connecting adjacent vertices and length data L₀₁, L₁₂ and L₂₈ indicative of the length of the respective boundary segments. Where intermediate vertices P₁ and P₂ deviate by only one picture element and the lengths L₀₁ and L₂₃ of the pertinent boundary segments are equal as shown in Figure 24, the vertices P₁ and P₂ may be omitted to produce a revised data table as shown in Figure 25(B), which consists of the sole address data A(P₀) and A(P₃) of the opposite end vertices P₀ and P₁. Generally, where the boundary of the image area is represented by image data corresponding to picture elements in a matrix array, a straight line segment which is continuous in a direction other than the directions of the rows and columns of the matrix is represented by a staircase-like line. Therefore, the boundary segment connecting the vertices P₁ and P₃ are absolutely represented by the picture elements as shown in Figure 25(A), so that the intermediate vertices P₁ and P₂ may be omitted. Further, under the condition L₀₁ = L₂₃, the intermediate vertices P₁ and P₂ may be omitted. Therefore, for a boundary segment as shown in Figure 26 a data table as shown in Figure 27(B) may be produced by adding a vertex P₄ at the position of the picture element at a distance of L₀₁ to L₂₃ from the position of the picture element P₀, and omitting the vertices P₁ and P₂. Likewise, for a boundary segment as shown in Figure 28 a data table as shown in Figure 29(B) may be produced. In the above embodiment, an original image as shown in Figure 20 is handled as an aggregate of geometric areas AR₁ to AR₅, and corresponding revised geometric areas AR₁' to AR₅' as shown in Figures 22(A) to 22(E) are successively converted to geometric command data. Thus, on the receiving side receiving the geometric command data the original image can be reproduced by successively combining the geometric areas AR₁' to AR₅' reproduced according to the received geometric command data in the manner as shown in Figures 30(A) to 30(E). The geometric command data which is obtained by successively encoding the revised areas AR₁' to AR₅' noted above, has a reduced code length because the number of vertices involved is reduced at the stage of determining the revised areas, so that the conversion efficiency and transmission efficiency can be substantially improved. To produce the geometric command data based on the PDI codes, it is possible to use not only commands "POLYGON" but also other commands such as "INCREMENTAL POLYGON" so as selectively to provide command data of shorter code lengths. In the above embodiment, the colour image for one frame has been automatically encoded into the geometric command data. However, when sequentially transmitting image with frame correlation, only changes in image areas may be converted to the geometrical command data. In the manual editing processing, the colour of an image area may be changed using an area processor. The area processor is provided in the high speed operational circuit 200, and it comprises a boundary processing unit as shown in Figure 31, which utilises the boundary detection circuit as described before, and an area processing unit as shown in Figure 32, which executes an area processing after boundary processing in the boundary processing unit. In the boundary processing unit shown in Figure 31, start address data representing a start point on the boundary of an area as a subject of processing is supplied as data specifying the subject area from the microcomputer 100 through a first data selector 211 to a data adder 203 in the boundary detection circuit noted before. Also, image data designating the new colour of the subject area is supplied to the three-state interface circuit 205. A second data selector 212 selects the count output of the timing counter 201 and output of the latch circuit 250, that is, direction data, to be supplied as address data to an off-set ROM 202. The first data selector 211 selects the start address data supplied from the microcomputer 100, and sum data of the data adder 203 supplied as output data of a latch circuit 213, the selected data being supplied as centre address data to the data adder 203. A data comparator 214 compares the start address data from the microcomputer 100 and output data from the latch circuit 213. The second data selector 212 is controlled such that it addresses the off-set ROM 202 according to the direction data of the direction ROM 240 that is provided through the latch circuit 250 during the write period T WR noted above under the control of the output of the timing gate 204. The first data selector 211 is controlled to feed the output data of the latch circuit 213 latching the sum data of the data adder 203 back to the data adder 203 for a period other than the period, during which the start address data from the microcomputer 100 is fetched by the data adder 203. In the boundary processing unit of the above construction, when the start address data and image data, designating the subject area and new colour thereof, are supplied from the microcomputer 100, the boundary detection is started with the picture element designated by the start address data as centre picture element. The data adder 203 adds the off-set data, which is obtained as the off-set ROM 202 is addressed sequentially by the boundary detection data, that is, the output of the direction ROM 240 supplied after being latched in the latch circuit 250, and the start address data noted above, thus obtaining the centre address data for the next detection operation, the centre address data being latched in the latch circuit 213. The boundary detection operation is executed with respect to the centre picture element designated by the centre address data latched in the latch circuit 213, whereby the image data corresponding to each centre picture element is replaced with the new image data while following the boundary of the subject area. The following of the boundary is continued until the start address data supplied to the data comparator 214 and centre address data latched in the latch circuit 213 coincide. When the two data coincide, the boundary processing is completed. When the boundary processing is over, the microcomputer 100 receives a coincidence output indicative of the completion of the boundary processing provided from the data comparator 214, and switches the boundary processing unit over to the area processing unit of Figure 32 in the high speed operational circuit 200. In the area processing unit, an address counter 215 is connected to an address bus leading to the image memory 210, in which new colour image data is stored in place of boundary image data by the boundary processing described above. All the addresses of the image memory are thus sequentially accessed by the address counter 215, and image data thus read out from the image memory 210 is supplied to a data gate 221 and mask gate 222 via a data bus. The address counter 215 produces the address data by counting a timing clock, which is provided from the timing counter 201 and having one half the clock frequency of an access clock input to the timing counter 201. The timing clock from the timing counter 201 is also supplied to an NAND gate 229 and hence supplied as a control pulse to the three-state interface circuit 205 and also as an R/WR (write/read control) signal to the image memory 210. The data gate 221 supplies the image data read out from the image memory 210 through a latch circuit 223 to a data comparator 224. To the data comparator 224 is supplied from the microcomputer 100 image data indicative of the colour of the subject area. The data comparator 224 compares the image data read out from the image memory 210 and image data supplied from the microcomputer 100, thereby effecting a check as to whether the current data being dealt with are of the subject area, and it supplies a coincidence output as shown in Figure 33, for example, indicative of the fact that the current data are of the subject area, through a switch 225 to the NAND gate 229. The coincidence output is also supplied through an inverter 226 to a first AND gate 227A, that is, to the first AND gate 227A is supplied a non-coincidence output meaning that the current data are not of the subject area. The mask gate 222 derives, from the image data read out from the image memory 210, the data obtained through the boundary processing noted above, the extracted image data being supplied to a first latch circuit 223A and hence to a second latch circuit 223B and also to a second AND gate 227B. The output of the second latch circuit 223B is supplied to the first AND gate 227A. The output of the first AND gate 227A is supplied to a reset terminal of R-S flip-flop 228. The output of the second AND gate 227B is supplied to a set terminal of the R-S flip-flop 228. The flip-flop 228 supplies its negation output to the second AND gate 227B and also supplies its affirmation output as a window pulse signal  ω to the NAND gate 229. In the area processing unit of the above construction, when an area processing start pulse is supplied from the microcomputer 100 to the address counter 215, the image data of the subject area are successively read out from the image memory 210 according to address data from the address counter 215. As a result, the mask gate 222 detects boundary data indicative of the position of the boundary of the subject area, whereupon the flip-flop 228 is set. Subsequently, the data comparator 224 determines that the image data are not of the subject area, whereupon the flip-flop 228 is reset by the boundary data. The flip-flop 228 thus produces a window pulse  ω corresponding to image data in the subject area belonging to one horizontal line. The NAND gate 229, which is gate controlled by the window pulse output of the flip-flop 228, only passes the timing clock at timings corresponding to the image data of the subject area. The operation control of the three-state interface circuit 205 and the write/read control of the image memory 210 for every scanning line are effected according to the output of the NAND gate 229, whereby the image data of the subject area is replaced with new colour image data supplied to the three-state interface circuit 205. The window pulse signal  ω provided from the flip-flop 228 is for one horizontal line over the entire area even in case of a subject area ARs which contains an enclosed other area ARo as shown in Figure 34. To preclude data of the other area ARo, the switch 225 is closed to supply the coincidence output from the data comparator 224 to the NAND gate 229 for gate controlling the NAND gate according to the coincidence output noted above and window pulse signal  ω . The operation of the switch 225 thus selectively permits the processing with respect to the entire area enclosed by the boundary of the subject area determined by the boundary processing described before and processing with respect to the area exclusive of the enclosed other area. The start address data supplied to the boundary processing unit shown in Figure 31, can be obtained by merely designating any position in the subject area by making use of the tablet 94 noted above if a start address detection circuit as shown in Figure 35, for instance, is provided in the high speed operational circuit 200. In the start address detection circuit shown in Figure 35, initial address data designating a point in the subject area as provided by the tablet 94 are set In X and Y-address counters 215X and 215Y. The address counters 215X and 215Y count clock pulses supplied from an AND gate 241 which is gate controlled according to the output of a flip-flop triggered by an address detection start pulse. Image data that are read out from the image memory 210 as the memory 210 is accessed by the address counters 215X and 215Y, are supplied to a data comparator 242 both directly and through a latch circuit 243. The data comparator 242 compares the current data and data of the preceding picture element and thus decides whether the data are of a boundary. The result output of the data comparator 242 is supplied through an inverter 244 to a clear terminal of the flip-flop 246. When the output of the data comparator 242 is logic "0", that is, when a boundary is detected, the flip-flop 246 is cleared to disable the AND gate 241, thus bringing an end to the address detection. A carry output of the X-address counter 215X is supplied through the OR gate 241 to the clear terminal of the flip-flop 246. If no boundary is detected until the end of a horizontal scanning line, the X-address counter 215X is cleared by the carry output noted above to disable the AND gate 241, thus bringing an end to the address detection operation. The contents of the address counters 215X and 215Y at the time of the end of the address detection operation, are provided as the start address data through a latch circuit 213. When initial data representing a position Ps in a subject area ARs enclosed by a boundary as shown in Figure 36(A) is given to the start address detection circuit, the latch circuit 213 provides start address data representing the boundary position P E on the horizontal line passing through the point P S . When the subject area ARs is found adjacent to a right side of the entire image as shown in Figure 36(B), the latch circuit 213 provides start address data representing the end P E ' of a horizontal line passing through the point P S represented by the initial address data noted above. In the case of the subject area ARs shown in Figure 34, which contains the enclosed other area ARo, it is liable to detect the boundary between the areas ARs and ARo. This boundary can be identified as such by detecting the fact that the detection operation by the boundary detection circuit noted above is done in the clockwise direction. More specifically, the boundary detection circuit noted above effects the detection operation by designating the eight picture elements closest to the subject picture element in the counter-clockwise direction. This means that the boundary between the subject area ARs and enclosed other area ARo is detected progressively in the clockwise direction as shown in Figure 37. The judgement as to whether the detection operation by the boundary detection circuit is done in the counter-clockwise or clockwise direction, may be done using a judgement circuit as shown in Figure 38. In the judgement circuit shown in Figure 38, the detection output of the boundary detection circuit, that is, direction data, is supplied to a differentiator 248 both directly and through a latch circuit 247. The differential data obtained from the differentiator 248 is accumulated by a data adder 249. The data adder 249 accumulates the differential data until one closed loop-boundary is detected by the boundary detection circuit. The most significant bit of the output of the data adder 249 is logic "0" when the detection operation by the boundary detection circuit is being done in the counter-clockwise direction, while it is logic "1" when the detection operation is being done in the clockwise direction. Thus, the boundary data representing the boundary between the two areas ARs and ARo can be designated according to the output of the judgement circuit. Thus, it is possible to detect the boundary of any subject area accurately through combined operation of boundary detection and detection operation direction judgement. Further, by utilising the judgement circuit noted above it is possible to obtain area processing with respect to the enclosed other area ARo in the subject area Ars. As has been shown, with the boundary processing unit as described above, the boundary of an area of an image to be transmitted can be detected accurately and at a high speed by reading out from memory means the direction data which is determined absolutely by the coincidence detection output data for the image data with respect to the data of a subject picture element of the data of eight picture elements closest thereto. Thus it is possible to provide an image signal encoding apparatus which is suited for the input image processing in a digital image information transmitting system. As has been shown, with the image signal encoding apparatus according to the present invention, an original image represented by input image data stored in the image memory means is handled as an aggregate of geometric image areas, and each image area is revised by omitting any vertex present between a pair of vertices which can be connected by a line passing through unencoded image area or areas alone, the revised image area being encoded to obtain corresponding geometric command data. Thus the number of vertices and the overall length of the boundary of the subject image area can be reduced to increase the efficiency of the encoding processing. Thus, geometric command data of each image area can be produced from the input image data automatically, accurately and in a short period of time. Figure 39 shows an area determination unit for determining an image area of an input colour image in an NAPLPS image input system. In the unit shown in Figure 39, either three primary colour signals and a synchronising signal therefor obtained from an original image by a video camera, or a standard colour television signal, for example, an NTSC colour television signal, is supplied as a processed video signal of the original image. The three primary colour signals and the sync signal are supplied through first to fourth signal input terminals 301 to 304 to an input selection circuit 307, while the colour television signal is supplied through a fifth signal input terminal 305 to an RGB encoder 306. The RGB encoder 306 encodes the input signal to obtain the three primary colour signals and also separates the sync signal, these signals being supplied to the input selection circuit 307. The input selection circuit 307 selects the three primary colour signals E R , E G and E B and the sync signal Sync that are supplied either from the first to fourth signal input terminals 301 to 304 or from the RGB encoder 306. The three primary colour signals E R , E G and E B selected by the input selection circuit 307 are supplied through respective variable gain amplifiers 308R, 308G and 308B to a mixer 309. The sync signal, on the other hand, is supplied to a control circuit 330. The gains of the variable gain amplifiers 308R, 308G and 308B are controlled by respective gain controllers 321 to 323 provided on a consol panel 320. The mixer 309 mixes the input three primary colour signals in ratios determined by the gain ratios of the variable gain amplifiers 308R, 308G and 308B and supplies the resultant signal as an image area determination signal. The image area determination signal obtained from the mixer 309 is amplified by an amplifier 310 to a suitable amplitude and then supplied to a clamp circuit 311, in which the black level is fixed. The output of the clamp circuit 311 is supplied to an A/D converter 312 for quantization. The quantized data obtained in the A/D converter 312 from the image area determination signal, is written into an image memory 313 to be supplied to a D/A converter 314 to be converted to recover the video signal which is supplied to a monitor television receiver 315. Thus, the image area represented by the image area determination signal can be monitored on the monitor television receiver 315. The writing and reading of data into and out of the image memory 313 is controlled by a microcomputer 340 according to address data produced from the control circuit 330 according to the sync signal Sync. The microcomputer 340 also executes processing such as encoding on the data in the image memory 313. In this embodiment, the ratios of the three primary colour signals forming the image area determination signal can be variably set by operating the gain controllers 321 to 323 provided on the consol panel 320, so that it is possible to make fine adjustment of a boundary portion of an image area according to image area determination signal with respect to any given colour image area of the original image. Further, since the image area represented by the image area determination signal can be monitored on the monitor television receiver 315, the operator sets the ratios of the three primary colours signals to desired values while watching the monitor television receiver 315, so that it is possible to obtain more reliable area determination. Further, for such processing as changing colours of individual areas of the original image represented by the three primary colour signals E R , E G and E B , the image area determination data stored in the image memory 313 are used as reference data for the subject image area. For example, the three primary colour signals E R , E G and E B of the original image are directly quantized to be stored in an image memory (not shown), and individual data of the subject area are read out from the image memory with the image area determination data as reference data. Of the read-out data the average of the individual colour components is calculated, and the average data are used to designate the colour of the subject area.

Claims: Apparatus for encoding video data, the apparatus comprising: input video data memory means (210) for storing input video data having image areas defined by respective geometric contours comprising vertices joinable by straight lines; and detector means (220, 230, 240, 250) for detecting said image areas; characterized by: encoding means (100) for encoding each said image area detected by the detector means (100) to form geometric command data defining said geometric contours of the said image area being encoded, and including means for detecting a pair of said vertices of the said image area being encoded whose joining line is wholly in an unencoded said image area or areas, any other said vertex of the said image area being encoded and lying between a said pair of vertices so detected being ignored by the encoding means (100). Apparatus according to claim 1 wherein said geometric command data are a NAPLPS code. Apparatus according to claim 1 or claim 2 comprising input means for producing an image signal and signal processing means (200) for converting the image signal into said input video data. Apparatus according to claim 3 wherein the signal processing means (200) includes means (200) for reducing the information amount of said image signal. Apparatus according to claim 3 or claim 4 wherein said input means includes a video camera. Apparatus according to claim 3, claim 4 or claim 5 wherein the signal processing means (200) comprises means for identifying image areas having the same characteristic. Apparatus according to claim 6 wherein the characteristic is the colour. Apparatus according to any one of the preceding claims wherein the detector means (220, 230, 240, 250) comprises means (220, 230, 240, 250) for determining a direction of a boundary of a said image area, including boundary data memory means (24) for storing boundary data of the said image area. Apparatus according to claim 8 wherein the detector means (220, 230, 240, 250) includes means (220, 230), associated with the boundary data memory means (24), for determining whether a picture element read out from the input video data memory means (210) is the same as each of further picture elements surrounding said picture element and for determining said direction. Apparatus according to claim 9 wherein the means for determining said direction is incorporated with the boundary data memory means (24). Apparatus according to claim 9 or claim 10 wherein the boundary data memory means (24) is a ROM (24) which outputs said direction by regarding the output of said means (220, 230) associated with the boundary data memory means (24) and the direction data read out just before from the boundary data memory means (24) as reading addresses thereof. Apparatus according to any one of claims 8 to 11 further comprising means for replacing the video data by other video data. Apparatus according to claim 12 wherein the other video data have a different colour from the video data to be replaced.

Inventors: JUJIWARA, TADASHI C/O PATENTS DIVISION, KIMURA, MUTSUMI C/O PATENTS DIVISION, KOMATSU, KOUSUKE C/O PATENTS DIVISION, KUROIWA, JUNKO C/O PATENTS DIVISION, MISAO, IKUO C/O PATENTS DIVISION, MIYAUCHI, TSUTOMU C/O PATENTS DIVISION, TSUCHIDA, YOSHIO C/O PATENTS DIVISION
Applicants: SONY CORPORATION
Application year: 1985
Main classification: H04N1
IPC codes: H04N1, H04N7