CHARACTER AND PATTERN DISPLAY SYSTEM

Abstract: A character and pattern display system having display memories (12) composed of memory planes (12r, 12g, 12b) for storing red, green and blue data, comprises a color data register (13) in which foreground color and background color data are set, and a pattern data select and control circuit (15) which, in response to an output from the color data register (13), converts pattern data into data to be written into the memory planes (12r, 12g, 12b). In writing character and pattern data of designated foreground colors and background colors into the memory planes of red, green and blue, the processing is raised in speed.

Description: The present invention relates to character and pattern display systems, and more particularly to a character and pattern display system which is suited to facilitate reception and display processing in a character and pattern information system such as teletext or videotex. In a display circuit which displays characters and patterns and which is used in, for example, a personal computer, a high-speed writing system which includes display memories of dot-by-dot coloring composed of three memory devices for displaying the three primary colors of red, green and blue respectively and in which the respective display memories are provided with color data registers so as to simultaneously write data into the plurality of display memories is disclosed in the official gazette of Japanese Patent Application Laid-Open No. 187996/1983 (corresponding to European Patent Application Publication No. EP-A-0093954). However, in a case where the personal computer having the display circuit of such a high-speed writing system is used as the terminal of, for example, the videotex with the intention of performing display, the processing of writing data into the display memories becomes complicated as compared with the processing of the display circuit of a terminal for exclusive use comprising a pattern data memory and a color data memory, because character and pattern data are composed of parts concerning pattern data and parts of color data which consist of foreground color designation for coloring dots having the pattern data of "1" and background color designation for coloring dots having the pattern data of "0". More specifically, with the prior-art display circuit, on account of a memory plane arrangement for each of the three primary colors of red, green and blue, the writing of the character and pattern data composed of the pattern data and the color data requires the two display processing operations of the first writing of foreground color data in which the color data of foreground colors are written into the color data registers, whereupon the pattern data are written into the display memories, and the second writing of background color data in which the contents of the color data registers are rewritten into the color data of background colors, whereupon inverted pattern data obtained by inverting the pattern data are written into the display memories in superimposed fashion. This has led to the problem that a long time is needed for the display processing, so the display speed becomes lower than in the direct writing processing of a display memory arrangement made up of the pattern data memory and the color data memory as in the exclusive terminal. An object of the present invention is to solve the problem of the prior art described above, and to provide a character and pattern display system which can raise the speed of the writing processing of character and pattern data composed of pattern data and color data. In order to accomplish such object, according to the present invention, a character and pattern display system having a plurality of display memories, display memory reading means to read out character and pattern data written in the display memories, and picture signal conversion means to convert the read-out data into picture signals; comprises color data recording and holding means to record and hold a plurality of sorts of color data of characters and patterns; a plurality of decode circuits which are disposed in correspondence with the respective display memories and which generate control signals corresponding to said display memories respectively on the basis of the plurality of sorts of color data stored in said color data recording and holding means; and a plurality of pattern data conversion circuits which, in response to the control signals delivered from the corresponding decode circuits, convert pattern data of the characters and patterns into data corresponding to said display memories respectively and write the converted pattern data into the corresponding display memories respectively. According to the present invention, even in display memories of an arrangement of planes expressive of different colors such as red, green and blue unlike display memories of an arrangement composed of the pattern data memory and the color data memory, character and pattern data having foreground colors and background colors designated can be simultaneously converted into data to be written into the display memories of the respective planes, merely by the setting of the color data in the color data recording and holding means and the processing of writing the pattern data, so that enhancement in the speed of the writing into the display memories can be realized. In the drawings: Fig. 1 is a block diagram showing an embodiment of a character and pattern display system according to the present invention; Fig. 2 is a detailed block diagram of a pattern data select and control circuit in Fig. 1; Fig. 3 is a block diagram showing an example of a data conversion circuit in Fig. 2; and Figs. 4A and 4B are diagrams showing an example of display of a character pattern and an example of data written in display memories, respectively. Now, an embodiment of the present invention will be described in detail. Fig. 1 is a block diagram showing one embodiment of a character and pattern display system according to the present invention. In Fig. 1, numeral 1 designates a micro processing unit (hereinbelow, abbreviated to "MPU"), and numerals 2 and 3 designate bus lines for the addresses and data thereof respectively. Numeral 4 indicates a display timing signal generator for display read, numeral 5 a display address signal line, and numeral 6 a display cycle signal line for switching the display read and MPU access. Numeral 7 indicates an address switch circuit, and numeral 8 a switched address signal line therefor. Shown at numeral 9 is an address select circuit. Display memories 12 are composed of four planes 12r, 12g, 12b and 12z. Shown at numeral 13 is a color data register. Numerals 10 and 11 denote selected signal lines for the display memories 12 and the color data register 13, respectively. Numeral 14 denotes a signal line for the output data of the color data register 13, numeral 15 a pattern data select and control circuit, and symbols 16r, 16g, 16b and 16z signal lines for data to be written into the display memories 12r, 12g, 12b and 12z and for data read out from these display memories, respectively. Symbols 17r, 17g, 17b and 17z denote parallel/serial converters which hold the read-out data from the display memories and convert them into serial data (signal lines 18r, 18g, 18b and 18z), respectively. Shown at numeral 19 is a rewritable memory whose address inputs are the serial data and which is called a "color look up table". Numeral 21 indicates a D/A converter by which output data (signal line 20) from the color look up table 19 are converted into analog RGB three-primary-color signals (signal line 22), and numeral 23 a color CRT display unit. Fig. 2 is a detailed diagram of the pattern data select and control circuit 15 in Fig. 1. Symbols 31r, 31g, 31b and 31z denote decode circuits, symbols 32r, 32g, 32b and 32z decoded output signal lines for the corresponding decode circuits, and symbols 33r, 33g, 33b and 33z data conversion circuits, and these constituents are disposed in numbers of four respectively. Now, the operation of the character and pattern display system shown in Figs. 1 and 2 will be described. The display memories 12 in Fig. 1 are composed of the four planes 12r, 12g, 12b and 12z which store data R, G and B representative of red, green and blue and data Z indicative of either a top intensity or a half intensity, respectively. They store character and pattern data for each of picture elements which consist of 256 dots in a lateral direction and 192 lines in a vertical direction as illustrated in Fig. 4A. As an example of the character and pattern data, there will be explained a case, as indicated in Fig. 4A, the character pattern of a Chinese character 41 is displayed with its foreground color being "yellow" and its background color being "half intensity green". In a character and pattern data system such as videotex, color data including a foreground color and a background color and also pattern data (in case of code transmission, pattern data from a character pattern ROM) are usually transmitted as in this example. The MPU 1 disposed in a terminal for transmitting and receiving such data records the foreground color of "yellow" and the background color of "half intensity green" into the color data register 13 beforehand, and subsequently performs the processing of writing the pattern data of the Chinese character 41 into the display memories 12. The color output data (signal line 14) recorded in the color data register 13 are input to the pattern data select and control circuit 15, in which the pattern data on the data bus 3 of the MPU 1 are selected and controlled depending upon the combination of the color data of the foreground color and the background color and are converted into data to be written into the respective color data planes of the display memories 12. The pattern data select and control circuit 15 has a circuit arrangement shown in Fig. 2, which is composed of the four decode circuits 31r, 31g, 31b and 31z each decoding the 2 bits of the combination in bit unit between the color data of the foreground color and the background color, and the data conversion circuits 33r, 33g, 33b and 33z each producing the data to be written into the memory of the plane on the basis of the corresponding output signal 32r, 32g, 32b or 32z. The four decode circuits 31r, 31g, 31b and 31z decode the corresponing ones of the four 2-bit combinations between the output signals of the foreground color and the background color, each consisting of 4 bits, from the color data register 13, and they operate during a display read cycle in accordance with the cycle signal 6 for switching the display read and the MPU access. The data conversion circuits 33r, 33g, 33b and 33z convert a pattern data signal (indicated by Y) on the data bus 3 of the MPU 1 into the corresponding ones of the four groups of data R, G, B and Z to be written into the corresponding planes of the display memories 12, in accordance with the respective output signals 32r, 32g, 32b and 32z of the decode circuits. Fig. 3 shows the practicable circuit arrangement of each of the data conversion circuits 33r. 33g, 33b and 33z, and exemplifies the circuit 33r which converts the pattern data on the data bus 3 into the data to be written into the display memory 12r of the red data R. This circuit is composed of four controlled buffers and one inverter. The controlled buffers 331 and 332 have an output of low level "0" and an output of high level "1" at all times, respectively. The controlled buffer 333 delivers the input signal Y as it is. The controlled buffer 334 furnished with the inverter 335 at its input end delivers the inverted signal Y of the signal Y. The control terminals of these buffers are respectively connected to the decode output terminals 0, 1, 2 and 3 of the decode circuit 31r, and one of the terminals 0, 1, 2 and 3 becomes the high level "1" in accordance with the decoded result of the decode circuit 31r. The output of the buffer whose control terminal has been supplied with "1" becomes the output signal R of the data conversion circuit 33r. This circuit 33r operates as follows. When the decode output 32r of the decode circuit 31r is "0", the write data bits become "0"; when the former is "1", the latter becomes the data on the data bus as it is; when the former is "2", the latter becomes the inverted value of the data on the data bus; and when the former is "3", the latter becomes "1". Table 1 lists the data to-be-written which are delivered from the data conversion circuit 33r in Fig. 3 by converting the pattern data Y on the data bus 3, in correspondence with the decode output signals of the decode circuit 31r as well as the 2-bit combinations of the foreground color (FGC) and the background color (BGC) recorded in the color data register 13. The other data conversion circuits 33g, 33b and 33z are the same in arrangement as the circuit 33r shown in Fig. 3, and operate similarly thereto. As regards the example shown in Fig. 4A, since the foreground color is "yellow" and the background color is "green", the pattern data left intact is written into the display memory 12r of the red (R) plane, data with its all bits being "1" is written into the display memory 12g of the green (G) plane, data with its all bits being "0" is written into the display memory 12b of the blue (B) plane, and the inverted data of the pattern data is written into the display memory 12z of the "Z" plane, as illustrated in Fig. 4B. The character pattern data in plane unit organization written into the display memories 12 in this manner are read out in accordance with the display address (signal line 5) from the display timing signal generator 4 and are converted into the picture signals of the three primary colors R, G and B via the parallel/serial conversion circuits 17r, 17g, 17b and 17z, color look up table 19 and D/A conversion circuit 21. Then, the color CRT display unit 23 can display the Chinese character pattern with the foreground color designated "yellow" and the background color designated "green". As thus far described, according to the embodiment of the present invention, even in the display memories of the arrangement of the planes expressive of, for example, red, green and blue unlike the display memories of the arrangement composed of the pattern data memory and the color data memory, character and pattern data having foreground colors and background colors designated can be simultaneously converted into data to be written into the display memories of the respective planes, merely by the setting of the color data in the register and the processing of writing the pattern data into the display memories, so that enhancement in the speed of the writing into the display memories can be realized. While the embodiment of the present invention has referred to the case of including the display memories composed of the four planes R, G, B and Z, the effects of the present invention do not concern the kinds or number of the planes of the display memories. As set forth above, according to the present invention, in a character and pattern display system having display memories in a plane arrangement, character and pattern data with foreground colors and background colors designated are converted into data to be written into the display memories of respective planes and are written into them merely by the setting of color data in a register and the processing of writing pattern data. This brings forth the effect that the display processing of the character and pattern data is raised in speed, and the effect that the burden of software development can be relieved. In addition, the present invention produces the effect that a character and pattern display circuit for a personal computer and a character and pattern display circuit for a videotex terminal can be made common, so the expansion of functions to other character and pattern display systems can be flexibly coped with.

Claims: A character and pattern display system having a plurality of display memories (12), display memory reading means (4) to read out character and pattern data written in the display memories, and picture signal conversion means (17r, 17g, 17b, 17z; 19; 21) to convert the read-out data into picture signals, characterised in that said character and pattern display system comprises: color data recording and holding means (13) to record and hold a plurality of sorts of color data of characters and patterns; a plurality of decode circuits (31r, 31g, 31b, 31z) which are disposed in correspondence with the respective display memories and which generate control signals corresponding to said display memories respectively on the basis of the plurality of sorts of color data stored in said color data recording and holding means; and a plurality of pattern data conversion circuits (33r, 33g, 33b, 33z) which, in response to the control signals delivered from the corresponding decode circuits, convert pattern data of the characters and patterns into data corresponding to said display memories respectively and write the converted pattern data into the corresponding display memories respectively. A character and pattern display system according to claim 1, wherein said plurality of display memories are composed of a plurality of memory planes (12r, 12g, 12b) which represent different colors respectively, and a single memory plane [12z) which represent either of a top intensity and a half intensity. A character and pattern display system according to claim 1, wherein: the plurality of sorts of color data consist of foreground color designation for coloring a dot with a pattern data of "1", and background color designation for coloring a dot with a pattern data of "0"; and said plurality of decode circuits decode combinations of foreground color data and backtround color data respectively, so as to generate the control signals corresponding to the respective display memories. A character and pattern display system according to claim 1, wherein: said plurality of display memories are composed of a plurality of memory planes (12r, 12g, 12b) which represent different colors respectively, and a single memory plane (12z) which represent either of a top intensity and a half intensity; the plurality of sorts of color data consist of foreground color designation for coloring a dot with a pattern data of "1", and background color designation for coloring a dot with a pattern data of "0"; said plurality of decode circuits decode combinations of foreground color data and background color data respectively, so as to generate the control signals corresponding to the respective memory planes; and said plurality of pattern data conversion circuits respond to the control signals supplied thereto from the corresponding decode circuits respectively, to convert the pattern data into a plurality of sorts of data respectively representing the different colors and data representing either of the top intensity and the half intensity and to write the converted data into the corresponding memory planes. A character and pattern display system according to claim 2, wherein said plurality of memory planes representing the different colors are memory planes which represent red, green and blue, respectively. A character and pattern display system according to claim 4, wherein said plurality of memory planes representing the different colors are memory planes which represent red, green and blue, respectively. A character and pattern display system according to claim 1, wherein each of said plurality of pattern data conversion circuits comprises: a controlled buffer (331) whose output is at a low level at all times; a controlled buffer (332) whose output is at a high level at all times; a controlled buffer (333) which delivers a received pattern data as it is; and a controlled buffer (334) which delivers an inverted data of the received pattern data; these controlled buffers being controlled so that the output of any of said controlled buffers may be selected and delivered in response to the control signal delivered from the corresponding decode circuit. A character and pattern display system according to claim 4, wherein each of said plurality of pattern data conversion circuits comprises: a controlled buffer (331) whose output is at a low level at all times; a controlled buffer (332) whose output is at a high level at all times; a controlled buffer (333) which delivers a received pattern data as it is; and a controlled buffer (334) which delivers an inverted data of the received pattern data; these controlled buffers being controlled so that the output of any of said controlled buffers may be selected and delivered in response to the control signal delivered from the corresponding decode circuit.

Inventors: IKEDA, TETSUYA
Applicants: HITACHI, LTD.
Application year: 1985
Main classification: G09G1
IPC codes: G09G5