ADDRESS ASSIGNMENT TO REMOTE IDENTICAL INPUT/OUTPUT DEVICES

Abstract: In a data transmission system comprising of a transmit­ ting unit (10), a plurality of remote I/O devices (14-22), and one or more serial communication links (34-42) intercon­ necting the I/O devices to the transmitting unit, the polarities of serially transmitted signals and locally generated control signals are used to provide unique addresses for identical I/O devices (20, 22) connected to the transmitting unit. The technique provides an automatic method for assigning unique addresses to identical I/O devices.

Description: The invention relates generally to the control of I/O devices and more particularly to an apparatus and method for assigning addresses to remote devices which are connected via a transmission link to a supervisory unit. Modern data processing systems, such as computer installations, point-of-sale terminals, banking terminals, etc. consist of a central processing unit (CPU), a plurality of input/output (I/O) devices, and one or more communication channels for interconnecting the I/O devices to the CPU. Information in the form of messages is exchanged between the CPU and the I/O device. Oftentimes, a single communication channel connects a plurality of devices to the CPU. Also, a common code may be used to communicate with a particular group of devices. For example, all printers or display devices or tape drives, etc. may be assigned a particular code. For data exchange purposes, the CPU prepares a message, incorporates the particular device code and transmits the message to the device. If only one device of a given type is coupled to the CPU, then that device will respond. However, when multiple devices of the same type are connected to the CPU, each device could attempt to respond. This would cause a problem since the CPU cannot distinguish one I/O device from another. In order to alleviate the problem, it is necessary that a unique address be assigned to each of the same type of device. When communicating (i.e., receiving/transmitting messages) with an I/O device, the address of the target device is inserted in the message. Since each device is provided with a unique address, only the device whose address is in the message will communicate with the CPU. It is common practice for an operator to manually set the address of an I/O device. However, such settings require a switch or other mechanical mechanism which is costly and subject to failure. Moreover, such settings are susceptible to human error which may cause the wrong unit or units to respond to the CPU or multiple units responding. U.S. Patent 3,221,307 attempts to solve the human error problem by disclosing an automatic initialization technique for establishing an address for each of a plurality of tape units. In the patent several tape units are connected to a computer through common data and control paths. A circuit is provided for initially selecting the tape units individually in a predetermined order. As a tape unit is selected, its tape is interrogated and read for address information. The address indicated on the selected tape unit is sent to the computer. Electrical signals are returned to the tape unit by the computer on the normally available address lines connecting all of the tape units in common for setting a register, in the selected tape unit, to address indicated on the normal address lines. After all of the tape units are set, normal operation is possible. Whenever the normal address lines between the computer and the tape units indicate an address which corresponds to an address stored in a register of a tape unit, the tape unit which contains the corresponding address is selected. U.S. Patent 4,387,371 is another example of a prior art technique used in assigning a unique address to one of a plurality of remotely coupled devices. In the patent, a transmitter transmits messages to N receivers by means of a link. The messages include a preamble which is structured so that all or one receiver will respond and use the message. IBM Technical Disclosure Bulletin, Vol. 23, No 7B, Dec. 1980, pages 3349 - 3353, New York, USA discloses an arrangement for assigning unique addresses to identical devices, processor-to-processor interfaces (PPI), under program control. The host processor initializes PPIs to respond initially to a fixed device address of hexadecimal F sent on four lines and stored into a device address register in each PPI. The host processor assigns a unique address by issuing a command to device address hexadecimal F with a modifier equal to the decoded value to two personalization bits of a particular PPI. Each PPI has also two input pins for representing states of the two personalization bits. The host processor sents on other four lines the modifier (4 bits) which is loaded into a modifier register under control of a load signal. Thus each PPI can have its device address loaded independently of the other PPIs by the host processor. It is, therefore, an object of the present invention to provide a more efficient apparatus and method for assigning unique addresses to identical remotely coupled devices, without any program control from a host processor or a supervisory unit. The objective is achieved in a system where at least two identical devices are connected to a supervisory unit (computer) by means of a high speed serial communication link. The supervisory unit is provided with means for preparing and transmitting signals. The normal signals are transmitted from one port with a normal polarity and from another port with a reverse polarity. Each of the remotely coupled devices is provided with means for generating a control signal having normal and reverse polarities. On receiving the signals, the device first combines the signals with the normal polarity control signal and then with the reverse polarity control signal to form two composite signals. One composite signal is the original signal, the other is the negative (inverted) of the original signal. The device then interrogates and reads the composite signals. The device which is able to read a composite signal formed from the normal polarity signal and a transmitted signal takes on, through internal programming, a unique address. The other device which reads a composite signal formed from the transmitted signal and the inverse polarity control signal takes on another unique address. After the addresses are set, that device is ready to begin operation. Whenever the supervisory unit elects to communicate with a remote device, the device address is incorporated in the message. Because the address is unique, only the selected device will respond to the message. The foregoing and other features and advantages of the invention will be more fully described in the accompanying drawings. Figure 1 shows a block diagram of a data transmission system embodying the invention. Figure 2 shows a wiring diagram for a differential two-wire signal. Figure 3 shows a wiring diagram for a single-ended normal TTL, one wire signal. Figure 4 shows a schematic of the electrical circuit which resides in the remotely coupled devices. The circuit processes the transmitted signals with the locally generated signals and assigns an address to the device. Figure 5 shows a flow chart of a computer program which controls a microprocessor during the address assignment routine. Figure 6 shows a schematic for the structure of the transmitted message. Figure 1 shows a communication system embodying the teaching of the present invention. The communication system is comprised of a supervisory unit 10. The supervisory unit 10 further includes a transmitting/control means identified by numeral 12. The function of the transmitting/control means 12 is to generate and prepare messages (in a format to be described hereinafter) and transmit the messages to a plurality of remote I/O devices identified by numerals 14 through 22. The transmitting/control means 12 includes a conventional transmitter and a controller which may be generated from combinatorial logic or a programmed microcomputer. The structure and design of such devices (both transmitter and microcomputer) are well within the skill of one skilled in the art. Therefore, the details of such devices will not be given. Suffice it to say that in the preferred embodiment of the present invention the controller is a programmable microcomputer. Still referring to Figure 1, the supervisory unit 10 includes a plurality of I/O connectors identified by numerals 24-32. The I/O connectors are the I/O ports to which the I/O devices are connected via a plurality of serial communication links identified by numerals 34-42. Except for I/O devices 20 and 22, respectively, each of the I/O devices 14-18 are different and distinct. For example, one of the I/O devices may be a printer, another one of the I/O devices may be a display unit and so forth. Each of the I/O ports is wired with a two-wire topology to the controller 12. Preferably, the I/O ports or connectors include a receptacle which is firmly attached to the supervisory unit 10 and a pluggable section which is coupled to the serial communication links. Although a two-wire system is used to couple I/O ports to the controller 12, it is within the skill of one skilled in the art to change the wiring topology without deviating from the scope of the present invention. Still referring to Figure 1, I/O devices 20 and 22 are identical. A common device code is used to address the identical devices. This being the case, each of the identical devices must be assigned a unique address. The supervisory unit 10 uses the unique addresses (in a manner to be described hereinafter) to communicate with a selected device. I/O port 30 couples I/O device 20 to supervisory unit 10. In wiring I/O port 30, conductors 41 and 43 are connected to receptacle 44. However, in wiring receptacle 46 the conductors are reversed. For example, if conductor 43 is connected to terminal 2 in receptacle 44, conductor 43 is reversed and is coupled to terminal 1 of receptacle 46. Likewise, conductor 41 is connected to terminal 1 of receptacle 44 and conductor 41 is connected to terminal 2 of receptacle 46. As will be described in more detail hereinafter, this wiring topology ensures that the electrical signal which appears at receptacle 44 is the reverse of the electrical signal which appears at receptacle 46. These signals, which have reverse and normal polarities, are transmitted over serial communicating links 36 and 38, respectively, to I/O devices 20 and 22. As is used hereinafter, the signal outputted at receptacle 44 is called a normal polarity signal. Similarly, the signal at terminal 46 is called a reverse polarity signal. Of course, there are alternative ways for generating normal and reverse polarity signals without deviating from the scope of the present invention. As stated previously, I/O devices 20 and 22 are identical devices. Each device is fitted with control means (to be described hereinafter) which process the normal and reverse polarity signals and decide which one of the two devices should respond to the transmitted message. The wiring in Figures 1 and 2 assumes that the signal (to be described hereinafter) is a differential (two-wire) signal. With reference to Figure 2, port 1 includes terminals A and B. Similarly, port 2 includes terminals B and A. However, this should not be construed as a limitation on the scope of the present invention. The invention is intended to cover other types of wiring topologies; for example, if the signal is single-ended (normal TTL one-wire), then the polarity of the signal is reversed by an inverter (see Figure 3). In Figure 3 port 3 would be at the supervisory unit and represent one I/O port while port 4 represents the other I/O port. Of course, it is well within the skill of one skilled in the art to devise other wiring topologies without departing from the scope of the present invention. Still referring to Figure 1, each of the I/O devices 14, 16 and 18 represent different types of I/O devices; for example, printers, displays, keyboards, etc. Each type of device has unique identifying codes which are placed in the address field of the message (to be described hereinafter). A device seeing its address code in the message will accept the message and respond accordingly to the supervisory unit. The situation with devices 20 and 22 is somewhat different. These devices are identical devices and without the present invention each device would attempt to respond to a message which includes a common address and/or identifying code. The objective, therefore, is to have either I/O device 20 or 22 coupled to either I/O ports 30 or 32, respectively. Either I/O device will respond to either a first or second address depending on whether it is connected to port 30 or port 32, respectively. As stated previously, messages are routed to a selected I/O device based upon its unique address in the message. The data in each message is transmitted in the form of serial electrical signals such as bisync and/or start-stop. The messages are generated and assembled by control unit 12. Referring to Figure 6 for the moment, there is shown a structure for the message which is transmitted to each device. The message includes a beginning delimiter and an end delimiter. The function of the delimiter field is to indicate the beginning and end of the message. The message includes a plurality of other fields. Such message formats are well known in the art and details will not be given. Suffice it to say that the other fields include data fields and an address field. The address fields carry the address which can be used by one of the identical I/O devices 20 or 22 to generate a unique address which is subsequently used for addressing that device after the initial address assignment. Figure 4 shows an electrical circuitry which monitors messages, transmitted from the supervisory unit 10 (Figure 1), and decides which identical unit to respond to a particular message. Each of the identical I/O devices 20 and 22 (Figure 1) is fitted with the same electrical circuit. Therefore, only one of the electrical circuits will be described. It is understood that each identical unit which is connected to the supervisory unit will be fitted with the same electrical circuitry. As was stated, in the preferred embodiment of this invention, the electrical signal is a differential two-wire signal. To this end, conductors 48 and 50 form the communication link which couples the identical unit to the supervisory unit. The serial signal which is placed on conductors 48-50, respectively, is fed into receiver 60. The receiver 60 is a conventional receiver and since its construction is well known in the art, details will not be given. Suffice it to say that the signals which were fed into receiver 60 are processed in a conventional manner and are fed into a block of combinatorial logic identified by numeral 62. The function of combinatorial logic will be described hereinafter. The combinatorial logic is comprised of AND circuits 64 and 66, respectively. Each AND circuit is a two-way AND circuit. One of the inputs to AND circuit 64 is fed by the output from receiver 60. One of the inputs to the other AND circuit is fed with the reversed output signal. The signal is reversed by passing it through an inverting circuitry identified by numeral 68. The output of both AND circuits is fed over conductors 112 and 114, respectively, into OR circuit 70. The output from OR circuit 70 is fed over conductor 72 into control logic means 74. Control logic means 74 may be combinatorial logic or a programmed microprocessor. The main function of control logic means 74 is to generate control signals 1 and 2, respectively, and to lock onto the address once it is determined that an identical unit is able to read the address byte of the transmitted message. The other inputs to AND circuits 64 and 66 are controls 1 and 2, respectively. Still referring to Figure 4, the signal on conductor 72 is coupled over conductor 76 into address decoder 78. Address decoder 78 is a conventional circuit, details of which will not be given. The function of address decoder 78 is to decode the address signal transmitted over conductor 76. Once the address is decoded, if the address is "N", it is fed over conductor 80 into one input of an AND circuit identified by numeral 82. The other input to AND circuit 82 is control 1 which is fed over conductor 84. The output from AND circuit 82 is fed into logical OR circuit 86. If decoder 78 decodes a different address, say, (N+1), it is fed into one leg of AND circuit 88. The other input to AND circuit 88 is the electrical signal identified as control 2. The output from AND circuit 88 is fed into OR circuit 86. The output of OR circuit 86 is fed over conductor 90 into control logic means 74. As stated previously, and is obvious from the electrical circuit, the polarity of the control signals will determine which identical device will respond to a particular address. Referring now to Figure 5, a flow chart for a program to control the microprocessor of control logic means 74 is shown. The first block in the program is the enter block. The microprocessor will enter into this program at power on reset (POR) or some other predetermined time. The next block in the program is identified by numeral 92. In block 92 the program sets control 1. Control 1 represents an electrical signal with a first polarity. It should be noted that the devices are designed to receive only signals with positive polarity. With control 1 set, the program next descends into conditional block 94. In block 94 the program checks to see if it recognizes the transmitted signal. The signal may be a specific message to one of the two identical devices or it may be a polled message. If the signal is recognized, the block is exited along the "yes" path and the program descends to operational block 96. In block 96 the control is locked and that unit will respond to the message. Once the control is locked, the program descends into exit block 98 and exit the routine. Still referring to Figure 5, if the programmed microprocessor does not recognize the signal (block 94), the program descends along the "no" path and enters operational block 100. In block 100 a timer is set for a predetermined period of time. The program then enters decisional block 102. In decisional block the program tests to see if the set time is exceeded. If it is, the program exits along the "yes" path and sets control 2 (operational block 104). The program then enters decisional block 106. In decisional block 106 the program checks to see if the signal is recognized. If it is, the program exits the block along the "yes" path and enters control blocks 96 and 98, respectively. The function of blocks 96 and 98 have already been described and will not be repeated. If the signal is not recognized (block 106), the program exits along the "no" path and runs a timer. The timer is indicated in functional block 108. From block 108 the program descends into decisional block 110. Decisional block 110 represents the timeout (T.O.) block. If the timeout period is less than the period set in the timer block 108, the program exits the "no" path and loops until the timeout occurs. At timeout the program exits the "yes" path and re-enters block 92. Still referring to Figure 5, if the timeout block 102 is less than the time set by timer 100, the program enters a loop along the "no" path from the decisional block 102. Having described the hardware which is needed to implement the invention, a description of the operation of the inventive method and circuits will now be given. As stated before, the circuitry is designed to receive positive polarity signals. The signal is prepared at the supervisory unit 10 (Figure 1) and is transmitted over conductors 34-42 to a plurality of remote devices. With reference to Figure 4, the signal is transmitted over conductors 48 and 50 to receiver 60. An address is placed in the address byte of the message which is transmitted from the supervisory unit. The message may be for other control units other than devices 20 and 22 or a polled message. A polled message is a message which informs the particular I/O device to respond to the supervisory unit. The I/O unit that is connected to the positively wired port, say port 30 of Figure 1, recognizes a good message and a signal is outputted on conductor 112 (Figure 4). It should be noted that the output from AND circuit 64 and conductor 112 is generated by two positive input signals. One of the signals is the transmitted message and the other is a positive control signal 1. With a positive signal on conductor 112, the OR block 70 passes the signal through the conductor 72 onto conductor 76 where it is decoded by address decoder 78. That signal is outputted on conductor 80, gated with a positive control signal and is transmitted through logical OR circuit 86, conductor 90, and into control logic means where the address is locked up and only unit 20 will respond to the supervisory unit. During this time interval the I/O device 22 which is connected to port 32 (wired with reverse polarity) cannot read the message. Simultaneously, with attempting to read the signal, the control logic means sets a timer which runs for a predetermined time period. If unit 22, Figure 1, (which is connected to the reverse wired terminal) cannot read the message, the signal is inverted in inverter 68 (Figure 4) and is fed into one input of the AND circuit 66. The control logic means 74 generates control 2 which is the reverse polarity of control 1. Control 2 is gated with the reverse signal that is on AND circuit 66. Both signals to the input of AND circuit 66 are now positive and a signal is outputted on conductor 114. The signal on conductor 114 is processed in a similar manner as the previously described signal on conductor 112. As a result of the processing, a second address represented by (N+1) is assigned to the device which is coupled to port 32 (Figure 1). Thereafter, I/O device 22 will respond to messages having the (N+1) address. In summary, the invention listed herein includes a learning period wherein the above series of process steps are performed and each identical I/O unit learns its designated address. Once the address is designated, thereafter information is exchanged between the supervisory unit and the identical I/O device based on the assigned address. The aforementioned described method is automatic and does not require the intervention of an operator and as such the probability of making error is substantially reduced. Also, no physical modification is necessary for personalizing the address.

Claims: A method for assigning unique addresses to identical devices in couples of devices connected by means of a serial communication link to a supervisory unit, said method being characterised by the following steps: a) generating a message with a unique identifying address for an addressed couple, b) transmitting said message to one device of the addressed couple with a normal polarity and to the other device with a reverse polarity, c) receiving said message at each device of the addressed couple, d) generating in each device of the addressed couple a first control signal having a first polarity, e) combining said first control signal with the received message to form a first combined signal, f) decoding said first combined signal and assigning a first unique address to the device capable of decoding said first combined signal, g) generating in each device of the addressed couple a second control signal having a second polarity, h) combining said second control signal with the received message to form a second combined signal and, i) decoding said second combined signal and assigning a second unique address to the other device capable of decoding said second combined signal. The method of claim 1 wherein the polarity of said first control signal is identical to the normal polarity of the transmitted message. The method of claim 1 wherein the polarity of said second control signal is opposite to the normal polarity of the transmitted message. An apparatus in a data transmission system for assigning unique addresses to identical devices (20,22) of an addressed couple, connected by means of a serial communication link to a supervisory unit (10), said apparatus comprising: generating means at said supervisory unit (10), operable for preparing a message, transmitting means (30, 32, 36, 38) operable for transmitting said message, receiving means, provided at each identical device, operable for receiving said message, characterized in that a first one (30) of said transmitting means transmits said message with a normal polarity and a second one (32) with reverse polarity, each identical device (20, 22) includes -- control means (74) for generating a first control signal with a first polarity, -- combinatorial logic means (62) for combining said first control signal and the received message to form a first composite signal and -- decoder means (78) for decoding said first composite signal and assigning a first unique address (N) to the device (20 or 22) capable of decoding said first composite signal. The apparatus of claim 4 wherein said control means (74) is operable for generating subsequently a second control signal with a second polarity, said combinatorial logic means (62) is operable for combining said second control signals and said received message to form a second composite signal and said decoder means (78) is operable for decoding said second composite signal and assigning a second unique address (N+1) to the other device (22 or 20) capable of decoding said second composite signal. The apparatus of claim 4 wherein the polarity of said first control signal is identical to the normal polarity of the transmitted message. The apparatus of claim 5 wherein the polarity of said second control signal is opposite to the normal polarity of the transmitted message. The apparatus of claims 4 and 5 wherein said transmitting means (30, 32) is comprised of two receptacle ports, one of which is wired to transmit electrical signals with normal polarity and the other is wired to transmit electrical signal with reverse polarity.

Inventors: MINOR, RICHARD GARY, POLISCHUK-SAWTSCHENKO, ALEXANDER
Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION
Application year: 1984
Main classification: G06F12
IPC codes: G06F13, G06F12