ADDRESSING LIQUID CRYSTAL DISPLAYS

Abstract: In a ferro-electric liquid crystal display the individual pixels (21) are addressed via an address matrix comprising field effect transistors (11), one for each pixel (21), and row and column conductors (12, 13) whereby data is written into each pixel (21) to change or to maintain its display condition.

Description: This invention relates to the addressing of matrix array type ferro-electric liquid crystal display devices. Hitherto dynamic scattering mode liquid crystal display devices have been operated using a d.c. drive or an a.c. one, whereas field effect mode liquid crystal devices have generally been operated using an a.c. drive in order to avoid performance impairment problems associated with electrolytic degradation of the liquid crystal layer. Such devices have employed liquid crystals that do not exhibit ferro-electricity, and the material interacts with an applied electric field by way of an induced dipole. As a result they are not sensitive to the polarity of the applied field, but respond to the applied RMS voltage averaged over approximately one response time at that voltage. There may also be frequency dependence as in the case of so-called two-frequency materials, but this only affects the type of response produced by the applied field. In contrast to this a ferro-electric liquid crystal exhibits a permanent electric dipole, and it is this permanent dipole which will interact with an applied electric field. Ferro-electric liquid crystals are of interest in display applications because they are expected to show a greater coupling with an applied field than that typical of a liquid crystal that relies on coupling with an induced dipole, and hence ferro-electric liquid crystals are expected to show a faster response. A ferro-electric liquid crystal display mode is described for instance by N.A. Clark et al in a paper entitled "Ferro-electric Liquid Crystal Electro-Optics Using the Surface Stabilized Structure" appearing in Mol. Cryst. Liq. Cryst. 1983 Volume 94 pages 213 to 234. A matrix liquid crystal display is described in specification No. GB-A-2,069,739. In the arrangement a rectangular array of liquid crystal cells or pixels is addressed via row and column conditions. Means are provided for periodically sensing and refreshing the state of each pixel. Two properties of ferro-electrics set the problems of matrix addressing such devices apart from the addressing of non-ferro-electric devices. First they are polarity sensitive, and second their response times exhibit a relatively weak dependence upon applied voltage. The response time of a ferro-electric is typically proportional to the inverse square of applied voltage, or even worse, proportional to the inverse single power of voltage; whereas a non-ferro-electric smectic A, which in certain other respects is a comparable device exhibiting long term storage capability, exhibits a response time that is typically proportional to the inverse fifth power of voltage. The use of ferro-electric displays is therefore restricted by difficulties in addressing the display. If such a display is addressed via a conventional X-Y matrix then interference analogous to cross-talk prevents the minimum response time from being achieved. Application of a signal to a row or column of a display can cause changes in the state of pixels other than the particular one being addressed. The object of the present invention is to minimise or to overcome this disadvantage. According to the invention there is provided an address matrix for a ferro-electric liquid crystal display, the address matrix including an array of rows and columns of field effect transistors (11) disposed on a common silicon substrate, there being one transistor for each pixel of the display whereby that pixel may be switched between first and second stable optical conditions, row conductors (12) one for each transistor row and coupled to the transistor gates of that row, column conductors (13) one for each transistor column and coupled to the transistor sources of that column, sense amplifiers (51) one associated with each said column conductor, row logic means (14) for addressing the rows selectively by the application of a pulse via a row conductor to its transistor gates of that row whereby those transistors are enabled, and column logic means (15) for applying display data signals in parallel to the column conductors and in synchronism with each row pulse so as to drive each pixel of that row to one or other of its stable conditions, characterised in that the arrangement is such that during a first portion of each said row address pulse the state of each pixel is read by the corresponding sense amplifier (51) and that pixel is refreshed to its current condition, that during a second portion of each said row address pulse data is written only into those pixels whose state is to be changed, and that new display data is periodically written into the display once every n rows where n is greater than unity, the new data for a pixel overriding the data from the corresponding sense amplifier. The arrangement overcomes the "crosstalk" problems experienced with prior art devices by providing gating means whereby voltages are applied selectively only to those pixels of the display that are to be accessed. This in turn allows increase in both the operational speed and the complexity of the display. Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:- Figure 1 is a schematic diagram of the address matrix of a ferro-electric liquid crystal display; Figure 2 is a sectional view of one cell of the display of Figure 1; Figures 3 and 4 illustrate the pulse sequences employed in the addressing of the cells of the matrix of Figure 1; Figure 5 shows a modified matrix; and Figures 6 and 7 illustrate the pulse sequences involved in addressing the matrix of Figure 4. Referring to Figure 1, the address matrix of the display comprises a plurality of field effect transistors 11, one for each pixel of the display, disposed in a rectangular array of rows and columns. Electrical interconnection of the transistors 11 is provided by row conductors 12 providing a common connection to the gate electrodes of each transistor row, and column conductors 13 providing a common connection to the sources of each transistor column. Selection of a particular pair of row and column conductors to drive a corresponding transitor 11 at the cross-point of those conductors is effected by row and column address logic circuits 14 and 15 respectively. As can be seen from Figure 2, each cell or pixel of the display includes a back electrode 21 coupled to the drain of the transistor 11, and a transparent front electrode 22 supported on a transparent, e.g. glass, cover plate 23. A ferro-electric liquid crystal material 24 is disposed between the two electrodes. The back electrode 21 is supported on a silicon dioxide layer 25 disposed on the surface of a silicon substrate 26 in which the transistors (11 Figure 1) are formed. The gate of the transistor is formed in the silica layer 25. Typically the cell is operated by applying a steady voltage V to the front electrode and driving the back electrode to a voltage 2V or to zero volts to switch the cell between its two stable conditions, i.e. the back electrode is taken to a voltage V above or below the front electrode voltage. The pulse sequences involved in addressing the matrix are shown in Figures 3 and 4. The front electrode of each cell is maintained at a steady voltage V relative to the display substrate which may be earthed. The cell rows are addressed in sequence by the application of a rectangular gate pulse to the corresponding row conductor thus switching all the transistors of that row on. At the same time data signals are fed in parallel to the column conductors in the form of a logic ONE or ZERO according to the desired state of the particular cell to be addressed. In the following time slot a gate pulse is applied to the next row of cells and the sequence is repeated. After the cell has been addressed, and until the next addressing cycle, data written in to each cell is stored in the form of a charge on the back electrode. As both the cell and the transistor have a small resistive leakage this charge slowly leaks away so that the potential of the back electrode drifts towards that of the front electrode. This process is slow compared with the time needed for writing data and displays having up to 1000 lines can be addressed in this way without difficulty. Application of a steady voltage to any liquid crystal can be undesirable due to electrochemical degradation of the material. As the ferro-electric material has in effect a memory it is not necessary to drive a cell continuously. An address matrix which does not require the application of a steady voltage to the cells of the display is shown in Figure 5. In this arrangement the cells are arranged in rows and columns as before but each column conductor 13 is accessed via a sense amplifier 51. This provides for self refreshing of the display. An address sequence for use with the arrangement of Figure 5 and which does not require the application of a continuous voltage to the cells of the display is shown in Figures 6 and 7. In this sequence the duration of the address pulse V G (Figure 7) of each row is divided into two portions. During the first portion of the pulse the state of each cell is read by the corresponding sense amplifier 51 and the cell is refreshed either to its "on" or its "off" condition. During the second part of the address pulse data is written into only those cells whose state is to be changed. The sequence is then repeated for the next line of the display and so on. Because the pixels of each row are refreshed in parallel this arrangement provides a very high equivalent data rate. This in turn allows relatively complex displays to be used. In this arrangement all the cells on a particular row are first refreshed via the sense amplifiers and then data is written in to those cells of that row whose state is to be changed. In a modification of this technique the display is regularly refreshed on a row by row basis using the sense amplifiers. At certain times during this process (once every n lines where n>1) new data is written into the display, but not necessarily at the same row that has just been refreshed. This allows for random access. To write in new data the line is refreshed as before, but at the required points on the line the information from the sense amplifiers is over-ridden by the new data during the drive time. As can be seen from Figure 6 a drive voltage is applied to the cell back electrode only for a relatively short time t, this time being greater than the response time of the ferro electric material. Drift of the back electrode voltage towards the substrate voltage is prevented by periodically returning the back electrode voltage to the front electrode voltage V. The cycle time for this latter operation is t' where t' may conveniently be approximately one half of the drive time t. In this gate pulse sequence of Figure 6 it should be noted that the pulses indicated by heavy lines correspond to data pulses, the remaining pulses of the sequence corresponding to blanking pulses.

Claims: An address matrix for a ferro-electric liquid crystal display, the address matrix including an array of rows and columns of field effect transistors (11) disposed on a common silicon substrate, there being one transistor for each pixel of the display whereby that pixel may be switched between first and second stable optical conditions, row conductors (12) one for each transistor row and coupled to the transistor gates of that row, column conductors (13) one for each transistor column and coupled to the transistor sources of that column, sense amplifiers (51) one associated with each said column conductor, row logic means (14) for addressing the rows selectively by the application of a pulse via a row conductor to its transistor gates of that row whereby those transistors are enabled, and column logic means (15) for applying display data signals in parallel to the column conductors and in synchronism with each row pulse so as to drive each pixel of that row to one or other of its stable conditions, characterised in that the arrangement is such that during a first portion of each said row address pulse the state of each pixel is read by the corresponding sense amplifier (51) and that pixel is refreshed to its current condition, that during a second portion of each said row address pulse data is written only into those pixels whose state is to be changed, and that new display data is periodically written into the display once every n rows where n is greater than unity, the new data for a pixel overriding the data from the corresponding sense amplifier. An address matrix as claimed in claim 1, characterised in that it includes means for grounding the transistors (11) of selected pixels thereby removing the corresponding electric field from those pixels. An address matrix as claimed in claim 1 or 2, characterised in that it includes means for refreshing the pixels one row at a time.

Inventors: AYLIFFE, PETER JOHN, CROSSLAND, WILLIAM ALDEN
Applicants: STC PLC
Application year: 1984
Main classification: G09G3
IPC codes: G09G3, G09F9, G02F1