PHASE DETECTOR CONTROL FOR A SERVO SYSTEM

Abstract: A phase detection control apparatus is disclosed for detecting any variable where the phase is discretely mea­ sured, as for example, in a motor having a tachometer of an optical type. The phase detection apparatus eliminates direction sensitivity and does not suffer from the misposition of any upper and lower limits. The apparatus achieves a phase lock without excessive overshoot and eliminates the possibility of reverse run away under any condition. Moreov­ er, the circuitry is easily implemented with a relatively few number of circuit components and therefore accomplishes the desirable functional capabilities at relatively low cost.

Description: "PHASE DETECTOR CONTROL FOR A SERVO SYSTEM The present invention generally relates to servo systems and, more particularly, to a phase detection control of a variable in a servo system where thv phase is discretely measured. Tha present invention is adapted to control a variable where the phase is discretely rn#as-ued, such as a motor having a tachometer of an optical type, for exainpl#. ore particularly, in the environnent of the disclosure of the apparatus described herein, it is. associated with a capstan servo of a recording and reproducing apparatus. Obvcusly the apparatus of the present invention is adapted to detect the phase and control a drive motor for a rotatable r=rher or of any other type of variable drive where the phase is discretely measured. Many prior art phase detection servo controlled systems are direction sensitive to the reference or to the measured feedback direction. Such systems are susceptible to running away if the control variable rate exceeds-the reference rate in the reverse direction. Accordingly, it is an object of the present invention to provide a phase detection servo control of such a variable which is incapable of ranning away due to any direction satsi- tivity of either the reference or the feedback or bacause of any upper or lower limits that are imposed by the circuit#'. A furt}#erobject of the present invention is to provide a phase detection and servo control system of the foregoing EMI1.1 reverse run away if the control variable rate exceeds the reference rate in the reverse direction. A vrefqrred object of the present invention is to provide an improved phase detection control for a servo system of the foregoing type which accomplishes the foregoing objects simply and ineensively due to its superior design which has relatively few circuit components. Other objects and advantages will become apparent upon reading the following detailed description, while referring to the drawings. DESCRIPTION OF THE DRAWINGS FIGURE 1 is a functional block diagram illustrating the functional interaction of a microprocessor with the various servo systems of the apparatus, and of the microprocessor and other important circuitry; FIG. 2 is another functional block diagram of the microprocessor and illustrates the manner in which it receives input information relating to the operation of the apparatus and provides output signals that are used to control the operation of the apparatus; FIGS. 3a and 3b are very broad flow charts illustrating the software functional operation of the microprocessor; FIG. 4 is a map illustrating the manner in which the software instructions are located within the associated microprocessor memories; FIG. 8- is a functional block diagram of the capstan servo system; ; FIGS. 17a and 17b together comprise a detailed electrical schematic diagram illustrating the microprocessor together with machine control interfacing circuitry and multiplexing analog-to-digital converting circuitry; FIGS. 19a and 19b together comprise a detailed electrical circuit schematic diagram of the capstan servo circuitry of the apparatus, which detailed circuitry carries out the operation of the block diagram shown in FIG. 8; and, FIG. 27 illustrates several graphs of the transfer function for the capstan1 servo, particularly illustrating the nonlinear transfer function of a variable speed potentio meter and EMI3.1 capstan speed DESCRIPTION OF THE APPARATUS Broadly stated, the phase detection control apparatus of the present invention is described in the environment of an apparatus which includes a microprocessor that effectively controls the major servo systems of a tape recording and reproducing apparatus, including servos which control the scanning drum operation, the automatic scan tracking, the reels and the capstan, the last of which includes the specific phase detection circuitry that embodies the present invention. Since the servos other than the capstan servo are not particularly relevant to the present invention, they are not described herein, but for a full and comprehensive description of the entire servo system, reference is made to our co-pending application of even date herewith entitled "Microprocessor Controlled Multiple Servo System for a Recording and/or Reproducing Apparatus", filed 25th February 1983 and based on United States Patent Application No. 364725 filed 2nd April 1982. The entire specification and drawings of the said European Application EMI4.1 is incorporated by reference herein. In block diagram of FIG. 1 is shown a microprocessor 30 which is interconnected by a data bus 31 with a reel servo 32, a capstan servo 34, A scanner servo 36 and a machine communication interface and data: which essentially controls the various modes of the recording and reproducing apparatus as nanipulated by an operator or froa a remote location. The microprocessor also interacts with a reference generator 40 which receives as an input thereto a reference station composite sync signal via line 42 and the' reference generator generates system clocks which clock the microprocessor and which in turn synchronizes all of the clock timing of the servos and other circuitry. The microprocessor also interacts with the automatic scan tracking servo 44 and a tape sync processor 46 which has a tape composite sync signal input via line 48. The tape sync processor additionally provides a signal to the time base corrector interface 50 which provides appropriate timing and control signals for use by the time base corrector to provide a broadcast quality video image having the requisite stability and vertical position with respect to system reference as well as the correct corona inforsation, which processing varies epending upon what reproducing mode the apparatus is being operated. While the functional block diagrams shown in FIG. 1 illustrate the interaction of the microprocessor with the various servo systems of the apparatus, with machine control and with the time base corrector and the like, the system can also be functionally described in terms of input and output signals that are provided to and from the microprocessor and this functional block diagram is shown in FIG. 2. The microprocessor 30 receives frequency, phase and timing data shown by the upper left functional block including such input signals as scanner tach pulses, reel tach pulses, capstan tach pulses reference vertical and frame tiring signals, which is converted into digital information for processing by the microprocessor. he microprocessor also receives analog information shown by the block left of the microprocesor which is converted into digital information for processing by the microprocessor and such analog input signals include the automatic scan tracking error signals, the tension arm error signals and various motor currents from the reel drive motors, the capstan drive motor and the scanner drive motor. The data bus also receives operating mode information as well as other machine control data and it processes this information and provides status# information and other data. The microprocessor generates digital information which is converted to analog information and these analog output signals include control signals for the capstan servo, the reel servo, the scanner servo and the automatic scan tracking servo. Similarly, the microprocessor provides frequency, phase and timing output information which include delay signals, phase and timing output information that are used by the various servos and other circuits. The microprocessor controlled system of the present embodiment has a unique advantage in that it is adaptable for recording and reproducing video signals from any standard worldwide format, i.e., it can record and reproduce a NTSC signal having 525 lines or a PAL or SECAM signal having 625 vertical lines. The input control line can be set to operate either as a 525 or 625 line system and the various constants and other software values which control the servos and other circuitry of the apparatus will be selected for proper operation. Similarly, another control line can be set for either a PAL or SCAM format system once a 625 line system is specified. The software in memory includes instructions and numerical constants that will permit the apparatus to properly operate regardless of the television signal format that is being used. In accordance with an aspect of the present apparatus, the microprocessor controlled servo system described herein is adapted to control the reel servo system and the scanner servo system during the high speed shuttle mode in a way so as to protect the recording and reproducing heads, while the tape is being wound off one of the reels onto the other. In the past, as the tape was nearing the end so as to be wound.on a single reel during high speed shuttle, the potential for chipping the ceramic recording and reproducing heads was quite high. In accordance with an aspect of the apparatus described herein, during high speed shuttle, reel tape pack diameter information that is determined by the microprocessor is used to control the reel servo and the scanning drum servo to perform a sequence of events which substantially reduce if not eliminate the, possibility of heads being chipped. When the microprocessor determines that the tape has. almost reached the end of being wound off of one reel, it controls the reel servo to stop the tape and it also reverses scanner motor current to brake the scanner. After the tape has been stopped, the reel servo moves the tape at a relatively slow rate, e.g., twice normal recording speed, and the scanning drum is allowed to coast while the tape is wound entirely off of one reel on to the other. The apparatus is programmed to operate in various operating modes as is shown in the broad flow chart of FIG. 3a, The flow chart represent inc microrocessor so-tware shows that once the machine is initialized, a mode is selected and these modes include stop, record,slo# and fast motion reproduce, stop motion or still frame reproduce, ready and normal play. Once the apparatus is placed in an operating mode, then it undergoes a mode test to determine if it is a valid mode and if such is the case, it will return to that mode and begin running the program that controls the appartus in that mode. If the mode test is invalid, then it will return to the stop mode and the apparatus will stop. After the apparatus is placed in a mode, it will continue in that mode until some event occurs, such as a mode change or a completion of some operation. Included as part of each operating mode are various subroutines which are called as shown in FIG. 3a. Certain ones of these subroutines are used in various ones of the operating modes. For example, the play mode will contain a block of code instructions that will call up various subroutines in the specified order. As long as the apparatus is operating in the play mode it will repetitively go through this block of code instructions. When the scanner tachometer occurs, it will cause an interrupt to the microprocessor as shown in FIG. 3b. The microprocessor operates on an interrupt basis, with an interrupt resulting from one of three inputs. The software determines which input caused the interrupt and the microprocessor then enters the appropriate block of code which runs through various subroutines until it reaches the end and then returns to the instruction that had previously. been completed prior to the interrupt. The scanner tachometer pulse originally triggered a counter which has a count that exceeds the maximum time required to store all current relevant information in stuck registers in the micro#rocessor. When this is done, it is ready to immedittely perform the instructions in the scanner 1 block of code. This is carried out by the scanner interrupt block of code which causes the microprocessor to store the information and then literally wait for the scanner 1 interrupt. After the scanner 1 block of code is run, the microprocessor removes the information from the stack registers and resumes running through the instructions specified by the operating mode. Complete software for operating the microprocessor for controlling all of the servos and other operations shown in the block diagrams of FIGS. 1, 2, 3a and 3b is contained in the computer code listings attached hereto as Appendix A. The program is written in a clear and concise manner to minimize the amount of memory that is required to perform the various operations. In this regard, FIG. 4 illustrates a memory map having 32,000 memory locations. As is shown in FIG. 1, the entire circuitry for the various servos and other operations are contained in two printed circuit boards with the upper first board containing most servos and the microprocessor itself and the second board containing the automatic scan tracking servo ,reference generator, tape syne processor and time basecorrector interface circuitry. In the memory map shown in FIG. 4, the program is written to utilize various portions of the 32K memory and the memory is segregated into eight separate 4K sections SO to S7, which are decoded by address bits 12 to 14 which are used to place memory instructions in certain areas of the memory. For example, the address area S is used to identify the input/output circuitry of the first board and area S5 identifies a 4E section of memory wherein instructions relating to the operation of input/output portion of the second board are contained. Sections S1, S2 and S3 are shown to be decoded but are not used during operation of the apparatus. Thus, from the illustration of FIG. 4 it should be appreciated that the entire operation of all of the servos and other operations shown in the block diagram of FIGS. 1 and 2 are carried out utilizing less than 4K of program. The operation of the capstan servo will now be broadly described followed by a more detailed description of a specific embodiment. Broad Capstan Servo Description Turning now to another important aspect of the present embodiment the capstan servo is illustrated by the functional block diagram of FIG. 8. The capstan servo functional block diagram has the tape 72 being controlled by the capstan 76 which has a drive motor 150 with an associated tachometer, the tachometer providing tachometer pulses on line 152 which provides .an inner servo loop function. The tachometer signal is applied to an up/down counter 154 the output of which is applied to a digital-to-analog converter 156 via line 158 and its output is fed to a motor drive amplifier 160 that controls the motor 150. The up/down counter 154 also has an input line 162 provided by a 16-b.t counter 164 which has as a reference frequency a 4 HEz signal applied thereto via line 166. The counter essentially controls the frequency of the reference signal that is 'applied to the up/down counter through its output line 162. The microprocessor 30 loads a number into the counter via line 168 which essentially controls the output frequency on line i62. Varying the number that is loaded into the counter 164 changes the division function to thereby vary the output reference signal frequency and thereby vary the speed of the capstan. The upper left hand portion of the block diagram illustrates the control track reference logic function which has inputs comprising the reference vertical information via line 170, the color framing information via line 172. These signals enable logic circuitry 174'to generate a control track record signal on line 176, 1/4 frame and 1/2 frame rte signals on lines 178 and 180 and a control track reference frame signal on linn 182 which latter three signals are applied to and used by the microprocessor 30 as shown. On the right side ss a similar functional crrcui¯ which utilizes control track playback signal information from line 164 obtained from the tape during reproducing. Control track play logic circuitry 186 provides a control track frame rate signal on line 188, 1/4 frame and 1/2 frame rate signals on lines 190 and 192, which signals are also applied to themicroprocessor. The microprocessor determines whether the recorder must perform, a color frame match operation. If the apparatus is operating as a 525 line NTSC recording and reproducing apparatus, it will color frame match using the 1/2 frame rate signal and if it is operating as a 625 line PAL or SECAH system, it will color frame match using the 1/4 rate signal. The control track play logic therefore is adapted to control the tape so that proper color framing is achieved if required to guarantee normal framing is achieved at all times There is also an input line 194 to the miocroproessor which applies a signal from a variable control potentiometer 196 on the front panel of the recorder which controls the capstan and therefore the tape speed. The variable control signal is converted from analog to digital form for use by the micronrocessor, which could be done by the analog-to-digital converter shown in FIGS. 17a and 17b if desired. The digital variable control siqnal is applied to the microprocessor when then applies a #rpsponding digital word to the oounter 164 for controlling the speed. As will be hereinafter described, the control is nonlinearized and programmable to provide nonlinear control of capstan speed as a function of the potentiometer position and the actual tape speed. In other words, most of the possible, rotational movement of the potentiometer will control the speed in the range from 1/30 of the normal play speed to 1/2 of the normal play speed, and a small amount of the rotation of the potentioneter will control the speed from 1/2 of the nominal play speed to normal speed and fast motion. This permits the range of actual rotation of the potentiometer to be most fully utilized in the range of speed where more accurate control is desired. Since it is programmable, it desirably places the vernier control where it is most appropriately used. The nonlinearizing function permits the operator to distribute the feel of the potentiometer to be programmed to the picture that is to be seen during slow notion. Additionally, when there is a change between one very slow slow motion speed and another slightly faster slow motion speed, and it is changed from one to another, Che microproccssor is program'end to domce rapidly between the two speeds. However, when the speed is approaching normal speed, then the actual change from one speed to another will be made tore slowly. The transport handles these differences in the change at the various speeds more easily, but also as the picture is viewed, rapid changes that occur during extremely slow slow motion playback are more comfortable to a viewer than rapid changes that occur during slow motion speeds that approach normal speed reproducing. The Microprocessor Circuitry before describing the detailed electrical circuit schematic diagrams of the various servo that have been previously described with respect to functional block ciagrans, the schematic diagram ¯which contain the microprocessor 30 itself will be briefly described in connection with FIGS. 17a and 17b vrich together comprise a single schematic. As previously inentioned, and as has been shown by the block diagram of FIG. 1, the bulk of the circuitry of the apparatus descr bed herein is contained on only two printed circuit boards and one of said printed circuit boards contains the Microprocessor itself. The layout of the circuitry is such that address control of bidirectional buffers enable the data bus fron the nicroprocessor to be connected to either the first or the second printed circuit board. As shown in F"#. 17t, the nicroprocessor 30, which is a Motorola integrated circuit Yodel t 68C2 has 16 address lines which address circuit components as well as specific addresses of memory circuits. As shown on the lower portion of the microprocessor 30 in FIG. 17a, address lines A0 through A15 extend rightwardly to a random access memory 280 which is controlled by address lines A0 through A 7, as well as respective programmable read only memories 282 and 284 (FIG.17b) which are controlled by address lines A0 through All. The address lines also extend to a buffer 286 which has output lines indicated generally at 288 which extend to the second printed circuit board address lines. The lines 288 also extend downwardly to respective decoder integrated circuits 290 and 292 which are used to select ports P0 through P;5. The address lines also extend to yet another decoder 294 which provides selection of various programmable timer 'integrated circuits TA through m. Decoders 290, 292 and 294 are enabled when a master decode enable line 54 is active and this is provided by a master decode circuit 296 located to the left of the decoder 294. As is clearly illustrated, address lines A12, A13 and A14 from the microprocessor 30 control the address selection master decode enable output lines S0 throuah 57 that activate various portions of the circuitry. For exampleewhen active,the decoded output line S0 enables the random access memory 280, decode output Ss enables the memory 282 and decode output S7 similarly enables memory 284. The data bus 31 from the microprocessor comprises eight output lines Do through Dj extending to the memories 280, 282, 284 as well as to bidirectional buffers 298 and 300. Buffer 290 has output lines that extend the data bus to the second printed circuit board, and it is activated by the decode output S. Activation of the decode output S4 enables the decoders 290 292 and 294 as well as the other bidirectional buffer 300 which effectively extends the data bus to the remaining circuitry shown in the upper portion of FIGS. 17a and 17b and to remaining circuitry on board No. l. 'As shown in FIG. l7a, the data bus 31 has input latches 302 and 304 connected thereto and an output latch 306 being shown in FIG. 17b. The data lines 308 are also connected to these latches and the lines 308 represent a data bus to the machine control system which has a separate microprocessor controlled system for carrying out other machinc control functions of the apparatus independently of the system controlled by microprocessor 30. The interaction of operator control and mode switches, diagnostics and the like with the servo system of the present invention is carried out through this data bus via the latches 302, 304 and 306. These latches are respectively enabled by enable lines Eot E1 and B2 which are decoded outputs of a decoder circuit 310 that has operator activated address lines Ao through A3 from the machine control system. The decode circuit 310 is enabled by a line 312 from the machine control system. By selectively enabling decode output lines E0, E and E2, data can be input into the latches 302 and 304 for communication onto the data bus of the microprocessor 30 and enabling the latch 306 permits data from the microprocessor 30 to be latched therein for conmunication to the machine control system via lines 308. The remaining portion of the circuitry shown in the upper portion of FIGS. 17a and 17b concern the analog gnfornation input that is provided to the microprocessor 30. wben port P1 from decoder 292 is active, a latch 314 that is connected to then data bus can receive a data word which decodes an address for controlling a multiplexing switch 316. The switch 316 selects one of the left inputs thereof for application onto line 318 that extends to an analog-to-digital converter, indicated generally at 320, having output lines 322 which extend to a latch 324 which applies data onto the data bus for use by the microprocessor when a port line PO is enabled from the address decoder 292. The multiplexing switch 316 can select a capstan servo control track error signal applied via line 326, an automatic scan tracking movable element position error signal applied via line 328 a signal that is indicative of the position of the tension arm 70 applied via line 330. The circuitry at the upper portion of FIG. 17a provides an analog signal on line 330 that represents the position of the previously described arm through appropriate loop compensation circuitry indicated generally at 331. The arm positional reference for forward and reverse arm locations during shuttle and still frame reproducing is set by coding lines 333 and 335 by means of the output latch 314 from the microprocessor. In addition, line 337 can be selected to measure the actual mechanical arm position for tape threading and unthreading. The Canstan Servo Circuitry The capstan servo described in the block diagram of FIG. 8 is carried out by the detailed circuitry shown in FIGS. 19a and l9b. The capstan tachometer signal is applied on line640 (FIG.196) which extends to a D latch which is part of the quad D latch integrated circuit 642 and the reference input frequency signal is applied via line 644. The latches are clocked by the microprocessor output clock z via line 646 and this clock also clocks an up/down counter 648, the output of which is applied to a digital-to-analog converter 650 which provides an analog output signal to the drive amplifier circuitry, indicated generally at 652. The circuitry includes a high gain section 654 and a low gain section 656 and 2 switching circuit 658 ccrolled by the microprocessor to either provide a high or low gain error signal. Line 660,controlled by the microprocessor ,controls the switching circuit 658 to either apply the high gain signal from the upper circuitry 654 or the low gain signal from the lower circuitry 656 through the switcher onto line 662 which results in the capstan error signal being produced at the output line 664. The circuitry shown in FIG. 19b effectively compares the phase of the reference on line 644 with the phase of the capstan tachometer on line 640 and provides a capstan servo error signal to control the precise speed of the capstan. The illustrated circuitry has the advantage that it does not suffer from common problems that can cause a servo system to run away in that it is incapable of doing so because cf tiie absence of any capstan directicn sensitivity or any upper or lower speed limits. The circuitry provides an analog output which achieves a phase lock without excessive overshoot and eliminates the possibility of reverse run away, even if the control variable rate, i.e., the capstan tachometer, exceeds the reference rate in the reverse direction. More specifically, common prior art capstan servos can run away in two different ways. The first can occur if the polarity of the feedback is reversed from that defined according to the normal capstan direction without a jorresponding reversal of the generated error. The second way in which the capstan can run away occurs when the up/down counter is permitted to roll-over when the count limit conditions are reached. The present'circuitry automatically overcomes these problems by virtue of the fact that it automatically compensates for the capstan direction or error changes. The circuitry uses thetfully synchronous up/down binary counter 648 and appropriate gating to enable the counter and to control an up/down control line 666. The reference input and tachometer inputs are automatically guided to increment or decrement the counter 648 in accordance with the direction lines. The output of the D latches for the capstan tachometer line 640 is applied to a NAND gate 668 and the reference signal is gated through the D latch and it is connected to an EXCLUSIVE OR gate 670. The NAND gate 668 provides a low output for every positive transition of the capstan tachometer pulse and this low output signal has a duration of one clock period. The reference signal that is applied through the D latch to the EXCLUSIVE OR gate 670 produces a low signal for every transition of the reference signal and this low signal also lasts for one clock period. The output from the EXCLUSIVE OR 670 is applied to an inverter 672, as well as to one input of another EXCLUSIVE OR gate 674, with the output of the inverter 672 being applied to a NAND gate 676. The NAND gate 668 output is applied to an inverter 678, as well as to the other input of the EXCLUSIVE OR gate 674. The output of the inverter 678 is applied to one input of a NAND gate 680 and the outputs of NAND gates 680 and 676 are applied to NAND gate 682, the output of which extends via an inverter 684 and line 666 to the up/down control of the up/down counter 648. The output of the EXCLUSIVE OR gate 674 is applied through an inverter 686 and line 688 to the enable the input of the up/dozn counter 648. The operation of the logic circuitry is effective to control the up/down control line 666 so as to change the digital value of the counter in the proper direction to reduce the error. If the system contains no error, then the reference and capstan tachometer signals will be coincident and in such event, low outputs will be produced by the A## gate 668 as well as the EXCLUSIVE OR gate 670 and both inputs will cause the EXCLUSIVE OR gate 674 to disable the up/down counter so that it will neither be incremented or decremented by the clock. If only one of the gates 668 or 670 is active, then the logic circuitry will cause the up/down line to be controlled at the proper signal level so as to either incre::i#nt or decrement the counter in the correct direction to reduce the error. The gate 680 also has one input supplied by a capstan forward and reverse control line 6é9 whicr, automatically steers the logic to control the up/down control line so as to reduce the error regardless of the direction the capstan is being driven. In accordance with another aspect of the capstan servos the recorded control track information is used in the conventional manner and this operation is also accomplished under microprocessor control As shown in FIG. 19a, the control track signal on input Ine 690 is applied through inverter 692 and EXCLUSIVE OR gate 694, whose output aspar,s on Line 696 which extends downwardly to an AND gate 698 (FIG.19b) that has its output line 700 applied to the input of a one-shot multivibrator 702 that is part of programmable timer chip 704. Line 700 also extends to clock a D flip-floE 706 (FIG. 19a) which has a Q output line 708 that clears a flip-flop 710 that provides a playback flag. The free-wheeling one-shot 702 has output line 712 that extends to the other input of the AND gate 698 and the AND gate and one-shot operate to block any spurious control track signals that may be present on line 696 until shortly before the control track. pulse is expected to occur, at which time the free-wheeling one-shot changes state to enable the legititnate control track pulse to be applied and be gated through the AND gate 698 and again trigger the one-shot 702. In the event that a control track pulse is not present, then the change of state of the free-wheeling one-shot 702 timing out will similarly cause an output signal on line 712 and the AND gate will provide a clock signal on line 700 to flip-flop 706 in the same manner as would an actual control track pulse. The only difference is that it will be slightly advanced relative to when it should occur which will cause a slight drift in the rate of the control track, but will not be of sufficient magnitude to create any si;nificant problem during the time that control track is ne present. An output line 714 from flip-flop 706 is applied to the input of a flag sample gate counter 716 of a programmable timer chip 718 as well as a 1/2 ramp delay one-shot 720, the latter of which provides an output on line 722 which triggers a digital-to-analog converter 724 which samples the value of up/down counter 726 which contains the digital values of the control track- signal. The 1/2 ramp delay 720 effectively causes the digital- b analog converter 724 to sample the value of the counter 726 at the mid-point of the frame signal and properly times the control track playback signal. Stated in other words, the digital-to-analog converter 724 is triggered by the 1/2 ramp delay 720 so that the control track sample which is delayed from the actual control track by 1/2 ramp delay results in the actual control track and the actual reference being in phase. The capstan servo circuitry pyogramnable timer chip 704 (FIG.19a) reference vertical input signal on line 730 which is applied to a tracking one-shot 732. During reproducing, the tracking one-shot is progrzamed to directly follow the reference vertical and apply a pulse on output line 734 which is applied to a counter divider 736 that in turn provides various output signals, such as a frame rate signal on line 738, 2 1/2 frame rate signal on line 740, and a 1/4 frame rate signal on line 742. During normal operation, the frame signals will be synchronized to reference vertical and is phase adjustable by operation of the control track phase control. In accordance with an important aspect of the present apparatus, a very significant functionally desirable capability is possible by virtue of tb programmable timer chip 704 and particularly the tracking one-shot 732 therein in that it can be reprogrammed to operate a.s a rate generator and provide an output that varies slightly relative to the input reference. Thus, the output signal on line 734 may be one count in 40,000 counts different relative to the reference vertical or any other difference can be programmed by the microprocessor so that a definite time compression or expansion of the reproduction can be obtained if desired. This would permit an entire program to be speeded up or slowed down to fit the time slot that is desired and it can be done without removing any particular segment of the program. All that needs to be done is to reprogram the tracking one-shot section of the timer chip 704 to provide a time difference that will result in either a time expansion or compression of the program and all of the program content will still be present during reproducing. It should be appreciated that when a video tape is recorded on one apparatus and is played back on another, there is an interchange problem which can create time variations that are greatly in excess of the difference that may be programmed into the tracking one-shot. Therefore, to insure that the program will be actually expanded or compressed by the desired amount, it is necessary that the apparatus still maintain control track lock of the capstan servo. Knen such is done, then the rate generator operation from the tracking,, one-shot will effectively perform the time expansion or contraction that is programmed into the apparatus as is desired. To accomplish the asynchronous playback that has been described, reference is made to FIG. 19b which has the reference vertical signal applied via input line 730 as previously described. During normal playback, the output of the one-shot 732 provides a delay time that is a function of a control track phase adjustment potentiometer which is located on the front panel of the apparatus and which is a port of the operator controlled machine control system. The output from the tracking one-shot 732 appears on line 734 to the divider 736 and the frame output on line 738 is used to control the up/down line of the counter 726 shown in FIG. l9a. The value of the counter is latched into the digital-to-analog converter 724 by the control track playback frame pulse on line 722 which thereby generates a control track error voltage that appears at the output, of the digital-to-analog converter 724 and which ultimately results in a signal at output line 326 that is one of the inputs to the analog-to-digital converter circuit 320 shown in FIG. 17b. The circuitry of FIG. 17b converts the analog value to an 8-bit word that is applied to the microprocessor 30 through the multiplexed analog-to-digital converter 320 shown in FIG. 17 The microprocessor converts the data to a 16-bit word which it applies to an inner loop reference counter 744 (FIG.196) which clocks a D flip-flop 746 that operates as a divide-by-two and provides the reference input signal on line 644 which closes the control track serve loop. been the apparatus is operating in the asynchronous playback mode, tbe microprocessor 30 is programmed to write a high signal to a latch 748 which has an output line 750 that extends to gates 752 and 754 (FIG.19b). The high signal on line 750 effectively disables the loading operations that would occur in the divider 736 and it additionally forces the input to the tracking one-shot 732 high to enable it to begin counting. The tracking one-shot is thereby changed to be a rate generator that produces an output vertical reference frequency that is programmable by the microprocessor. Since the input to the counter 732 is the studio reference lock frequency, the output can be programed to be different from the normal reference vertical by the expression F input clock + F input clock Normal count L Progranmea count The programmed count can be derived from a local or a remote source. It should be appreciated that since the tape will be moving at a speed that is slightly different from the normal record or reproduce speed to accomplish the desired time compression or expansion, the automatic scan tracking head will occasionally be required to make a track julep. For this reason, the automatic scan tracking servo and time base corrector operation#is switched from nornal play to variable play so that the desired track juns can be carried out. As has been previously described with the block diagram of the capstan servo shown in FIG. 8, the variable potentiometer 196 for controlling the slow motion reproducing of the apparatus provides an', analog potentiometer signal, which is converted into an 8-bit word that is applied to the microprocessor., The microprocessor 31 then processes the 8-bit data word to provide a nonlinear function for the purpose of accomplishing the desired feel of the apparatus in terms of the speed of response as a function of the amount of arcuate movement of the potentiometer which is also a function of the speed in which the capstan is being driven. This operation can be more readily appreciated from FIG. 27a which shows a transfer function of the speed versus the processed input data word from the potentiometer 196. As has been described with respect to FIG. 8, the microprocessor loads a 16-bit word into counter 164 via load lines 168 (which in actuality is the data bus 31) which in FIG. 19b, comprises the inner loop reference counter 744 of the timer chip 704. By changing the 16-bit number that is applied to the counter, a different output value on line 162 is applied to the up/down counter 154 which effectively changes the speed of the capstan by virtue of the inner loop control. while the microprocessor receives an 8-bit word, it performs a multiplication function to obtain the 16-bit word which is applied to the counter 164. The result is the nonlinear transfer function as shown in FIG. 27a wherein the speed increases as the value of the 16-bit number decreases. The output speed is inversely proportional to the value of the number applied to the counter. The transfer function shown in FIG. 27a is undesirable for the reason that it does not provide the desirable feel to an operator for controlling the speed derring the variable motion reproducing. When the unit is operating at very slow speeds, a two unit angular change of the potentiometer may result in a one percent change in the reproducing speed and there therefore is no significant stepped speed change involved in making the two unit anngular change of the potentiometer. However, when the apparatus is reproducing at higher speeds, i.e., close to normal reproducing spied or faster than normal speeds, a two unit angular changc in the setting of the potentibmeter may result in a 20 percent change in the output frequency which can make a very pronounced and stepped speed change in the image being viewed. Accordingly, it is desired to change the shape of the transfer function in a manner shown in FIG. 27b and this is accomplished by further processing the 8-bit word beyond a mere multiplication. This is accomplished by multiplying the 8-bit word by the function K +-(8-bit word)3. This results in the 255 representation shown by the solid line of FIG. 27b. The microprocessor also limits the minimum number that can be provided to the counter so as to limit the output speed at 1-1/2 times the normal reproducing speed. The curve of FIG. 27b then is shaped to provide smaller increments of actual speed change per unit change of the position of the potentiometer until it reduces to below normal play speed whereupon changes of values of the potntfoater more rapidly change the speed in the slower speeds. The dotted representations on each side of the solid representation show possible variations in the function that can be accomplished by varying the expression. T)e number 255 diviser of the function is intended to maintain the 16-bit word within the limits of zero and 64,000, the range of the 16-bit counter. If the ultimate riultiplication result was greater than 64,000, then a discontinuity in the curve could result which would be extremely undesirable. in accordance smith another aspect of the nonlinearizÅation of the slow motion variable potentiometer control, the viewer is much more able to observe the visual effects of the rate of change of the variable motion image at high speeds than at low speeds. Stated in other words, at very slow slow-motion speeds, for example, in the range of 1/30 to 1/15 of normal speed, changes between one speed and another can be done rapidly without providing any disturbing visual effect to an observer. However, at high speeds, e.g., a change of from normal to 1-1/2 times normal speed cannot be done rapidly without providing a significant disturbing effect on-a viewer. Therefore, it is desirable to make changes between speeds at high speed more slowly than is done during changes at slow slow motion speeds. Such variation is also accomplished by the apparatus of the present invention and this is illustrated by FIGS. 27c and 27d. In FIG. 27c, an instantaneous change in the potentiometer from zero to 1-1/2 times the normal play speed, e.g., the input line shown by the solid representation of FIG. 27c results in an actual response time to accomplish the speed change that is shown by the dotted representation. Similarly, if the speed is instantaneously changed from 1-1/2 times play speed down to zero as shown in the right of FIG. 27c, the actual speed will ramp down as shown by that dotted representation. The present apparatus desirably varies the response, effectively delaying it when the speed is operating close to normal speed and above. This is accomplished by inserting a tic delay into the response wherein the amount of delay provided is a function of the actual speed that the tape is moving. The speed that is required dictates a certain 16-bit number that is applied to the counter 164 and this number is compared with the actual speed in order to increment or decrement tne count that is to be applied to the counter. If the actual speed is one that is in the range of the normal playback speed or faster, then an increased time delay will be provided in reaching the required number so that the rate of change of speed will be decreased as the actual speed is increased. This is shown in FIG. 27d wherein the actual speed response to an instantaneous change from zero to 1-1/2 timos play shows a response that rises rapidly, i.e., very little delay in the early portion thereof and then increased amounts of delay are inserted so that the rate of change of speed is decreased as the actual speed increases. When the speed, is instantaneously changed from 1-1/2 times normal to zero, the actual speed change is delayed to change more slowly from the higher speeds and changes more rapidly at the slower speeds. Conclusion From the foregoing detailed description, it should be appreciated that an improved phase detection control apparatus has been described which accomplishes the objects previously set forth. The phase detector automatically compensates for the direction of the reference as well as the controlled variable. Moreover, the circuitry provides an analog output which achieves a phase lock without excessive overshoot and which automatically eliminates the possibility of reverse run away. It should be understood that although preferred embodiments of the present invention have been illustrated and described, various modifications thereof will become apparent to those skilled in the art; and, accordingly, the scope of the present invention should be defined only by the appended claims and equivalents thereof. various features of the invention are set forth In the following claims. Cross-References To Related Applications The present application is one of seven applications filed on 25th February 1983 all claiming priority from 2nd April 1982 and having the titles and basic priority applications set out below. Much of the foregoing description is common to all the applications but the present description should be read in conjunction with those of the other applications for those details which are not explicitly mentioned above and each application is intended to include the subject-matter of all the others. "MICROPROCESSOR CONTROLLED MULTIPLE SERVO SYSTEM FOR A RECORDING AND/OR REPRODUCING APPARATUS" based on U.S.A; Patent Application No. 364725. "MICROPROCESSOR CONTROLLED REPRODUCING APPARATUS HAVING ASYNCHRONOUS REPRODUCING CAPABILITY" based on U.S.A. Patent Application No. 364793. "PHASE DETECTOR CONTROL FOR A SERVO SYSTEM" based on U.S.A. Patent Application No. 364964. "AN IMPROVED AUTOMATIC SCAN TRACKING SERVO SYSTEM" based on U.S.A.. Patent Application No. 364961. "A PROGRAMMABLE NONLINEAR SPEED CONTROL FOR A RECORDING AND/OR REPRODUCING APPARATUS" based on U.S.A. Patent Application No. 364962. "AN IMPROVED SCANNING SERVO SYSTEM IN A RECORDING AND/OR REPRODUCING APPARATUS" based on U.S.A.Patent Application No. 364963. "AN IMPROVED REEL SERVO SYSTEM IN A RECORDING AND/OR REPRODUCING APPARATUS" based on U.S.A Patent Application No. 364652.

Claims: CLAIMS: 1. Apparatus for providing phase detection and control of a variable where the phase is discretely measured, comprising: means (646) for providing a system clock for said apparatus; means (642) for latching the level of a two level reference signal applied thereto, in#response to said system clock signal being applied; means (642) for latching the level of a two level feedback signal applied thereto from the controlled variable in response to said system clock being applied; a digital counting means (648) adapted to be selectively incremented or decremented in response to the clock signal when said counting means is enabled by an enable line, the incrementing or decrementing being determined by a control line; ; digital-to-analog converting means (650) connected to said counting means for providing an analog output signal that is corresponding to the value of the count contained in said counting means; circuit means (668-586) interposed between and connected to said latching means and said counting means for controlling said control line and enable line, said means including feedback and reference direction input lines, said means disabling said enable line when reference and feedback latching means are simultaneously active and controlling said control line to allow the system -clock to decrement or increment said counting means when only one of said latching means is active, said means automatically controlling said control line to properly increment or decrement said counting means even when the directional senses of said feedback and reference are changed. 2. Apparatus as defined in claim 1 wherein each of said latching means (642) comprises a bistable circuit the output t.hereof having the input level that was preseng during clock time and the output level being constant for a complete clock period. 3. Apparatus as defined in claim 1 wherein said circuit means includes: a first gating means (668) connected to said reference latching means for providing an active output of one clock period for every transition in a selected sense that is applied to the input thereof; second gating means (670) connected to said feedback latching means for providing an active output of one clock period duration for very transition that is applied to the input thereof; and third gating means (674,686) connected to said first and second gating means and to said enable line (688) of said counting means (648) for disabling said counting means when said first and second gating means are active. 4. Apparatus as defined in claim 3 wherein said circuit means includes a fourth gating means (676-682) connected to said first and second gating means and having reference and feedback directional inputs, the output thereof controlling the level of said control line to increment or decrement said counting means to provide an error signal that will change the controlled variable toward the reference. 5. Apparatus as defined in claim 3 or 4 wherein said first gating means (668) comprises a NAND gate. 6. Apparatus as defined in claim 3 or claim 4 or claim 5 wherein said second gating means (670) comprises an EXCLUSIVE OR gate. 7. Apparatus as defined in any of claims 3 to 6 where n said third sating means (674,686) comprises an EXCLUSIVE OR gate (674) having an output connected to an inverter (686), the output of the inverter being connected to said counting means. 8. Apparatus as defined in any of claims 4 to 7 wherein said fourth gating means comprises a first NAND gate (680) having one input supplied by a feedback direction line and the other input supplied by the output of an inverter (678), the input of which inverter is connected to the output of said first gating means (668), a second NAND gate (676) having one input supplied by the reference direction line, the other of which is supplied by the output of an inverter (672), the input of which inverter is provided by the output of said second gating means (670), the outputs of the said first and second NAND gates (680,676) being connected to inputs of a gate (682) the output of which is connected to said control line of said counting means. 9. Apparatus as defined in any foregoing claim wherein said counting means comprises a binary up/down counter (648) having a control line (666), which controls the incrementing or decrementing thereof in accordance with the level of said control line, and an enable line (688) which enables said counter to be incremented or decremented in accordance with the appropriate level being applied to the control line. 10. Apparatus for providing phase detection and control of a tape-driving capstan, the apparatus including means (640, 644, 646) for providing a two level signal representing the phase progression of the capstan, a two-level signal representing the phase progression of a reference signal, and a clock signal, a bidirectional counter (648) controlled by the clock signal, a digital-to-analog converter '(650) for converting the count in the counter to an analog error signal for the control of the capstan, latches (642) responsive to the clock signal for providing latched levels in accordance with the respective two-level signal, means (674) responsive to said levels for preventing counting by the counter when said levels denote phase match of said two-level signals and for enabling counting by the counter when said levels denote phase difference between said two-level signals, and a steering circuit (676, 680, 682) responsive to said levels and to a control signal denoting the direction of movement of the capstan to control the counting by the counter so as to reduce the said difference regardless of the direction of movement of the capstan.

Inventors: LOUTH, KENNETH
Applicants: AMPEX CORPORATION
Application year: 1983
Main classification: G05D13
IPC codes: H02P23, G11B15, G05D13, H02P29