REGULATED CONVERTER WITH VOLT-BALANCING CONTROL CIRCUIT

Abstract: A regulated power supply includes switching transistor (36) for alternately driving the two halves of an input winding (42) of an output transformer (44), and an output circuit (52) connected to an output winding (46) of the transformer. A digital controller (10) generates pulse-width modulated control signals for controlling the duty cycles of the switching transistors in order to regulate the output voltage of the power supply. In order to correct for an imbalance condition in the transformer, the controller generates digital signals when the magnetizing current of the transformer reaches a threshold value, these signals serving to alter momentarily the pulse-width modulated control signals so as to set magnetizing current to a level in a sense opposite to the sense of the threshold value. Since the controller is digital in construction, integrated circuit chips may be used so that the power supply is of simple construction and of low cost.

Description: REGULATED CONVERTER WITH VOLT-BALANCING CONTROL CIRCUIT.. Technical Field This invention relates to a regulated power supply. The invention is concerned in particular with a regulated power supply having a feedback control arrange¬ ment. Background Art Analog feedback control systems have certain disadvantages. For example, both short and long term 0 stability problems have been experienced with such systems because of component drift. Also, problems may be experienced with such systems from the point of view of reliability, package size and overall cost. In those power systems which utilize a push- 5 pull drive arrangement, it is well known that differences in the power-on and power-off time periods of the power switching devices will cause the power transformer to gradually build up a magnetizing current resulting in the saturation of the transformer. < * ) Disclosure of the Invention It is ' an object of the present invention to provide a regulated power supply which provides protec¬ tion against excessive build up of magnetizing current in an output transformer and which is simple in con- struction and therefore low in cost. According to the invention there is provided a power supply including input means, switching means con¬ nected to said input means for alternately driving the two halves of an input winding of an output transformer, and output means connected to an output winding of said transformer for producing an output voltage, character¬ ized by first generating means for generating a first digital value dependent on a change in level of said output voltage, control means connected to said first generating means and arranged to generate pulse-width modulated control signals for controlling duty cycles of said switching means in order to regulate said output voltage, sensing means for sensing an imbalance condi- tion in said transformer, second generating means con¬ nected to said sensing means for generating at least one further digital value upon the magnetizing current in said transformer reaching a threshold value, and adding means for adding said at least one further digital value to said first digital value to produce at least one other digital value, said at least one other digital value being applied to said control means for the purpose of altering said pulse— idth modulated control signals in such a manner as to set said magnetizing current to a level in a sense opposite to the sense of said thres¬ hold value. It should be understood that since a power supply in accordance with the invention incorporates a control arrangement which is digital in construction integrated circuit chips may be used / thereby making it possible to achieve a power supply of simple construction and low cost. Brief Description of the Drawings One embodiment of the invention will now be described by way of example with reference to the accom¬ panying drawings, in which: Figs. 1A and IB taken together disclose a partial block diagram and schematic drawing of a regu¬ lated power supply in accordance with the present inven- tion? Fig. 2 is a block diagram of a digital con¬ troller of the power supply of Fig. 1; Figs. 3A-3H inclusive taken together disclose the logic circuits for generating pulse-width nodulated control signals used in regulating the output le"*el of one of the power output sections of the power supply; M Fig. 4 is a diagram showing the manner in which Figs. 3A-3H inclusive are arranged with respect to each other; Figs. 5A and 5B taken together disclose logic circuits for generating control and clock signals used in regulating the power supply; Fig. 6 is a diagram showing the manner in which Figs. 5A-5B are arranged with respect to each other; Fig. 7 shows various wave shapes associated with the preferred embodiment; Fig. 8 discloses further logic circuits used in the power supply; Figs. 9A-9E inclusive show various wave shapes associated with the preferred embodiment; Figs. 10A-10C inclusive show various wave shapes and an M curve associated with the preferred embodiment; and Fig. * 11 shows a second I„ curve associated. ith the preferred embodiment. Best Mode for Carrying Out the Invention Referring now to Figs. 1A and IB, the power supply shown therein includes an A.C. input 22 (Fig. 1A) coupled to a conventional full-wave bridge rectifier 24. Also included in the power supply are terminals 26 and 28 shunted by a filter capacitor 30 in a manner that is well-known in the art to provide an unregulated D.C. output at the terminals 26 and 28. Connected to the terminals 26 and 28 by means of conductors 32 and 34 are conventional power switches 36 comprising switching transistors (not shown) which are operated 180° out of phase by switching control signals #, and ~ appearing on the conductors 38 and 40 to alternately drive the upper and lower half windings of the primary winding 42 of the transformer 44. As will be explained more fully hereinafter, the regulation of the power supply output level appearing at the primary winding 42 of the trans- for er 44 will be controlled by altering the duty cycle of the 01 and 02 control signals appearing on the con¬ ductors 38 and 40. Associated with the transformer 44 are three secondary windings 46-50 inclusive (Fig. IB), each associated with a power output circuit generally indi¬ cated by the numerals 52-56 inclusive. The circuit 52 will have a power output of 5 volts, the circuit 54 will output 12 volts, while the circuit 56 will output 24 ' volts. Since each of these power output circuits are of the same construction, only circuit 52 will now be described in detail. In a manner that is well-known in the art, each of the power output circuits 52-56 inclu¬ sive includes a full-wave rectifier circuit including the rectifying diodes 60 and 62 and a current sensing transformer 64 coupled to the output of the diodes 60 and 62 by means of conductors 66 and 68 for generating the magnetic flux in the transformer 64. The conductors 66 and 68 are connected to a terminal 70 at which will appear a voltage level 3,. As seen in Fig. IB, connected to the terminal 70 is a power filter circuit comprising a choke 74 and a capacitor 76. The choke 74 is connected to an output terminal 78 at which appears the voltage level A, of the output circuit. The capacitor 76 is shunted across the terminal 78 and a terminal 80 con¬ nected to a ground conductor 82. The conductor 82 is connected to the center tap 84 of the winding 46. The current sensing transformer 64 has asso¬ ciated therewith a secondary winding 81 connected to ground through the conductor 82. The other end of the winding 81 is connected over conductor 86 to a signal conditioner 88 comprising a plurality of R.C. circuits which reduce proportionately the level of the input signal appearing on the conductor 86 to a voltage level which may be used by CMOS integrated circuit elements located in a digital controller 90. Appearing on conductor 86 is a signal C. representing the level of the current flowing in the transformer 64 and which is trans itted to the signal conditioner 88. As shown in Fig. IB, the voltage level signals B.. appearing at the terminal 70 are transmitted to the signal conditioner 88 over conductor 92 while the voltage level signals A. appearing at the terminal 78 are transmitted over conduc¬ tor 94 to the conditioner 88. In a similar manner, the current and voltage level signals of the power output circuits 54 and 56 are also connected to the conditioner 88. The resulting voltage signals V , b, and I., (Fig. 1A) generated by the conditioner 88 and representing the input signals A., B, and C, respectively of the circuit 52 are transmitted over conductors 96 to the digital controller 90, enabling the controller to regulate the output of the power supply in accordance with the signals received from the conditioner 88. As shown in Fig. 1A, the transformer 44 has disposed thereon a secondary winding 98 which is connec¬ ted by means of conductors 100 and 102 to a second signal conditioner 104 which is similar in construction and operates in the same manner as that of the signal conditioner 88. The secondary winding 98 will generate a pair of balance signals B .. (Fig. 9A) and B s2 (Fig. 9B) over the conductors 100 and 102. These signals, as will be described more fully hereinafter, will be used in reducing the effect of the magnetizing current flow in the transformer 44 due to the unequal volt-second drive from the operation of the switching transistors 36. Also connected to the signal conditioner 104 is a conductor 106 connected to the terminal 26 from which a power loss signal (PLS) is generated representing the condition of a bulk voltage level of 150 volts to 300 volts developed at the output of the rectifier 24. This signal is used by the digital controller 90 in detecting a power failure. The signal conditioner 104 will output the balance signals VB1 (Fig. 9C) and VB2 (Fig. 9D) over conductors 110 and 108 and the signal ELS over conductor 112 to the digital controller 90. The controller 90 in response to the signals appearing on the conductors 108-112 inclusive will then enter ' into a power up sequence characterized as a "soft start se¬ quence" enabling the operation of the power supply to start in a manner that will be described more fully hereinafter. Prior to receiving the signal PLS, the controller 90 is reset at this time. When the signal PLS goes high, indicating that the output voltage level of the rectifier 24 has reached 78% of its normal value, the power signal appearing on conductor 115 is applied to the controller 90 enabling the controller for operation. After being reset, the controller will initi¬ ate a delay of 60 ms. or 3 power line cycles. When the delay is complete, a dynamic regulation of the power supply will commence. The switching control signals ø. and 2 appearing on the conductors 38 and 40 and which are generated in the digital controller 90 will begin switching at a 5 percent minimum duty cycle period which duty cycle period will be incrementally increased after a predetermined time period has elapsed. This switching action will continue until an overcurrent is detected in the transformer 64 (Fig. IB). Upon the detection of an overcurrent condition, the signals J_f, and 0 2 will start switching at a second predetermined or constant minimum duty cycle until the overcurrent condition is removed at which time the signals and 2 will resume switching at the duty cycle existing prior to the detection of the overcurrent condition. This soft start operation con- tinues until the voltage level A., appearing at the terminal 78 in the power output circuit 52 reaches 90% of its normal value or until.100 ms. from the beginning of the switching operation has elapsed, whichever occurs first. If the predetermined voltage level A, occurring at terminal 78 is reached first, the controller continues its soft start operation for another 20 ms. (or 1 power line cycle) and then commences a static regulation mode of operation. When the controller is operating in the static regulation mode, the duty cycles of the switching sig¬ nals 0. and 0~ are continuously adjusted based on the voltage levels A, and B 1 appearing at the terminals 78 and 70 respectively in the power output circuit 52 to maintain a plus or minus 1 percent static regulation and plus or minus 2 percent dynamic regulation of the power output circuit 52 (Fig. IB). During the static regula¬ tion mode, the controller continuously monitors the feedback data generated by the signal conditioner 88 and will stop the generation of the signals 0. and 2 upon sensing the occurrence of a system fault. At this time, the controller will disconnect its own power, leaving a diagnostic data latch and the circuitry associated with the signal PLS operational. The diagnostic data latch will be accessible by a serviceman at a later time. The controller has the capability to display the fault isolation condition on a plurality of light-emitting diodes for a period of 20 seconds when enabled. As will be described more fully hereinafter, the controller 90 will output a high signal PFS (power fail sense) over conductor 114, (Fig. 1A) , indicating the occurrence of a power loss. The controller 90 will also receive a manually selected signal DCL over cαnduc- tor 116 selecting either a single ended or double ended rectification mode of operation of the power system. When selected for a single ended operation, the maximum duty cycle of the switching signals 0- or 0 2 shall be reduced to 66 percent of their value in the double ended operation. A manually selected signal DFPS appearing on ■ conductor 118 selects either a 20 KHz. or 40 KHz. switch¬ ing frequency while a signal DSPR appearing on conduc¬ tor 120 is a reset signal to the serial readout diagnos¬ tic output latches (not shown). Also, after a power system shutdown, the controller 90 is arranged to output over conductor 119 a signal DSPO which is transmitted to a LED display 154 (Fig. 2) for fault identi ication. 0M Referring now to Fig. 2, there is shown a block diagram of the digital controller 90. The control¬ ler 90 will regulate the power supply output by altering the duty cycle of the 0. and #_ signals for the power transistor switches 36 (Fig. 1A) . This information is contained in the power level signals A. and B, appearing at the terminals 78 and 70 of the power level circuit 52 (Fig. IB). By monitoring the power supply outp ' ut voltage present at these terminals, the controller can adjust the 0. and 0 2 duty cycle up or down to counter¬ act the change in the output voltage of the power output circuit * 52 (Fig. IB). The linear control equation used in the present embodiment during a static regulation mode is given as follows: TPW = T Q + 3 where TPW is a calculated total pulse width of the switching signals - and 2 ; T Q is equal to a nominal pulse width for the given power supply and T., is equal to a pulse width correction. The nominal pulse width T Q which ' is fixed for the given supply which in this present embodiment is 5 volts, can be calculated by the following equation: and DC is equal to T QN , where is equal to the output voltage to be regulated; V is equal to the input voltage to the power filter appearing at the terminal 70 (Fig. IB); DC is equal to the duty cycle; QN is equal to on time, and T is equal to switching period. For a 5 volt power supply with a 12 volt input, DC is equal to 5/12 = .4166 = 41.66% And for 40 KHz. (25 microseconds) switching frequency, the nominal pulse width, T Q which is equal to T QN equals .4166 x 25 microseconds which is equal to 10.415 microseconds. The pulse width correction T.. is calculated by: T 3 =-K 1 (d-d 0 )-K 2 (d-d χ ). where: K, and K 2 are scaling factors which in the present embodiment are represented by 2 and 8 respec¬ tively; d π is equal to the digital equivalent of the output voltage to be regulated which in the present embodiment is 5 volts; d is equal to the digital equivalent of the present sample of the output voltage; and d, is equal to the digital equivalent of the preceding sample of the output voltage. To assure that the 0. and 0 2 switching signals will never be on simultaneously, a 5 percent deadband is provided so that the duty cycle of both the 0, and 0 2 signals is less than 45 percent. As shown in Fig. 2, the digital power control¬ ler 9Q includes a weighting circuit 130 enabling the value of the power output level signals V , appearing on line 96 (Fig. 1A) to be offset and scaled to make use of all the codes available at the output of an analog/ digital converter 132 for the output voltage range of the power output circuit 52, namely 4.125V to 5.5V. The output of the circuit 130 is transmitted to the analog/digital converter 132 which converts the analog voltage signals into proportional digital signals. These digital signals are then transmitted to a pulse width calculator circuit 134 for calculating the pulse width of the switching signals 0. and 0 2 which signals are then outputted over conductors 38 and 40 from a programmable interval timer 136 to the switching trans¬ istors 36 (Fig. 1A) . Associated with these circuits is a control logic and sequencing circuit 138 for logically operating the circuits 134 and 136. Also included in the controller 90 is a clock circuit 140 for generating the various clock signals used in the operation of the controller, together with a strobe generator circuit 142 for use in sensing the occurrence of a fault condition within the power system. Further included in the con¬ troller 90 is a reference voltage source 144 whose level may be adjusted by the signals MU and MD and which is used in the weighting circuit 130 together with level detectors 146 for sensing the various power levels occurring in various elements of the controller. A fault diagnostic and strobe latch 148, together with a fault encoder 150, fault diagnostic output latches 152 and the LED display 154 constitute the diagnostic cir¬ cuit associated with the controller. Referring now to Figs. 3A-3H inclusive, there is shown a logic diagram of the weighting circuit * 130, the analog/digital circuit 132, the pulse-width calσula- tor circuit 134, the programmable interval timer circuit 136 and the strobe generator circuit 142 (Fig. 2) of the controller 90. As seen in Fig. 3A, the current sense transformer 64 associated with the 5 volt power output circuit 52 (Fig. IB) is coupled to the output conductors 66 and 68 of the diodes 60 and 62 (Fig. IB) through which the current generated by the transformer 44 (Fig. 1A) flows. Connected between the terminal 78 and the terminal 70 is the choke 74 (Fig. IB). At terminal 70 will appear the output level 1 of the circuit. This signal A, representing the voltage level of the power supply during a sampling period is * transmitted over conductor 94 to the non-inverting (+) input of a LM124 scaling operational amplifier 160 (Fig. 3B) , whose output voltage pulse V Q is transmitted over conductor 164 to the analog input of a MP7570 analog/digital con¬ verter 166 (Fig. 3A and 3E) . The operational amplifier 160 receives over conductor 168 a reference voltage V outputted by an LM124 operational amplifier 170. The reference voltage V R is a function of the voltage level originally appearing at the terminal 70 (Fig. IB) and varies with the line voltage 172. This signal b. appearing on conductor 96 is controlled by a negative OMP 5.66 voltage pulse appearing on the input 174, allowing the reference voltage signal V R to correspond to the line voltage. The output of the amplifier 170 is direc¬ ted to the inverted input of an LM124 operational ampli- fier 176, which inverts the reference voltage V . This inverted signal is then outputted over conductor 178 to the voltage reference input of the A/D converter 166 (Figs. 3A and 3E) . The A/D converter 166 receives over conductor 180 the signal START (Fig. 7F) initiating the operation of the A/D converter, in addition to the 320 KHz. clock signals (Fig. 7A) over conductor 182. The A/D converter will output over conductors 186 and 188 an 8 bit binary word representing the present sample of the voltage level of the power circuit representing the term d in the regulation equation previously cited. The voltage level output of the power circuit is sampled at a 50 microsecond rate with the resulting 8 bit words out¬ putted over conductors 188 to a pair of MC14175B regis- ters 190 (Fig. 3A) and 192 (Fig. 3E) for storage therein. The four least significant bits of the data word output¬ ted over conductors 188 are inputted into the register 190 while the four most significant bits are stored in the register 192. As the 8 bit word representing the present value d of the power level is being outputted by the A/D converter 166, the value of the previous sampled level is stored in the registers 190 and 192 representing the previous data d, . The present data d also appears on the output lines 186 of the A/D converter 166 and is loaded into the B input of a pair of CD4008B binary adders 194 and 196 (Figs. 3A and 3E) and into the A input of a pair of CD 4008B binary adders 198 and 200 (Fig. 3E) . The adders 194 and 196 will receive at their A input the previous binary data stored in the registers 190 and 192 over conductors 202 enabling the adders 194 and 196 to produce the term d-d, by performing a two's complement subtraction operation while the adders 198 and 200 will receive at their B input an 8 bit binary word from source 201 and transmitted over conductor 203 (Fig. 3E) which is the two's complement of the value d_ enabling the adders 198 and 200 to produce the term ^""^n ky Performing a two's complement subtraction operation. In the present example, the binary word appearing on line 203 and generated by the source 201 is the value of 5V in the two's complement form repre¬ senting the normal output of the power supply circuit 52 (Fig. IB). The binary output of the adders 194-200 inclu¬ sive (Figs. 3A and 3E) are outputted over conductors 204 to a pair of CD4008B adders 206 (Fig. 3B) and 208 (Fig. 3F) which combine both input terms to output in a two's complement form the term (d-d Q )+ (d-d, ) . In order to arrive at the term 4(d-d,}, the binary bits outputted by the adders 194 and 196 are shifted two places when inputted into the . adders 206 and 208. The term (d-d Q )+ 4(d-d,) is outputted over conductors 210 to the A input of a pair of CD4063B comparators 212 (Fig. 3B) and 214 (Fig. 3F) which also receive at their B input a binary word from a pair of CD 40257B selector circuits 216 (Fig. 3B) and 218 (Fig. 3F) . As previously described, the duty cycle of the switching control signals and 2 will have a 5 percent deadband to provide that the duty cycle of both signals shall be less than 45 percent. As will be described more fully hereinafter, the controller 90 will initiate a soft start operation of .the power supply in which the pulse width of the switching control signals and 0~ is slowly increased until the power output of the cir¬ cuit reaches 90% of the normal output. As part of this operation, there is sequentially generated on conductor 211 a plurality of binary words each successively repre— senting a larger pulse width for the switching signals JJ, and 0 2 and which constitute the upper limit of the pulse width. These binary signals are inputted into the f A input of the selector circuits 216 and 218. The B input of the selector circuits 216 and 218 will have a binary value representing one-half of the 5 percent lower limit. The selector circuits 216 and 218 are 5 operated by a selecting signal appearing on the input conductor 220. This selecting signal enables the selector circuits 216 and 218 to output over conductors 217 the upper or lower duty cycle limit in accordance with the output level of the power supply. The selec- 0 ting signal is derived from a signal generated by the Q output of a flip-flop 226 (Fig. 3E) which in turn re¬ ceives at its D input an output signal generated by an operational amplifier 228 (Fig. 3A) representing the level of the current appearing in the output transformer 5 44. As shown in Fig. 3A, the current sense trans¬ former 64 has winding 81 for generating a signal repre- ' senting the level of the current appearing in the power circuit. This signal is transmitted to a bridge recti- 0 fier 230 which will output a D.C. voltage pulse to the non-inverting (- * •) input of a LM124 operational amplifier 228. The output voltage signal of the amplifier 228 representing an overcurrent condition or an undercurrent condition of the circuit is transmitted over conductor 5 234 to the D input of the flip-flop 226 (Fig. 3E) and, upon the clocking of the flip-flop by the clock signal TS appearing on conductor 236, is transmitted over line 238 to a gate circuit which includes an AND gate 240 and an OR gate 242. The OR gate 242 in addition to the 0 signal appearing on conductor 233 from the AND gate 240 receives the output signal over conductor 235 from a gate circuit which includes the AND gates 239, 241, 243 and 245 and the OR gate 247. The gate circuit receives the control signal PM appearing on conductor 437 (Figs. 3E and 8) which is low during the operation of the power supply. The signal PM is transmitted through an OR gate 251 (Fig. 3E), over conductor 439 to the AND gate 240 (Fig. 3F), and through the inverter 249 to the AND gate 245. This gate circuit generates a signal in response to the level of the carry out signals generated by the adders 194-208 inclusive thereby enabling the signal outputted by the OR gate 242 to select a value repre¬ senting the pulse-width word which is within the limits of 2.5 and 22.5 percent of the duty cycle. If the output signal ' appearing on the conductor 220 is high indicating the existence of an overcurrent condition, the selectors 216 and 218 will be operated to output the binary word representing the lower limit appearing at the B input which is equivalent to 2 1/2 percent of the duty cycle. In a similar manner, if the voltage level of the power supply is at a level which represents an under¬ current condition, the selector circuits 216 and 218 will be operated by a low signal on conductor 220 to output a binary word representing an upper limit for controlling the switch control signals 0. and 0~ . As will be explained more fully hereinafter, this binary word has a pulse width greater than 5 percent duty cycle but equal to or less than 45 percent duty cycle depending on the binary word transmitted over conductor 211 and appearing at the A input of the selector cir- cuits 216 and 218 at this time. These signals appearing on output conductors 217 of the selectors 216 and 218, together with the current term appearing on the output conductors 210 of the adders 206 (Fig. 3B) and 208 (Fig. 3F) are inputted into the CD 4063 comparators 212 (Fig. 3B) and 214 (Fig. 3F), which compare the present term with the selected limit and output the appropriate signals over the output conductors 244 and 246 to a logic gate circuit comprising the AND gates 248-252 inclusive and the OR gate 254. The output of the AND gate 252 is connected to the select inputs of a pair of CD40257B selector- circuits 256 (Fig. 33) and 258 (Fig. 3F) . The selector circuits 256 and 258 enabled by the control signal appearing on the output conductor 259 of the AND gate 252, select the binary word appearing on conductors 217 representing the selected limit or in the case where the calculated data appearing on conduc¬ tor 210 is between the upper and lower limits, the calculated data itself. As may be seen from Fig. 3B, the A, bit input and the B, bit input of the selector circuit 256 are tied to ground resulting in the binary bits appearing on the input conductors 210 and 217 being shifted one bit position when loaded into the selectors 256 and 258, thereby enabling the output signals of the selectors 256 and 258 to represent the term 2[(d-d Q )+ 4(d-d-)]. This term represents the pulse-width correc- tion term T- in the previously cited total pulse-width equation and will appear on the output conductors 260 of the selector circuits 256 and 258 for transmission to the A input of a pair of CD4008B adder circuits 262 and 264 (Fig. 3C) . Appearing at the B input of the adder circuits 262 and 264 from a source 263 during a static regulation mode is a binary value in the one's complement form representing the nominal pulse-width for a 5 volt power supply corresponding to the term T Q in the pre¬ viously-cited pulse-width equation. The adder circuits 262 and 264 will output over conductors 266 the binary word TPW representing the total pulse width of the switching control signals 0. and 2 to a pair of regis¬ ters 268 and- 270 (Fig. 3C) for storage therein under the control of the clocking signal START (Fig. 7F) appearing on conductor 180. The registers 268 and 270 will output the binary word representing the total pulse-width word TPW over conductor 272 to a pair of CD4008B adders 274 and 276 (Fig. 3C) whose output value will be implemented in accordance with a balancing operation which will now be described. As is well-known in the art, a long-term imbalance in the transformer 44 (Fig. 1A) results in a OMPI buildup of the magnetizing current due to the unequal volt second drive from the power switches 36 (Fig. 1A) . In order to eliminate this buildup of the magnetizing current, the controller 90 provides positive and nega- tive threshold detectors such that the output pulse- width signal TPW appearing on the conductors 272 of the registers 268 and 270 is increased/decreased upon the detection of each opposite threshold. The effect of this balance correction to the pulse modulating signal on the magnetizing current I„ in the transformer is shown in Figs. 9E and 11. When the buildup of the mag¬ netizing current reaches a selected threshold, the controller applies an opposite imbalance which may have a magnitude equal to 50% of the saturation current. Fig. 9E shows the accrual of the magnetizing current (I ) until it reaches the positive threshold at which time a 50% correction is applied driving the current to a level which, in the present example, is 20% of the saturation limit. Fig. 11 shows the condition where the negative threshold is reached and a correction of opposite polarity is applied. In both examples r the thresholds and the amount of correction are arbitrarily selected. An I„ negative and positive threshold which is 30 percent of the maximum magnetizing current level is selected which is well below the necessary level of saturation. When the normal buildup of the magnetizing current reaches the positive threshold (Fig. 9E) , a M139 voltage comparator 281A (Fig. 3G) is enabled. This action, as will be explained more fully hereinafter, results in an adjustment of the total pulse-width (TPW) word. When the adjusted TPW word is applied to the clock control signals 0. and ' , the curve of the mag¬ netizing current I (Fig. 9E) is driven in the opposite direction to a predetermined level depending on the value of the count. At this time, the controller 90 will resume its normal switching operation resulting in the I„ curve moving in an upward direction as illus¬ trated in Fig. 9E until the positive threshold is again reached where again the process causing the I curve to be reversed as shown in Fig. 9E is repeated. It will be seen that this arrangement prevents the I curve from reaching the saturation level of the trans¬ former 44. Where the I M curve normally moves in the opposite direction (Fig. 11), a second LM139 voltage comparator 281B (Fig. 3G) is enabled which drives the I M curve in the opposite direction. The signals for controlling this balancing operation in addition to the output signals of the comparators 281A and 281B are signals generated by the EXCLUSIVE OR gate 280 (Fig. 3G) which receives the control signal FLIP (Fig. 8) over conductor 284 and the clock signal FLIP CLOCK (Figs. 5B and IOC) over conductor 286 which originate in the signal conditioning circuit 104 (Fig. 1A) . The signal FLIP appearing on the output conductor 284 of the voltage comparator 283 (Fig. 8) will go high when VB1 (Fig. 9C) is greater than VB2 (Fig. 9D) and will go low when VB2 is greater than VB1. Thus when the I M curve (Figs. 9E and 11) is in the positive region of the saturation current, the signal FLIP is high and when the curve is in the negative region, the signal FLIP is low. The output signal of the gate 280 is input¬ ted into one of the select inputs of a CD4529 selector 273 (Fig. 3G) which also receives at the other select input a signal from one of the two LM139 voltage compar¬ ators 281A and 281B whose output signals are transmitted through the OR gate 289. The comparator 281A receives the balance signal VB1 (Figs. 1A and 9C) over conductor 110 while the comparator 281B receives the balance signal VB2 (Fig. 9D) over conductor 108 (Fig. 1A) . The compar¬ ators 281A and 281B compare the balance signals with a reference voltage appearing on conductors 145 and 147 representing a value which is selected to equal 30% of the saturation current of the transformer 44 and which is used for detecting the negative and positive thres¬ holds of the I M curve (Fig. 9E). The selector 273 (Fig. 3G) receives at its A input over conductor 277 the binary word K representing a DC term whose value will produce a TPW word to drive the I„ curve (Fig. 9Ξ) in the opposite direction to a level which is equal to 20% of the saturation current of the transformer 44 in the manner described previously. The selector 273 receives at its B input the constant -K which is the two's complement of the binary word K while the C and D inputs are tied to ground. Each time the signal FLIP CLOCK goes high (Fig. IOC), and with the signal FLIP being high and both comparators 281A and 281B outputting high signals, the selector 273 will output over conductors 285 and 287 (Figs. 3C and 3G) the low signals appearing at the C and D inputs of the selec¬ tor to the A inputs of the adders 274 and 276 which output the calculated data appearing at the 3 inputs of the adders resulting in the I curve (Fig. 9E) moving upward until the positive threshold is reached. At this time the threshold detector 281A (Fig. 3G) will switch its output signal to low enabling the selector 273 to output the constant -K appearing on the input conductor 279 during the time the control signal 0- is active. As will be explained more fully hereinafter, after 25 us. have elapsed, the signal FLIP CLOCK will go low (Fig. IOC) wherein the selector 273 will output the constant K during the time the control signal 2 is active. The effect of this operation on the adders 274 and 276 is to produce pulse-width words which affect the signals 0. and 0 2 to drive the I M curve in the opposite direction as shown in Fig. 9E to a level which is a -20% of the saturation level of the transformer. After the I„ M curve (Fig. 9E) has reached the lower level, the threshold detector 281A will output a high signal enabling the selector 273 to output again the low signals appearing at the C and D input to the adders 274 and 276 allowing the controller 90 to resume its normal switching opera¬ tion. If the I M curve (Fig. 9E) is allowed to move down until the negative threshold is detected, the threshold detector 281B is enabled to output a low signal enabling the selector 273 to output the constant K during the time the signal 0. is active and the constant -K during the time the signal 2 is active. The output binary word representing the total pulse-width from the adders 274 and 276 is transmitted over conductors 275 to a pair of CD4069 selector circuits 290 and 292 (Fig. 3C) which will output over conductors 294 and 296 respectively a binary word representing the pulse-width value when operating at a switching fre¬ quency of either 20 KHz. or 40 KHz. The selectors 290 and 292 are operated by a manually selected frequency selection signal appearing on conductor 300 which will be low when 20 KHz- is selected as the switching fre¬ quency or high when the 40 KHz. is selected. The output binary bits of the selectors 290 and 292 are transmitted through a series of inverters 302 providing a level shift of the binary bits from the one's complement form for use with the TTL construction of a pair of 74LS191 binary counters 304 and 306 (Fig. 3D). The counters are preset by the binary signals received over conductors 294 and 296 to initiate a counting sequence in which the counters 304 and 306,will count down to zero. Upon reaching zero, the counters 304 and 306 will output control signals over conductors 301, 303 and 305 and through the gates 308-318 inclusive to the clear input of a pair of 74LS74 flip-flops 320 and 322 (Fig. 3H) , thereby clearing the flip-flops. At the time the clock signal FLIP CLOCK (Figs. 5B and 10C) went high enabling the adders 274 and 276 (Fig. 3C) to add the DC binary word to the total pulse word, the flip-flop 320 is clocked by the clock signal ST (Fig. 7 ) appearing on conductor 321. The clearing of the flip-flop 320 in the manner described above OMP determines the pulse width of the 0. switching control signal appearing on the 0, output conductor 38. At the end of a 25 usec. time period, the clock signal FLIP CLOCK will go low (Fig. IOC) enabling the adders 274 and 276 to add a negative DC binary word which subtracts from the total pulse-width word. At this time, the clock signal TS appearing on conductor 236 will clock the flip-flop 322 establishing the start of the j2 control signal whose pulse width is determined by the presetting of the counters 304 and 306 (Fig. 3D). The switching control signals 0. and 0 2 are also transmitted over conductors 324 and 326 (Fig. 3H) to one input of a pair of AND gates 328 and 330 (Fig. 3H) which also receive input signals from a strobe generating circuit comprising the 74193 binary counters 332 and 334 (Fig. 3G) . The counters 332 and 334 are preset by the pulse-width data appearing on the output conductors 294 and 296 from the selectors 290 and 292 (Fig. 3C) and which " are transmitted over the cable 333 (Fig. 3D) . The binary data is shifted one position to the right when loaded into the counters 332 and 334 which divides the inputted data by two. The counters 332 and 334 are operated to output a control signal over conductor 335 when the counters reach a count which is one half the count of the counters 304 and 306 (Fig. 3D), thereby enabling the AND gates 328 and 330 to generate a strobe pulse which goes high in the middle of the 0- and 0~ clocking pulses. The operation of the AND gates 328 and 330 is controlled by the operation of a pair of flip-flops 340 and 342 (Fig. 3H) . The flip- flops 340 and 342 are clocked by the 5 MHz. clock signals appearing on conductor 309 and transmitted through a NAND gate 337 enabled when the flip-flops are cleared. The flip-flops 340 and 342 are cleared by the appearance of the control signal on the conductor 335 from the counter 334 with the outputs of the flip-flops 340 and 342 being gated over conductors 343 and 345 through a NAND gate 344 (Fig. 3H) and the AND gate 346. The gate 346 outputs a strobe pulse STB over conductor 348 in addition to the strobe pulses STBl and STB2 appearing on the output conductors 350 and 352 respectively of the AND gates 328 and 330 during the time the 0^ and 0 2 signals are active. The strobe signals appearing on conductors 348, 350 and 352 are used in the diagnostic circuit of the power supply. Since the diagnostic operation of the power supply does not form part of the present invention it will not be described in further detail herein. Referring now to Figs. 5A and 5B, there is shown the timing circuit for generating the various control signals used in the operation of the power supply. As shown in Fig. 5 , a 5 MHz. clock signal generated from a 5 MHz. oscillator (not shown) is trans¬ mitted over conductor 309 into the clock input of a SCL4029 4-bit divide-by-sixteen counter 362 which divides the input clock signal by 16 to output over conductor 182 the 320 KHz. clock signals (Fig. 7A) . The conductor 182 is coupled to the clock input of a MC14163 4 bit divide-by-sixteen counter 364 which will output over its output conductors 365 the 20 KHz. clock signals (Fig. 7E) to a gate circuit which includes the NOR gates 366-370 inclusive, the NAND gates 372 and 374, the AND gate 376, together with the NOR gates 378-382 inclusive (Fig. 5B) and the NAND gates 384 and 386 which circuit outputs over conductor 387 the 4 bit clock signals into a CD40257 selector 390. The selector 390 is operated by the frequency selection signal which appears on conduc¬ tor 300 and which is manually generated by the operator to select either a 20 KHz. or 40 KHz. switching fre¬ quency. The frequency selection signal will be high if a 40 KHz. frequency is selected or low if a 20 KHz. frequency is selected. This signal will operate the selector 390 to output over lines 391 the selected clock pulses to a plurality of level shift gates 394 which OM shift the level of the output signals to a voltage level enabling the TTL circuits to operate. Appearing on the output conductor 321 of the gates 394 is the control signal ST " (Fig. 71) which is used to clock the flip-flop 320 (Fig. 3H) to output the switching control signal - (Fig. 10A) . Appearing on the output conductor 236 is the clocking signal TS " (Fig. 7G) used to clock the flip-flop 322 (Fig. 3H) for out- putting the second switching control signal 2 (Fig. 10B). As may be seen from an examination of Fig. 7G and 71, and Fig. 10A and 10B, the switching control signals 0. and 0 2 are generated 180° out of phase with each other. Appearing on the output conductor 286 of the selector 390 is the signal FLIP CLOCK (Fig. 10C) which, as described previously, is inputted into the EXCLUSIVE OR gate 280 (Fig. 3G) for controlling the addition and the subtraction of the counts representing the DC to the pulse width word during a balancing operation. Appearing on the output conductor 307 is the signal HD (Fig. 7H) which loads data into the counters 304 and 306 (Fig. 3D) enabling the switching control signals 0- and 0~ to be outputted by the flip-flops 320 and 322 (Fig-- 3H) . The 20 KHz. signal (Fig. 7E) appearing on one of the output conductors 365 of the counter 364 (Fig. 5A) will clock a CD4020 timer 402 (Fig. 5A) which will Output clocking signals over its output conductors 404 to a pair of AND gates 406 and 408 whose output signals will be transmitted over conductors 410 and 412 to a pair of CD4013 D-type flip-flops 414 and 416. Appearing on the Q output conductor 418 of the flip-flop 414 will be the inhibit signal INH which, as shown in Fig. 7K will go high at the time the controller is reset by the reset signal RST (Fig. 7J) and will go low 60 ms. after the signal RST goes low. This 60 ms. delay allows the con- troller. to condition the switching of the transistors to occur after the controller has been reset. Appearing on the Q and Q outputs of the flip-flop 416 will be the power up signal PWRUP appearing on conductor 422 and the inverted power up signal PWRUP (Fig. 7L) appearing on conductor 420. After 100 ms. has elapsed, the output count of the timer 402 which appears on the input of the , AND gate 408 enables the gate to output a clocking pulse to the flip-flop 416 resulting in the signal PWRUP going high. The signal PWRUP going high notifies the con¬ troller 90 (Fig. 1A) that the power supply has failed to reach 90% of its normal output within the 100 ms. 0 time period. In response to this signal, the controller will shut down the power up operation. Also included in the timing circuit of Figs. 5A and 5B is a reset circuit which includes a NAND gate 424 powered by a 12 volt power supply 426 tied to ground 5 through a 4.7K resistor 428 and a 4.7 uF capacitor 430. Further included in the reset circuit is a NAND gate 427 which receives the output signal from gate 424 and the output signal from a further NAND gate 429. The NAND gate 429 receives the power loss sense signal PLS appear- 0 ing on conductor 112 (Fig. 1A) and the Q output of the flip-flop 414 over conductor 433. The signal PLS (Fig. 8) will go high when the bulk voltage appearing on the output of the bridge rectifier 24 (Fig. 1A) reaches 78% of a reference voltage enabling the NAND gates 427 and 429 to output over conductor 431 the signal RST to reset various circuits in the controller. Also included in the timing circuit is a CD4029 timer 428 (Fig. 5A) which is clocked by a clock signal appearing on the output line 404 from the timer 402 and which is transmitted through the NAND gates 432 and 434. The timer 428 will output the control signal REG (Fig. 7N) which initiates a power-up sequence and which occurs 20 ms . after the control signal PM (Figs. 7M and 8) appearing on the input conductor 436 to the NAND gate 432 goes high. The control signal PM goes high when the power supply has reached 90% of its normal value within 100 ms. of the time the power supply started its switching operation. OMP Otherwise it indicates an unsuccessful attempt to provide a power-up operation. Once the signal PM goes high, a soft start operation is initiated for another 20 ms. after which the timer 428 will output a low signal over conductor 438 which is inverted by the NAND gate 440 (Fig. 5B) * to provide the signal REG on conductor 442. Further included in the timing circuit is a CD4029 binary counter 425 (Fig. 5B) which is clocked by a signal appearing on the conductor 421 and transmitted from the output line 404 of the timer 402 (Fig. 5A) . The counter 425 will generate over the output conductors 211 a plurality of consecutively higher binary numbers, each comprising a value representing a percentage of the duty cycle of the power supply and which is used, when inputted into the selectors 216 (Fig. 3B) and 218 (Fig. 3F), as the upper limit of the pulse width of the switch¬ ing control signals 0- and 2 during a dynamic regula¬ tion soft-start operation. Referring now to Fig. 8 of the drawing, there are shown the logic circuits for detecting the occurrence of an overvoltage or uπdervoltage condition of the power supply together with the circuits for generating the control signals FLIP and PLS. Included in the circuit are a pair of LM139 operational amplifiers 446 and 448 which compare the voltage output of the power supply represented by the signal V , appearing on the output conductor 96 (Fig. 1A) of the signal conditioner 88 with a reference voltage. This binary signal V . is inputted into the inverting (-) inputs of the amplifiers 446 and 448 which receive at their non-inverting inputs (+) a reference voltage level representing the threshold voltage level which determines an overvoltage or under- voltage condition. A 12 volt power supply 450 supplies voltage to a 2K pot resister 452 which in turn supplies a reference voltage pulse to the amplifier 446 the level of which is 112%-125% of the normal value of the power output circuit 52 which in the present example is 5V. OMP A voltage drop network comprising resistors 454-458 inclusive provides a reference voltage to the amplifier 448 which will output a high signal over conductor 460 when an undervoltage condition exists. If an overvoltage condition exists, the amplifier 446 will output over conductor 462 a low signal to one input of a NAND gate 464 whose other input receives a high signal appearing on the output conductor 466 of .an overvoltage fault flag generator comprising a CD40192 counter 468. The NAND gate 464 when receiving the low signal over con¬ ductor 462 will output a high signal to the timer 468 which outputs the overvoltage signal OVF over conductor 466 after a 2 us. delay. The signal OVF will remain high until the counter is reset by the signal RST appearing on the conductor 426. The counter 468 is clocked by 2.5 MHz. clock signals appearing on conductor 470 and which are transmitted through the AND gate 472 enabled by the high signal appearing on the conductor 466. The high signal appearing on the output conductor of the amplifier 448 is outputted into one input of a NAND gate 474 which receives over conductor 420 the low signal PWRUP (Fig. 5B) enabling the NAND gate 474 to clock a CD4013 D-type flip-flop 476 which outputs over the Q output conductor 436 the signal PM (Fig. 7M) . As previously described, the signal PM enables the timer 428 (Fig. 5A) to output the signal REG (Fig. 7N) after a 20 ms. delay. The signal PM appearing on the output conductor 436 is also inputted into a NOR gate 480 which receives the PWRUP signal transmitted over conductor 420 to the inverter 482 and which is high when the level of the power supply has not reached 90% of its rated output within 100 ms. after the start of a power up sequence. The NOR gate 480 will output the high signal FPU over conductor 484 indicating the condition that the power output of the circuit 52 (Fig. IB) has not reached its rated output. In response to the generation of this signal, the controller 90 will shut down the system. Also disclosed in Fig. 8 is the circuit for the generation of the signal FLIP used in the balancing circuit shown in Fig. 3G and the signal PLS used in resetting the controller after the bulk voltage level has reached 78% of the normal output of the power supply. Included in the circuit is an LM139 operational ampli¬ fier 283 acting as a voltage comparator and which receives over its input conductors 108 and 110 (Fig. 1A) the balancing signals VB1 (Fig. 9C) and VB2 (Fig. 9D) for controlling the output signal FLIP in the manner described previously. An operational amplifier 490 receives over conductor 492 a 2.5V reference voltage and the level of the bulk voltage at the output of the bridge rectifier 24 (Fig. 1A) . This signal appears on conductor 106 (Fig. 1A) . The amplifier 490 will output the high signal PLS over conductor 112 when the bulk voltage reaches 78% of the normal output. As described previously, this signal enables the gates 427 and 429 (Fig. 5A) to reset the controller 90 wherein the con- troller will initiate a power up sequence. The IC circuits disclosed in this application are commercially available from the following manufac¬ turers. Those circuits having the prefix MC are avail¬ able from the Motorola Corporation of Phoenix, Arizona; the prefix CD from RCA Corporation of New York, N. Y. ; the prefix MP from Analog Devices of Santa Clara, Cali¬ fornia and the prefix LM from National Semiconductor Corporation of Santa Clara, California.

Claims: CLAIMS : 1. A power supply including input means (22, 24, 30), switching means (36) connected to said input means for alternately driving the two halves of an input winding (42) of an output transformer (44) and output means (52) connected to an output winding (46) of said transformer for producing an output voltage, char¬ acterized by first generating means (130, 132) for gen¬ erating a first digital value (T3) dependent on a change in level of said output voltage, control means (134) connected to said first generating means and arranged to generate pulse-width modulated control signals (#, , 0 ) for controlling duty cycles of said switching means in order to regulate said output voltage, sensing means (98, 104) for sensing an imbalance condition in said transformer, second generating means (281A, 2813, 273) connected to said sensing means for generating at least one further digital value ( DC) upon the magnetizing current in said transformer reaching a threshold value, and adding means (274, 276) for adding said at least one further digital value to said first digital value to produce at least one other digital value, said at least one other digital value being applied to said control means (134) for the purpose of altering said pulse-width modulated control signals (j2L , 0 2 ) in such a manner as to set said magnetizing current to a level in a sense opposite to the sense of said threshold value. 2. A power supply according to claim 1, characterized in that said second generating means (281A, 281B, 273) is arranged to generate second and third digital values ( DC, - DC) upon said magnetizing current reaching said threshold value, and in that said adding means (274, 276) is arranged to add said second digital value to said first digital value to produce a fourth digital value and to add said third digital value 2. ( concluded ) to said first digital value to produce a fifth digital value, said fourth digital value serving to change momentarily in one sense the duty cycle of a first portion of said switching means (36), and said fifth digital value serving to change momentarily in the opposite sense the duty cycle of a second portion of said switching means (36). 3. A power supply according to claim 2, characterized in that said second generating means in¬ cludes selector means (273) arranged to be enabled to transmit said second and third digital values to said adding means (274, 276) upon said magnetizing current reaching said threshold value. 4. A power supply according to claim 3, characterized in that said second generating means in¬ cludes first and second comparator means (281A, 281B) connected to said sensing means (98, 104), said first comparator means (281A) being arranged to apply an enabling signal to said selector means (273) upon said magnetizing current reaching a threshold value in one sense, and said second comparator means (28IB) being arranged to apply an enabling signal to said selector means (273) upon said magnetizing current reaching a threshold value in the opposite sense, said second generating means further including logic means (280) for controlling the transmission of said second and third digital values to said adding means (274, 276) in such a manner that the sense in which the duty cycle of each of said first and second portions of said switching means (36) is changed is dependent on the sense of the threshold value reached by said magnet¬ izing current. 5. A power supply according to claim 4, characterized in that said logic means comprises an 5. ( concluded ) Exclusive OR gate to a first input of which there is arranged to be applied a clock signal (FLIP CLOCK) and to a second input of which there is arranged to be applied a signal (FLIP) having a first level or a second level dependent on the sense of said magnetizing current. 6. A power supply according to claim 4, characterized in that said second and third digital values arranged to be generated by said second gener¬ ating means (281A, 281B, 273) are so chosen that the difference between a threshold value of said magnetizing current and the level to which said magnetizing current is set in the opposite sense upon the threshold value being reached is equal to approximately 50% of the saturation value of said magnetizing current. 7. A power supply according to claim 1, characterized in that said sensing means includes a secondary winding (98) of said transformer (44). OMPI

Inventors: VOYER JOSEPH L
Applicants: NCR CO, NCR CORP
Application year: 1982
Main classification: H02P13
IPC codes: G05F1, H02M3, H02M7