FAULT DETECTION AND DIAGNOSTIC SYSTEM FOR AUTOMOTIVE BATTERY CHARGING SYSTEMS

Abstract: In situ self-diagnostic automotive alternator battery charging system. Included are: a battery (74); voltage regulator (82) sensing battery voltage and generating an excitation signal; and an alternator (22) driven by a vehicle engine provide a rectified electrical signal to charge the battery in response to the excitation signal. Electronic circuit status detectors (84, 88, 90, 92, 94, 96, 98, 100), variously coupled to the battery, voltage regulator (82) and alternator (22), maintain a first logic state when a corresponding signal characteristic is within a predetermined range and a second logic state when the corresponding characteristic is outside the predetermined range. Combinatorial logic means (86, 102, 104) respond to a logic state sequence from the detectors to identify predetermined sequences of the logic states resulting in the identification of faults in the charging system. The logic means (104) also provides a warning to the operator of detection of a fault and a display of the location of the fault as occurring in one of the major components of the charging system.

Description: FAULT DETECTION AND DIAGNOSTIC SYSTEM FOR AUTOMOTIVE BATTERY CHARGING SYSTEMS 4 Background of the Invention -* r 1. Field of the Invention This invention relates generally to the field of fault detection systems for automotive vehicle alternator battery electrical energy circuits which operate to continuously monitor the performance of the circuit when in use. 2. Description of the Prior Art Voltage regulator controlled automotive battery charging systems are commonly used to keep an automotive storage battery at full charge level and to provide sufficient electrical power for the operation of the various automobile electrical accessories. Normally an alternator is driven by means of a belt-and-pulley arrangement coupled to the internal combustion engine of the automobile to provide a rectified output current. The alternator operation is controlled by a voltage regu- lator which senses the battery voltage and controls the field coil excitation for the alternator in response to the sensed voltage. An indicator lamp is typically used in such circuits to provide an indication to the auto¬ mobile operator of the absence of an alternator output to alert the operator of the automobile to a malfunctioning in the electrical system. In some prior art systems, the DC current is passed through the indicator lamp prior to commencement of the rotation of the alternator rotor to provide the initial alternator field coil excitation. This is the most com¬ mon method where the steel-pole pieces in the alternator have been designed to retain little or no residual or permanent magnetism and it is, therefore, necessary to pass electrical energy through the field winding to establish the magnetic flux in the presence of the rotor in order to initiate an electrical output. Typically, • such prior art systems provide an indicator light warning to the autorαobile operator only to indicate- an alternator malfunction resulting from a low alternator charging output signal. Examples of such prior art systems may be found in U.S. Patent No. 3,365,646 and U.S. Patent No. 3,138,751, both of which are assign--/ to the same assignee as the present invention. Other prior art systems have recognized the need for providing a visual indication of other possible faults in the alternator, voltage-regulator and battery system. U.S. Patent No. 3,673,588 assigned to the same assignee as the present invention is an example of such a system and teaches the use of separate sensing circuits to separately excite different display lamps to indicate either high or low voltage conditions. Another prior art system provides for detection of some fault conditions in an operating alternator battery system. The occurrence of three symptoms prirnarly due to alternator malfunction are monitored: high voltage, low voltage and excessive ripple. Three separate detectors operate in parallel to turn on the operator indicator light whenever a fixed signal threshold level has been reached for any of the detectors. This system cannot classify or differentiate among the symptoms nor does it provide any protection for the electrical system upon a detection of a fault. Additional prior systems show fault indicator devices for testing the operation of an alternator, voltage-regulator, battery system by the attachment of an external test circuit device. As is common with all such test equipment, it is designed not to be permanently attached to the alternator-battery-voltage regulator system but rather coupled selectively only for the pur¬ pose of diagnosing a malfunction. Normally some of the features of the battery charging system are disabled while the automobile engine s started and various electrical loads drawn to simulate normal operation of the alternator-battery system. With various conductor attachments such test equipment uses either separate indicator lights or a common indicator light to designate different types of generalized malfunctions in the alternator-battery system. Various automobile anu- facturers 1 test manuals show such test equipment and the selective disabling of portions of an automobile alterna¬ tor-battery system. There is usually a description of manually attaching various cables at predetermined positions in the electrical circuit to monitor the performance of an individual feature under a simulated load. In all cases, the alternator-battery system has been disabled in some manner and the operation is merely a simulated test for that portion to which the test device has been connected. In another prior external testing system, the igni¬ tion switch is disconnected from the circuit with the engine running and a test device is connected to monitor the alternator output. Disconnection of the ignition switch disables the automotive circuit by removing both the battery and accessory electrical loads. A single fault indicator light is used in a constant on mode to indicate a general type of fault which is characterized by voltage spikes and in a flashing mode to indicate an abnormal voltage output. This system merely detects OMPI generalized fault characteristics without distinguishing or identifying the fault. All of the prior art systems use either a single light to indicate a malfunction or a series of display lights coupled to various separate circuits which are individually connected to identify a malfunction. None of these prior art systems has both the advantage of detecting the occurrence of -a r fault in an operating alternator, voltage-regulator battery system and diagnos- ing the fault to determine which of the several major electrical component systems may be undergoing a malfunc¬ tioning condition. The present invention is intended to be permanently attached to a functioning alternator, voltage-regulator battery system and, at any given time, to indicate not only the fact that a fault has occurred but to identify the major electrical component such as alternator which is undergoing the malfunction. -SURE OMP κNΪ Summary of the Invention It is an object of the present invention to provide an in situ fault detection and diagnostic system for automotive charging systems. It is another object of the present invention to provide an in situ fault diagnosis and location system for automotive alternator battery charging systems. An in situ self-diagnostic automotive alternator- battery charging system comprises a battery and voltage regulator means sensing battery voltage and generating an excitation signal in response. Alternator means driven by a vehicle engine are coupled to the battery and volt¬ age regulator means to provide a rectified electrical signal for charging the battery in response to the excit¬ ation signal. A plurality of electronic circuit status detectors are provided, each detector maintaining a first logic state when a corresponding electrical signal char¬ acteristic is within a predetermined range and a second logic state when the electrical signal characteristic is outside the predetermined range. Selected detectors are coupled to the battery, voltage regulator means and alternator means. Logic means are coupled to the plural¬ ity of circuit status detectors and are responsive to the logic output states of the circuit status detectors-, to identify predetermined sequences of logic states thereby to identify the occurrence of faults in the charging system. Brief Description of the Drawings Figure 1 is a combination block diagram and* elec¬ trical schematic diagram of an alternator, voltage- regulator and battery system in which the invention is utilized. Figure 2 is a detailed block diagram of the diagnos- tic logic and regulator portion of Figure 1 showing the various regulator and logic elements. Figure 3 is an electrical schematic of the Power Supply portion of Figure 2. Figure 4 is an electrical schematic of the Regulator portion of Figure 2. Figure 5 is an electrical schematic of the Sense circuit portion of Figure 2. Figure 6 is an electrical schematic of the Ripple Detector portion of Figure 2. Figure 7 is an electrical schematic of the Phase Detector portion of Figure 2. Figure 8 is an electrical schematic of the Stator Detector portion of Figure 2. Figure 9 is an electrical schematic of the Field Detector portion of Figure 2. Figure 10 is an electrical schematic of the High and Low Voltage Detection portions of Figure 2. Figure 11 is an electrical schematic of the Darlington Detector portion of Figure 2. Figure 12 is an electrical schematic of the Logic Buffer portion of Figure 2. Figure 13 is an electrical schematic of the Logic module portion of Figure 2. Figure 14 is an electrical schematic of the Display Driver portion of Figure 2; and O Λ,. WI Figure 15 is a logic state diagram showing the logic states of the various electronic circuit status indica¬ tors for selected faults in the electrical system. Description of the Preferred Embodiment Referring more particularly to the drawings, Figure 1 shows an automotive alternator, voltage-regulator, battery electrical system designated generally as 20. The system includes an alternator 22 (shown enclosed with a broken line) which is driven by the engine to provide both positive and negative rectified output voltages at terminals 24 and 26, respectively. The output voltage from alternator 22 is controlled by a Diagnostic Logic and Regulator module 28. The regulator portion of module 28 monitors the battery voltage at a voltage sensing terminal designated S and provides a controlled excita-. tion signal to a rotatable field coil 29 which is part of the alternator 22. The regulator portion of module 28 functions in a manner similar to known regulators in that when the battery voltage tends to drop, excitation current is supplied to the field coil to energize the alternator field winding to increase the output and, correspondingly, when the system battery voltage tends to rise, the regulator operates to reduce the energy in the field coil circuit of alternator 22 and decrease the voltage supplied to the battery. In addition to the regulator function, module 28 includes the diagnostic logic feature of the present invention which will be described in greater detail later. The inclusion of the diagnostic logic in the regulator module is merely for convenience and it will become evident that the diagnos- tic logic could be contained in a separate module which is connected into the electrical system. Alternator 22 comprises three stationary windings designated 32, 34, and 36 which are arranged in a Wye configuration producing a common terminal 38 and output terminals 40, 42, and 44. The common terminal 38 is a result of selecting a Wye configuration for the windings It will be understood that a Delta winding configuration could equally well be used for the alternator design instead of the present Wye. tEach of the terminals 40, 42, and 44 is connected respectively to the anode of the alternator positive rectifying diodes 46, 48, and 50. Similarly, each of the terminals 40, 42 and 44 is con¬ nected respectively to the cathodes of negative rectify¬ ing diodes 52, 54, and 56. The cathodes of the positive rectifying diodes 46, 48, and 50 are connected at termi- nal 24, while the anodes of negative rectifying diodes 52, 54, and 56 are connected at terminal 26. Terminals 42, 40 and 44 are connected respectively to Diagnostic Logic and Regulator module 28 by conductors 43, 41 and 4 on which may be found phase signals J2T1, β2 and 03. Field coil 29 has a negative terminal 30 connected to Diagnostic Logic and Regulator module 28 at an input terminal designated FC- and positive terminal 31 con¬ nected to diagnostic logic and regulator module 28 at a terminal designated FC+. For simplicity in the intercon nection with alternator 22, the FC+ terminal and termina 31 are connected to alternator terminal 24. Terminal 24 is also connected through a conductor 5 to Diagnostic Logic and Regulator module 28 at input terminal designated A. A+ will be used to designate the output signal from alternator 22 carried by conductor 58. Conductor 58 is also connected to a junction 60 and through a conductor 62 to a junction 64. Junction 60 is is connected to Diagnostic Logic and Regulator module 28 at a terminal designated S which constitutes an input fo the voltage signal Vg sensed at junction 60. Diagnostic Logic and Regulator module 28 has a ter¬ minal designated L which is connected through an illumi¬ nating lamp 68 to one terminal of the ignition switch 70. Ignition switch 70, when closed, will connect junction 64 to lamp 68 and to automotive electric loads designated by a Block 72. Block 72 represents the collection of all electrical loads of the various accessories within the automobile electrical circuitry and is subsequently con¬ nected to ground. The second terminal of ignition switch 70 is connected to junction 64. A Battery 74 has its positive terminal connected to junction 64 and to a nega¬ tive terminal coupled to ground at junction 76. To complete the circuit, the negative output terminal 26 of alternator 22 is connected also to junction 76. Module 28 has three additional terminals designated EXT, RGR, and ALT and are intended to represent output terminals which may carry signals resulting from the classification of the diagnostic logic analysis performed when a fault is detected. These signals designate a region or component location in alternator-battery system in which the fault has occurred, as will be explained in greater detail later. Figure 2 shows a detailed block diagram of the Diagnostic Logic and Regulator module 28 of Figure 1. Because the Regulator is responsive to some of the same circuit status detection functions that are also required by the Diagnostic Logic portion of module 28, it is con¬ venient to combine the Diagnostic Logic and the Regulator as one module. However, this is merely for the conven- ience of a compact design and is not intended to be a limitation on the invention. Figure 2 shows an Excitation and Power Supply 80 supplying a regulated voltage, V REG , to a Regulator 82. Excitation and Power Supply 80 receives one input from the alternator output A+, a second input from any one of the three phases and a third input from lamp 68. The symbol Jό without an Arabic numeral following will be used to indicate that any of phase signals 01 , β2 or 03 is appropriate. Excitation and Power Supply 80 also sup- plies an output designated Logic V+ which is the logic voltage used to operate all of the diagnostic features of the Diagnostic Logic and Regulator module. The intercon¬ nection of the Logic V+ voltage with the various blocks which constitute the Diagnostic Logic module will not be shown except in the detailed circuit schematic diagrams. Regulator 82 receives an input V REQ , an input from the V s signal which is the voltage sensed at junction 60 of Fig. 1 and an input from A+. Regulator 82 has two principal output signals, one designated FIELD+ supplied to terminal FC+ and the second designated FIELD- supplied to terminal FC-. As shown in Figure 1 these are intended to be signals supplied to the positive terminal 31 and negative terminal 30 of the rotatable field coil 29 of alternator 22. The FIELD- output signal of regulator 82 is also connected to the Excitation and Power Supply 80. The operation of the Diagnostic Logic portion of module 28 includes interconnections with eight circuit Status detectors which receive signals from various por¬ tions of the major components of the electrical circuit which comprise the alternator, voltage-regulator and battery. In particular, a Sense Detector 84 receives a first input signal from Regulator 82 which is designated High-Low Feed and a second input from A+. The output of Sense Detector 84 is coupled to a Logic Buffer 86. A Ripple Detector 88 receives a first input from the V s signal and a second input from any of the three phases 0, and a third input is a Darlington Drive signal from Regulator 82. The output of Ripple Detector 88 is cou¬ pled to Logic Buffer 86. Phase Detector 90 receives inputs from any two of the three possible phases 0. In particular, 01 and 02 are shown coupled to the inputs of Phase Detector 90 while the output is coupled both to Logic Buffer 86 and to an input of Regulator 82. Stator Detector 92 receives an input from A+ and one input each from phase signals, 01 , 02 , and 03. The output of Stator Detector 92 is coupled to Logic Buffer 86. Field Detector 94 receives three signal inputs from Regulator 82: Pulse, Field-, and Darlington Drive. A fourth input to Field Detector 94 is the A+ signal. The output of Field Detector 94 is coupled to Logic Buffer 86. High Voltage Detector 96 and Low Voltage Detector 98 each receive an input from High-Low Feed signal from Regulator 82. High Voltage Detector 96 also supplies a signal to Regulator 82. High Voltage Detector 96 and Low Voltage Detector 98 have outputs coupled to Logic Buffer 86. Darlington Detector 100 receives an input from the Field- signal and an input from the Darlington Drive of Regulator 82. The output of the Darlington Detector 100 is coupled to Logic Buffer 86. Logic Buffer 86 accepts the eight signal inputs from the eight circuit status detectors, refines these sig¬ nals, and supplies corresponding signals to Logic nodule 102. Logic Module 102 includes combinatorial logic circuits which operate to shift through the various logic signal levels of the detector outputs and establishes a sequence of the logic states of the various circuit stat¬ us detectors. This sequence of logic states comprises an encoded signal to precisely describe any detectable fault condition which, for the preferred embodiment having ■ eight circuit status detectors with binary logic states, constitutes 2 8 or 256 possible faults. Logic Module 102 O PI Λ- WIPO classifies preselected state sequences for the circuit status indicators, grouping them into signals which cor¬ respond to the occurrence of a detected fault within a designated principal component of the electrical system. This classification is achieved by analyzing each detect ed sequence by comparing it with a predetermined empir¬ ical analysis of the logic states of the circuit status indicators corresponding to the most probable faults of the major electrical components of the alternator-batter system. There are four outputs of Logic Module 102 which are connected to a Display Driver 104. Display Driver 104 serves to provide an external indication of the occur¬ rence of a fault within a predetermined specific elec- trical component or location as decoded by the sequence of logic states. Display Driver 104 has four principal outputs designated LAMP DIAG, EXT, RGR, and ALT. The latter three outputs represent the classification of a fault in one of the principal components of the electric- al system which are the external circuit, the regulator and the alternator. The LAMP DIAG (Diagnostic) signal is coupled to Excitation and Power ** Supply 80. The function of the LAMP DIAG signal along with all of the control interconnections will be described later. The output designated EXT of Display Driver 104 is actuated when the fault is determined to have occurred within the circuitry which is external to the alternator and regulator. The Lamp Driver output designated RGR is actuated when the fault is determined to have occurred within the regulator and, similarly, Lamp Driver output ALT is actuated when the fault is determined to have occurred within the alternator circuit. The Lamp Driver output designated LAMP DIAG is actuated in conjunction with the acutation of any of EXT, RGR or ALT and whenever the sequence of logic states is other than those for _O Λ, ~wi which the location signals EXT, RGR or ALT are actuated. Therefore, the LAMP DIAG signal would be actuated for fault conditions which can not be identified as occurring in either the external circuit, the regulator circuit, or the alternator circuit. Excitation and Power Supply 80 provides regulated voltage for Regulator 82, Logic V+ for all of the diag¬ nostic logic features of the invention and provides a path for excitation current flow in the field coil to establish magnetic flux linking in the alternator. Figure 3 shows the detailed electrical schematic diagram for Excitation and Power Supply 80 of Figure 2. In this and all of the subsequent electrical schematics, for the purpose of simplicity, all NPN transistors may be the equivalent of an MPSA05 and all PNP transistors may be the equivalent of a 2N3905. In particular, the alter¬ nator output signal A+ is supplied to a first terminal of a resistor 120, the emitter of a PNP transistor 122 and to the cathodes of a pair of Zener diodes 124 and 126 in parallel with their anodes connected to ground. The second terminal of resistor 120 is connected to the base of transistor 122 and the first terminal of resistor 127. The second terminal of resistor 127 is a junction 128 as will be described later which receives an input from the output of Phase Detector 90 shown in Figure 7. This results from a commonality of certain parts which may be used in both the Phase Detector and Excitation and Power Supply. The collector of transistor 122 is connected through a resistor 129 to the cathode of a Zener diode 130 having its anode connected to ground. At the cathode of Zener diode 130 is a signal designated V REG which is the regulated voltage output supplied to Regulator 82. Phase signal 01 (Figure 1) is applied to anode of a diode 132 whose cathode is connected to a first terminal * of a resistor 134 and one terminal of a capacitor 136. OMPI The second terminal of resistor 134 is connected to a first terminal of resistor 138 and to the base of an NPN transistor 140. The second terminals of capacitor 136 and resistor 138 are connected to the emitter of transis- tor 140 at ground. Phase signal 02 (Figure 1) is supplied to the anode of a diode 142 whose cathode ^.s coupled to the first terminal of a resistor 144 and to one terminal of a capacitor 146. The second terminal of resistor 144 is coupled to a first terminal of resistor 148 and to the base of an NPN transistor 150. The second terminals of capacitor 146 and resistor 148 are connected to the emitter of transistor 150 at ground. The collector of transistor 150 is coupled to the collector of transistor 140. Terminal L as shown in Figure 1 is connected to the first terminals of resistors 152, 154, and 156. The signal from Figure 14 designated LAMP DIAG is applied to the second terminal of resistor 152 and to the collector of an NPN transistor 158. The base of transistor 158 is connected to the first terminal of a resistor 160, the second terminal of resistor 154 and the common collector interconnections of transistors 140 and 150. The emitter of transistor 158 is connected to the second terminal of resistor 160 at ground. The second terminal of resistor 156 is connected to the base of an NPN transistor 162 and through resistor 164 to ground. The emitter of transis¬ tor 162 is also coupled to ground. The alternator output signal A+ is applied through a resistor 166 to the col- lector of transistor 162 and through a resistor 168 to the base of a PNP transistor 170. The signal A+ is also applied to the emitter of transistor 170. The collector of transistor 170 is connected to the first terminal of a resistor 172, the first terminal of a resistor 174 and through a resistor 176 to ground. The O second terminal of resistor 172 is connected to the base of an NPN transistor 178 and through a resistor 180 to ground. The emitter of transistor 178 is connected to ground. The second terminal of resistor 174 is connected to the base of an NPN transistor 182 and through resistor 184 to ground. The emitter of transistor 182 is connect¬ ed to ground. The collector &£ transistor 182 is con¬ nected to a first terminal of a resistor 186. The FC- terminal of Regulator 82 of Figure 2 is connected to the second terminal of resistor 186. The collector of transistor 178 is connected to the first terminal of a resistor 188 having its second term¬ inal connected to the base of a PNP transistor 190. The signal A+ is connected to the emitter of transistor 190 and through the resistor 192 to the base of transistor 190. The collector of transistor 190 is connected to the first terminals of resistors 194 and 196. The second terminal of resistor 194 is connected to the cathode of a Zener diode 198 with its anode at ground and to terminal 199 of an Operational Amplifier 200. The second terminal of resistor 196 is connected to the cathode of a Zener diode 202 with its anode at ground and through a resistor 204 to the + terminal of OP AMP 200. The positive termi¬ nal of OP AMP 200 is also connected through a resistor 206 to ground. Terminal 207 of OP AMP 200 is also cou¬ pled to ground. The output of OP AMP 200 is connected to a junction 208. Junction 208 is connected through a capacitor 210 to the negative input terminal of OP AMP 200. The negative input terminal of OP AMP 200 is cou- pled to the center tap of a potentiometer 211. Junction 208 is connected through a resistor 212 to the base of an NPN transistor 214 and to the first terminal of a resis¬ tor 216. The emitter of transistor 214 is connected to the second terminal of resistor 216 at ground. For OP AMP 200 one-half of an integrated circuit of the type OMPI LM2904 may be utilized. From the data sheet for this IC, if the DIP "A" device is used then the + and - input terminals correspond to pins 3 and 2 respectively. Terminals 199 and 207 correspond to pins 8 and 4 respec- tively while the output corresponds to pin 1. Alternator signal A+ is supplied to the emitter of a PNP transistor 220 and through a resistor 222 to its base. The base of transistof 220 is also connected through resistor 224 to the collector of transistor 214. The collector of transistor 220 is connected to a junc¬ tion 226 which is connected through a capacitor 228 to ground. Junction 226 is also connected through a resis¬ tor 230, the resistive element of potentiometer 211 and a resistor 232 to ground. At junction 226 is an output signal, Logic V+, which provides the appropriate voltage for controlling all of the logic operation of the various circuits. The A+ signal is always at an elevated voltage due either to the rectified output of the alternator or to the battery. When ignition switch 70 is closed, current flows from the battery through lamp 68 to terminal L. This initial trickle current through the lamp is increas¬ ed so that there may be sufficient excitation current provided to the alternator to allow the generation of rectified voltage when the automobile engine causes operation of the alternator. The voltage established at resistors 152 and 154 operate to turn on transistor 158 to increase the current drawn through lamp 68. With transistor 158 on, the main current flow for lamp 68 is through resistor 152 and through transistor 158 to ground. The voltage at terminal L also functions to turn on transistors 162 and 170. Transistor 170 operates through resistor 174 to turn on transistor 182. With transistor 182 on, current from the FIELD- output of Regulator 82 may flow through transistor 182 to ground. The A+ line which is at battery potential is connected to the posi¬ tive terminal of the field coil which is in parallel with the flyback diode. Resistor 186 controls the initial magnitude of the excitation current and is part of excit¬ ation current path for the alternator. The function of a phase feignal in this circuit is to ensure that the alternator is operating normally before a regulated voltage is provided to Regulator 82. It would only be necessary to supply one detected phase signal to turn on either transistor 140 or 150 for this purpose, however, the redundancy in the use of two phase signals allows for the loss of either phase signal with power being supplied to Regulator 82 and to continue the diag- nostic logic analysis of a fault in the system. Phase signals 01 and 02 are connected to peak integrating net¬ works which turn on transistors 140 and 150. With either transistor 140 or 150 on, transistor 158 is turned off and lamp 68 is extinguished. The values of the co pon- ents are such that some small current does continue to flow through lamp 68, but it is less than the amount necessary to cause illumination. Thus, the initial warn¬ ing to the driver of the inoperation of the alternator is extinguished when the alternator is determined to be operating. With transistor 170 on, transistors 178 and 190 are turned on to energize the logic voltage portion of the power supply which is a regulated series pass circuit with an operational amplifier providing the regulating function. The reference voltage is achieved by Zener diode 202 and resistors 200 and 204 and is supplied to the positive input terminal of OP AMP 200. The voltage at the center tap of potentiometer 211 is compared with this reference. Zener diode 198 provides protection for OP AMP 200 from transient voltages which may occur on the A+ conductor 58. Transistor 214 functions as a driver stage for series pass transistor 220. Excitation and Power Supply 80 also supplies regu¬ lated voltage to Regulator 82 but it is advantageous tha this .voltage be supplied only when the alternator is operating to prevent a drain on the battery. The Phase Detector output signal is connected to the power supply • circuit in a manner very similar to the phase signals 01 and 02. When the Phase Detector circuit has a constant output signal, transistor 122 is turned on and with resistor 128 and Zener diode 130 produces a regulated voltage at the cathode of Zener diode 130. Zener diodes 124 and 126 are provided as protective clamps to prevent the transmission of transients with the A+ signal. Regulator 82 supplies excitation current to the rotatable field coil in response to the detected voltage. This regulator also supplies a pulsed output for other logic diagnostic functions. The regulator of the presen invention is preferably of the type which is disclosed in U.S. Serial No. 137,334 filed April 4, 1980, entitled "Constant Frequency Automotive Alternator Battery Charg¬ ing System" which is assigned to the assignee of the present case. Although the details of the present elec¬ tric schematic are slightly different, the operating principles of the constant frequency regulators are identical. Figure 4 shows the detailed electrical schematic diagram for Regulator 82 of Figure 2. The signal V REG which constitutes the regulated voltage output as shown in Figure 3 is applied to a parallel arrangement of capacitors 240 and 242 which have their second terminals connected to ground. The signal V REG is also applied through a resistor 244 to the + input terminal of an Operational Amplifier 246. V REG is applied through a variable resistor 248 in series with a resistor 250 to the negative input terminal of an Operational Amplifier 252. The output of OP AMP 246 is connected through a variable resistor 254 in series with a resistor 256 to its positive input. The output of OP AMP 252 is con- nected through a capacitor 260 to its negative input terminal. The output of OP AMP 252 is also connected through a resistor 262 to the negative input terminal of OP AMP 246 and through the resistive element of a poten¬ tiometer 264 to ground. The output of OP AMP 246 is also connected through a resistor 266 to the positive input terminal of OP AMP 252. The voltage signal Vg from Figure 1 is applied to the first terminal of a resistor 270 and to the emitter of a PNP transistor 272. The output from the Phase Detector, whose detailed schematic is shown in Figur . ,*, is connected through a resistor 274 to the second termi¬ nal of resistor 270 and to the base of transistor 272. The collector of transistor 272 is an output signal designated High-Low Feed which is supplied to Figures 5 and 10. The collector of transistor 272 is also con¬ nected to the anode of a diode 276 whose cathode is connected through junction 277 to the collector of a PNP transistor 278. The cathode of diode 276 is also con¬ nected to the anode of a diode 280 which is the first of a series arrangement of four diodes connected cathode to anode and designated 280, 282, 284 and 286 respectively. The cathode of diode 286 is connected through a resistor 288 to a parallel arrangement of the resistive element of a potentiometer 290 and a capacitor 292 to ground. The center tap of potentiometer 290 is connected through a resistor 294 to the anode of a diode 296. V REG is applied to the cathode of diode 296. The alternator output signal A+ is supplied to the anode of a diode 297 whose cathode is coupled to the emitter of transistor 278 and through resistor 298 to the base of transistor 278. The base of transistor 278 is also connected to junction 277 which is in common with the Sense Detector of Figure 5. This connection is the result of the use of a commonality of parts and its func tion will be described in detail. The center tap of potentiometer 264 is connected through a capacitor 300 and a resistor 302 in series to the negative input terminal ;of an Operational Amplifier 304. The output of OP AMP 304 is connected through a resistor 306 to its negative input terminal. V REG is applied to terminal 305 of OP AMP 304 and through a resistor 307 to the positive input terminal of OP AMP 304. The output of OP AMP 304 is connected through a resistor 308 to the positive input terminal of an Opera¬ tional Amplifier 310. The output terminal of OP AMP 304 is also connected through a capacitor 312 to ground. Terminal 313 of OP AMP 310 ' is also .connected to ground. The anode of diode 296 is connected to the negative inpu terminal of OP AMP 310. The output of OP AMP 310 is connected through a resistor 314 to the base of an NPN transistor 316. The alternator output signal A+ is connected through a resistor 318 to the collector of transistor 316. The emitter of transistor 316 is connected through resistor 320 to ground and to the base of an NPN transis tor 322. At the emitter of transistor 316 is an output signal designated Darlington Drive which will subsequent ly be supplied to Figures 6, 9, and 11. The base of transistor 322 also may receive a signal from the High Voltage Detector as will be shown in Figure 10. The function of this signal will be described later. The emitter of transistor 322 is connected to the base of an NPN transistor 324 and the collectors of transistors 322 and 324 are connected in common. The emitter of transis OM tor 324 is also connected to ground. Transistors 322 and 324 are shown enclosed by a broken line and designated as 325 to indicate that they constitute a Darlington ampli¬ fier. The commonly connected collectors are coupled to the anode of a diode 326 commonly known as a flyback diode. The cathode of diode 326 is an output signal designated Field+ which is supplied as shown in Figure 1. As has been described earlier, the A+ output of alterna¬ tor 22 is coupled in common with the positive terminal 31 of field coil 29 to which the signal Field+ is applied. OP AMPS 246, 252, 304 and 310 are preferably all of a known type, LM3401. The IC designated LM3401 is a quad package which will provide the four amplifiers required. V REG ^ s shown as applied only to a terminal 305 of OP AMP 304 but this is intended to represent pin 14 of the DIP quad arrangement. Similarly, terminal 313 of OP AMP 310 is grounded and this represents pin 7 of the quad arrangement. The complete identification of OP AMP ter¬ minals with IC pins merely depends upon the selection of which of the four OP AMPS in the quad package are to be used as OP AMPS 246, 252, 304 and 310. The output of OP AMP 246 is connected through a resistor 328 to the positive input terminal of an Opera¬ tional Amplifier 330. The output of OP AMP 330 is con- nected to its negative input terminal and is also desig¬ nated an output signal "Pulsed Output" which is supplied to Figure 9. Logic V+ is supplied to terminal 332 of OP AMP 330 and terminal 334 of OP AMP 330 is connected to ground. OP AMP 330 is of the type LM2904 which comprises a dual package of operational amplifiers as previously described. Again the pin identification depends upon the selection of one of the devices in the dual package. OP AMP 246 functions as a Schmidt trigger with an output of a fifty percent duty cycle square wave nominal- OMPI Λ- WIPO ly at 50 Hz. OP AMP 252 and capacitor 260 function as an integrator to produce a triangle wave signal, the fre¬ quency of which is nominally 50 Hz. This triangle wave signal is AC coupled with gain control to OP AMP 304 which has a gain controlled by the magnitude of resistors 302 and 306. The DC output level of the signal from OP AMP 304 is controlled by the V applied through resis¬ tor 307 to the non-inverting input terminal of OP AMP 304. The magnitude of resistor 307 allows for the positioning of the triangle wave at a specific DC level. The output of OP AMP 304 is supplied to the positive input of OP AMP 310 functioning as a comparator. OP AMP 310 compares the triangle wave at the established DC level with the voltage derived from the center tap of potentiometer 290 which is proportional to the voltage sensed at junction 60 of Figure 1. The string of diodes connected to potentiometer 290 provides temperature compensation. Th ' e output of OP AMP 310 is a variable duty cycle constant frequency pulse train nominally at 50 Hz. This pulse train is supplied to transistor 316 which operates as a driver stage to the base of Darlington Amplifier 325. Diode 326 is the previously described flyback diode which is coupled in parallel with field coil 29. Signal A+ coupled through diode 297 is connected to transistor 278 and to terminal 277 to provide a protec¬ tion circuit for the operation of the regulator. Nor¬ mally a portion of the voltage supplied to the negative input terminal of OP AMP 310 is from terminal S of Figure 1 which is coupled through transistor 272. In the event of loss of voltage at terminal S, the alternator output signal A+ operating through diode 297 and transistor 278 provides an alternative power source to potentiometer 290 for the comparator operation of OP AMP 310. The alter- native power source will enable the regulator operation to continue. The voltage sensed at junction 60 (Vg) is coupled through a transistor 272 at whose base is applied the Phase Detector output from Figure 7. This interconnec¬ tion greatly reduces the energy drain on the electrical system since during those periods for which a Phase Detector output is not present, i.e., when the engine is not running, no drain can be made on the battery. Tran- sistor 272 also turns on the High-Low Feed output signal whenever the Phase Detector Output is present. The output of OP AMP 246 is a square wave signal with a fifty percent duty cycle nominally at 50 Hz and is applied to OP AMP 330 which operates as a buffer to supply the square wave signal to other portions of the system. The Voltage Sense Detector senses the presence of a voltage signal at junction 60 through Regulator 82 to produce a DC level output signal. Figure 5 shows the detailed electrical schematic for Voltage Sense Detector 84 of Figure 2. In particular, the High-Low Feed signal from Figure 4 is applied through a resistor 340 to the base of an NPN transistor 342. The emitter of transistor 342 is coupled through a resistor 344 back to its base. The Logic V+ is applied through a resistor 346 to the collector of transistor 342, to the first terminal of a capacitor 348, the first terminal of a resistor 350, and to the base of an NPN transistor 352. The second terminals of resistor 350 and capacitor 348 and the emitter of transistor 342 are connected to ground. The alternator output signal A+ from Figure 1 is coupled to the anode of a diode 297 whose cathode is con¬ nected through resistor 298 to junction 277 and although these components are shown in Figure 5, they are in com- mon with Figure 4. Junction 277 is connected through a resistor 354 to the collector of transistor 352. The collector of transistor 352 is also connected through a resistor 358 to the cathode of a diode 360 whose anode i connected to the base of a PNP transistor 362. Logic V+ is applied to the emitter of transistor 362. The collec tor of transistor 362 is connected through a resistor 36 to the emitter of transistor 352 and to ground. The col lector of transistor 362 is also an output signal desig¬ nated Sense Detector Output and is supplied to Figure 12 As with earlier circuits when the alternator is not operating, Voltage Sense Detector 84 is disabled since the High-Low Feed signal is controlled by the output of the Phase Detector. The High-Low Feed signal is only produced when there is volts - at terminal S and the alternator is operating. If voltage at the terminal S is present, transistor 342 is on while -transistor 352 is off. It may be seen that signal A÷ connected through diode 297 and transisto 298 connected to junction 277 are repeated in Figure 5 for the purpose of clarity and it should be remembered that these parts are in common with Figure 4. The function of diode 360 is to protect the base emitter junction of transistor 362 since the magnitude o the A+ signal will be on the order of 14 volts while Logic V+ is approximately 5 volts. Capacitor 348 pro¬ vides a time delay for the turn on of transistor 352 whe the ignition switch 70 is initially closed so that the transistor 342 will come on before transistor 352. Ripple Detector 88 monitors the alternator voltage output signal for voltage ripple and compares the detect ed ripple with a variable threshold that is adjusted for empirically observed alternator characteristics. This variable threshold is dependent upon both the alternator speed and the field current. Circuitry is included to measure both alternator speed and field current and com- bine the corresponding signals to produce the variable threshold. Figure 6 shows the detailed electrical schematic for Ripple Detector 88 of Figure 2. The Vg signal (sensing the battery voltage at junction 60 in Figure 1) is applied through a capacitor 370 to ground. The V signal is also applied to the first terminal of a capacitor 372 whose second terminal is coupled to a first terminal of a capacitor 374, the first terminal of a capacitor 376 and through a resistor 378 to ground. The second terminal of capacitor 376 is connected to the negative input terminal of an Operational Amplifier 380. The output of OP AMP 380 is connected to the second terminal of capacitor 374 and through a resistor 382 to its negative input tenni- nal. The Logic V+ voltage is applied through a resistor 384 to the positive input terminal of OP AMP 380. The positive input terminal of OP AMP 380 is connected through a capacitor 386 to ground in parallel with a resistor 388 to ground. The Logic V+ signal is applied to a terminal 390 of OP AMP 380. Terminal 392 of OP AMP 380 is grounded. The output of OP AMP 380 is also con¬ nected through a capacitor 394 and a resistor -396 in series to the first terminal of a resistor 398. The first terminal of resistor 398 is also connected to the first terminal of a resistor 400 and through a capacitor 402 to ground. Logic V+ signal is applied to the first terminal of the resistive element of potentiometer 404 whose second terminal is connected to ground. The center tap of potentiometer 404 is coupled to the positive input terminal of an Operational Amplifier 406. The positive input terminal of OP AMP 406 is also connected through a capacitor 408 to ground. The second terminal of resistor 398 is coupled to the negative input terminal of OP AMP 406. The output of OP AMP 406 is coupled to the second terminal of resistor 400 and through a capacitor 410 to its negative input terminal. The output of OP AMP 406 is also connected to the anode of a diode 412 whose cathode is coupled through a resistor 414 to a first terminal of the resistive element of a potentiometer 416 and through capacitor 418 to ground. The second terminal of the resistive element of potentiometer 416 is also connected to ground. OP AMPS 380 and 406 are preferably of the type LM2904. As described earlier, a LM2904 is a dual OP AMP IC. With OP AMPS 380 and 406 designated as devices A and B in the DIP configuration, respectively, the following pin identifications may be made. The output, -, + ter¬ minals of OP AMP 380 correspond respectively to pins 1 , 2 and 3. Terminals 390 and 392 correspond to pins 8 and 4 respectively. For OP AMP 406 the +, - and output termi¬ nals correspond to pins 5, 6 and 7 respectively. Phase signal 01 from Figure 1 is applied through a resistor 420 to the first terminal of a capacitor 422, the first terminal of a resistor 424, and to a terminal 426 of IC 428. The second terminals of capacitor 422 and* resistor 424 are connected together at ground. The Logic V+ is applied to two terminals of IC 428 designated 430 and 432. Terminals 434 and 436 of IC 428 are connected to junction 438. Junction 438 is connected through a resistor 440 to ground. Terminal 442 of IC 428 is con¬ nected through a capacitor 444 in parallel with a resis¬ tor 446 to ground. Terminal 442 is also connected to the first terminal of a variable resistor 448 whose second terminal is connected through a resistor 450 to the col- lector of an NPN transistor 452. Terminal 454 of IC 428 is connected to ground. Terminal 456 of IC 428 is con¬ nected through a capacitor 458 to ground. Junction 438 is connected through resistor 462 to the base of transis¬ tor 452. Junction 438 is connected through a resistor 462 to the base of transistor 452. Junction 438 is also connected through a resistor 464 to the first terminal of a resistor 466 whose second terminal is connected to ground. The first terminal of resistor 466 is connected to the first terminal of the resistive element of a var- iable resistor 468 whose second terminal is coupled to a junction 470. The emitter of transistor 452 is connected to ground. The signal designated Darlington Drive from Figure 4 is applied through a resistor 472 to the base of an NPN transistor 474. The base of transistor 474 is also con¬ nected through a resistor 476 to ground and the emitter of transistor 474 is connected to ground. Logic V+ is applied through a resistor 478 to the collector of tran¬ sistor 474. The collector of transistor 474 is also con- nected through resistor 480 to the base of a NPN transis¬ tor 482. The emitter of transistor 482 is connected to ground. The Logic V+ is applied through a resistor 484 to the collector of transistor 482. The collector of transistor 482 is connected to the first terminal of a resistor 486. The second terminal of resistor 486 is connected to the first terminal of a resistor 488 and through a capacitor 490 to ground. The second terminal of resistor 488 is connected to the first terminal of a variable resistor 492. The second terminal of variable resistor 492 is connected to junction 470. Junction 470 is connected through a resistor 496 to ground and through resistor 498 to the positive input terminal of an Operational Amplifier 500 functioning as a comparator. The output of OP AMP 500 is connected through a resistor 502 to its positive input terminal. The center tap of potentiometer 416 is coupled to the negative input terminal of OP AMP 500. Logic V+ is applied to a terminal 504 and through a resistor 506 to the output of OP AMP 500. A terminal designated 508 of OP AMP 500 is connected to ground. The output of OP AMP 500 is the Ripple Detector Output which is supplied to Figure 12. OP AMP 500 is a voltage comparator for which one of the dual LM2903 comparators may be used. Selecting the DIP "A" device for use as OP AMP 500 results in the output, - and + terminals corresponding to pins 1, 2 and 3 respectively. Terminals 504 and 508 correspond to pin 8 and 4 respectively. IC 428 is preferably an LM2917 frequency to voltage converter, operating to convert the pulse train input signals from phase signal 01 into a voltage correspondin to the speed of the alternator. The terminal-to-pin correspondence for this device is: terminals 426, 430, 432, 434, 436, 442, 454 and 456 correspond respectively to pins 1, 5, 6, 7, 4, 3, 8 and 2. Ripple detectors were used in the prior art but suc devices generally provided a ripple voltage comparison with a fixed threshold. The magnitude of this fixed threshold had to be large enough so that the electrical system would not ordinarily encounter it. The problem with such prior art detectors is that the fixed threshol value for the various combinations of field currents and alternator rotational speeds does not provide accurate detection under all circumstances. This is especially true for lower magnitudes of speed or field current, where it could require an enormous magnitude of ripple t be detected by using the fixed threshold comparison. In Ripple Detector 88 OP AMP 380 and its associated components constitute an active high-pass filter; while OP AMP 406 and its associated components constitute an active low-pass filter. The V s signal from Figure 1 com prises a ripple signal voltage superimposed on a regular ly increasing and decreasing DC level. Due to circuit element switching there are noise spikes adjacent to eac of the ripple sections. The combination of active high and low-pass filters produce a bandpass circuit to pro¬ vide a clean ripple signal at a constant DC level which is the output signal of OP AMP 406. The high pass filter at low frequencies eliminates the 50 Hz ramping signal while the low pass filter at high frequencies eliminates the noise spikes primarily due to alternator diode com¬ mutation. This output signal is supplied to diode 412 and capacitor 418 which constitute a peak detector whose output is a DC signal proportional to the height of the ripple. This DC signal proportional to the ripple is supplied to the center tap of potentiometer 416. In order to better analyze the ripple voltage, the speed of the alternator must be known. IC 428 which is of the type LM2917 is a known speed switch. A phase output, in particular 01 , is chosen and from the regular occurrence of this signal, the speed of the alternator may be determined. The use of the IC in this .circuit would be standard except for the presence of transistor 452 which is coupled to variable resistor 448 and resis- tor 450. This transistor-resistor combination is con¬ nected to the fixed calibration terminal 442 of IC 428. Normally resistor 446 alone would provide the fixed cali¬ bration, and the output of IC 428 would be a linear volt¬ age directly proportional to the frequency of the input signal. But transistor 452 is turned on at some voltage, and additional resistance is put in parallel with the normal calibration resistor 446 to alter the frequency to voltage characteristics of IC 428. It is well known that the general configuration of the ripple voltage versus RPM curve at a fixed value of field current for an automobile alternator does not con¬ stitute a straight line but appears to take on a substan¬ tially parabolic shape and flatten out to some maximum voltage value. As the magnitude of the field coil cur- rent is also varied, an entire family of such curves is OMPI generated, with increased field current tending to raise the maximum voltage value at which the flattening occurs Empirically, for a given alternator and cable impedance, the ripple voltage is proportional to the product of the field coil current and the rotational speed of the alter nator. This flattening is due to both the saturation an a counter MMF generated by current in the stator. If th speed switch were not adjusted for this phenomena, the detected ripple voltage corresponding to a given RPM would be considerably higher than that which is empiric¬ ally observed. It is therefore advantageous to make thi modification and the detection of excursions from a nor¬ mal ripple voltage as a function of RPM are made more realistic for a given alternator. A complete analysis of the ripple voltage requires that the field current also be known. The Darlington Drive signal is a pulse train nominally at 50 Hz whose duty cycle is proportional to field current. Capacitor 490 functions as an integrator with resistors 484 and 48 providing the time constant to produce a DC level which is proportional to the field current in rotatable field coil 29. The analysis of the ripple voltage utilizes the combination of the alternator speed and the field curren to produce a sliding reference threshold. The alternato speed output from IC 428 is combined with the signal pro¬ portional to the field current through variable resistors 492 and 468, respectively. While it would be preferred to generate the product of the field current and the speed as a correction for the combined effects, the volt¬ age at terminal 470 is proportional to the weighted sum of the two signals. At the center tap of potentiometer 416, the DC signal is proportional -to the detected rip¬ ple. This is applied to the negative input terminal of OP AMP 500 which compares it with the voltage level at terminal 470 which now has been modified to account for the physical characteristics of the saturation and arma¬ ture reaction of the alternator. If the ripple level for a given speed and field current is too large, OP AMP 500 produces a Ripple Detector Output signal to trigger a fault indication. The Phase Detector is a peak signal detector con¬ taining primarily passive electronic components which responds to the detection of the operation of the alter- nator. Figure 7 shows the electrical schematic for the Phase Detector designated 90 in Figure 2. Phase signal 01 is applied to the anode of a diode 520 whose cathode is coupled through a capacitor 522 to ground. The cath- ode of diode 520 is also coupled to the anode of a diode 524 whose cathode is connected to the first terminal of a resistor 526. Phase signal 0 * 2 is applied to the anode of a diode 528 whose cathode is connected through a capaci¬ tor 530 to ground. The cathode of diode 528 is also connected to the anode of a diode 532 whose cathode is connected to the first terminal of resistor 526. The second terminal of resistor 526 is connected to an NPN transistor 534 whose emitter is coupled through a resis¬ tor 536 to its base. The emitter of transistor 534 is also connected to ground. At the collector of transistor 534 is an output signal designated Phase Detector Output which is supplied to Figures 4 and 12. The collector of transistor 534 is connected to a junction 128 which is in common with the circuitry for the Power Supply of Figure 3. It should be clear that the interconnection to junction 128 is merely the result of the common use of electronic components. In particu¬ lar, the Phase Detector has been shown to be completely separate from the Power Supply of Figure 3. It may be observed that the input phase signals and adjacent diode OMPI and capacitor connections may be constructed of common parts for both circuits. The input signals to the Phase Detector are nearly identical to the phase signal inputs of a portion of the Excitation and Power Supply of Figure 3. However, for the purpose of simplicity, the input signals and compon¬ ents have been separately numerated. The two phase sig¬ nals 01 and 02 each operate through a diode coupled to a capacitor which form a peak detector. Transistor 534 is turned on when a signal indicating the detection of phase is present. This means that the alternator is operating. If no such phase signal is detected from either 01 or 02, transistor 534 is turned off. Again, the use of two phase signals provides for a redundancy in the design so that even if one phase were not present due to a fault in the system, the Phase Detector would still indicate that the alternator was in operation. Stator Detector 92 receives the individual phase signals from the alternator and combines them in an arti- ficial neutral for analysis. Window comparators monitor the combined signal for distortion by comparing high and low combined signal values with a reference voltage which is adjusted to account for variations in the DC voltage level in the electrical system. Figure 8 shows the electrical schematic for the Stator Detector designated 92 in Figure 2. Phase signals 01, J02 and 03 are applied respectively through resistors 540, 542, and 544 to a common junction 546. Junction 546 is connected through a capacitor 548 to ground. The first terminal of a resistor 550 is connected to junction 546. The second terminal of resistor 550 is connected through a resistor 552 to ground. The second terminal of resistor 550 is also connected through a capacitor 554 and a resistor 556 in series to the negative input ter - inal of an Operational Amplifier 558. OP AMP 558 has its output connected through a resistor 560 to its negative input terminal. Logic V+ is supplied to a terminal 562 of OP AMP 558 and terminal 564 is connected to ground. The output of OP AMP 558 is connected through a resistor 566 to the negative input terminal of an Opera¬ tional Amplifier 568 functioning as a window comparator and to the positive input terminal of an Operational Amplifier 570 also functioning as a window comparator. Logic V+ is applied to terminal 572 and through a resis- tor 574 to the output of OP AMP 568. Terminal 576 of an OP AMP 570 is connected to ground. The output of OP AMP 570 is connected to the output of OP AMP 568 and provides a signal designated Stator Detector Output which is * sup¬ plied to Figure 12. Signal A+ is applied through a resistor 578 to the base of a PNP transistor 580. Signal A+ is also applied to the emitter of transistor 580. Logic V+ is connected through a resistor 582 to ground and directly to the base of an NPN transistor 584. The emitter of transistor 584 * is connected to ground while its collector is connected through a resistor 586 to the base of transistor 580. The collector of transistor 580 is connected through a resistor 588 to the resistive element of potentiometer 590 which is subsequently connected to ground. The cen- ter tap of potentiometer 590 is connected to the positive input terminal of OP AMP 558. The collector of transistor 580 is connected through a resistor 592 to the resistive element of a potentio¬ meter 594 which is in parallel with a capacitor 596 both of which are subsequently connected to ground. The center tap of potentiometer 594 is connected through a resistor 598 to the positive input terminal of OP AMP 568. The collector of transistor 580 is connected through resistor 592 to a resistor 600 which is connected in series with the resistive element of a potentiometer 602 subsequently connected to ground. =The center tap of potentiometer 602 is connected through a resistor 604 to the negative input terminal of OP AMP 576. OP AMP 558 is a device of the type designated LM2904 which was previously described in detail. OP AMPS 568 and 570 functioning as co para-tors are preferably a type designated LM2903 previously described. Stator Detector 92 provides an output signal indica¬ tive of the functioning of the stator and the positive and negative diodes. The three phase signals 01 , 02, and 03 are connected through individual resistors to common junction 546 which constitutes an artificial neutral. Capacitor 554 and resistor 556 provide AC coupling to OP AMP 558. Logic V+ turns on transistors 584 and 580 so that no current is drawn from A+ when ignition switch 70 is not closed. Stator Detector 92 is capable of detect¬ ing all normally occurring faults in the stator including the rectifying diodes. Regardless of the use of either a Delta or Wye design for the alternator, the output signal should be symmetrical. An artificial neutral is formed, and the output signal monitored at this point should also be symmetrical. Window comparators provide for detection if there is a signal excursion either above or below the anticipated value. This detection can be made more pre- cise by having the reference voltage thresholds .of the window comparators a function of the electrical system voltage level. The voltage at the center tap of poten¬ tiometer 590 tracks the alternator output signal A+, and this is supplied to the positive input terminal of OP AMP 558. OP AMP 558 receives the AC component of the arti¬ ficial neutral for the three phases and a reference DC signal level which is proportional to the alternator output signal A+. The output of OP AMP 558 is a signal corresponding to the variations in the magnitude of the A+ signal at a DC level which is proportional to the mean value of the A+ signal. This output is supplied to OP AMPS 568 and 570 functioning as window comparators which are adjusted to detect signal levels just above and just below an anticipated value. The two reference voltages for these window comparators are adjusted by the center taps of potentiometers 594 and 602 which also track the magnitude of the A+ signal. The Stator Detector provides an output signal when distortion of the signal at junc- tion 546 causes one or both of the window comparators to change state. For example, if a diode is shorted, the output from the Stator Detector will not be a steady signal but rather it will have a definite signal pulse component which is repetitive due to the repetitive nature of the generation of three phases. This detection is reflected in the output of the Stator Detector. Field Detector 94 determines the operational status of the field coil. The two detectable failure modes for the field coil are that it may be either shorted or open. Figure 9 shows the detailed electrical schematic for Field Detector 94 of Figure 2. It will be appreciated that some components of the Field Detector may be made common with Darlington Detector 100 in Figure 2. How¬ ever, for the purposes of completeness, all of the com- ponents will be shown in each electrical schematic with duplicate numbers used for those components which are common. Alternator signal A+ is applied through a resistor 610 to a junction 611. The Field- signal from Figure 4 is also applied to junction 611. Signal A+ is applied through a resistor 612 to the first terminal of a resis¬ tor 613 whose second terminal is connected to junction 611. The first terminal of resistor 613 is also connect¬ ed to the resistive element of a potentiometer €14 which is subsequently connected to ground. The center tap of potentiometer 614 is connected through a resistor 615 to the positive input terminal of an operational amplifier 616. The output of OP AMP 616 is coupled through a resistor 617 to its positive input terminal. Signal A+ is applied through a resistor 618 to the collector of an NPN transistor 620. The Darlington Drive signal from Figure 4 is applied through a resistor 621 to the base of transistor 620. The emitter of transistor 620 is con¬ nected to ground. Logic V+ is applied through a resistor 622 to the base of an NPN transistor 623-. The emitter of a transistor 623 is connected to ground. The collector of transistor 620 is coupled through the resistive element of a potentiometer 624 and subsequently to the collector of transistor 623. The center tap of potentio- meter 624 is connected through a resistor 625 to the neg¬ ative input terminal of OP AMP 616. Logic V+ is applied through a resistor 627 to the output of OP AMP 616 and the cathode of a diode 628. Logic V+ is applied through resistor 629 to the anode of diode 628 and to the anode of diode 630. At the anode of diode 628 is the Field Detector Output which is supplied to Figure 12. The Darlington Drive signal from Figure 4 is also applied to the collector of an NPN transistor 632. The emitter of transistor 632 is connected to ground. Logic V+ is applied through a resistor 633 to the anode of a diode 634 whose cathode is connected to the base of tran¬ sistor 632. Logic V+ is also applied through a resistor 635 to the anode of a diode 636 whose cathode is con¬ nected to the base of an NPN transistor 637. Transistor 637 has its emitter coupled to ground and its collector coupled to the anode of diode 634. The Field- signal from Figure 4 is also applied through a resistor 638 to the base of a PNP transistor 639. Signal A+ is applied to the emitter of transistor 639. The collector of transistor 639 is connected O PI through a resistor 640 to the base of a PNP transistor 641. The collector of transistor 639 is connected through a resistor 642 to ground. Logic V+ is applied to the emitter of transistor 641. The collector of transis- tor 641 is connected through a resistor 643 to the anode of a diode 644. The anode of diode 644 is also connected through a resistor 645 to ground and to the base of an NPN transistor 646 whose emitter is connected to ground. The collector of transistor 646 is connected to the cath- ode of diode 630. The anode of a diode 647 is connected to the anode of diode 636 and the cathode of diode 647 is connected to the collector of transistor 646. Logic V+ is applied through a resistor 650 to termi¬ nal 651 of a retriggerable/resettable monostable multi- vibrator 652 preferably as an integrated circuit shown enclosed by a broken line. Terminal 651 is connected through a capacitor 653 to terminal, 654 which is connect¬ ed to ground. The Pulsed Output signal from Regulator 82 of Figure 2 is applied to terminal 655 of IC 652 while Logic V+ is also applied to terminals 656 and 657 of IC 652. Terminal 658 of IC 652 is connected to the cathode of a diode 659 whose anode is connected to the anode of diode 636. Preferably, IC 652 is of the type MC14528B. The standard block logic diagram for such a device includes an OR gate contiguous with a flip-flop which is shown in the electrical schematic. The following is the corre¬ spondence between the described terminals and the conven¬ tionally labelled terminals of a 4528 device: terminal 651 corresponds to Tl; terminal 654 corresponds to T2; terminal 655 corresponds to A; terminal 656 corresponds to B; terminal 657 corresponds to terminal C D and termi¬ nal 658 corresponds to " Q terminal. A second monostable multivibrator also preferably in IC form and shown in this schematic diagram has some por- OMPI tion of the circuitry supplying input signals in common with the Darlington Detector of Figure 11. For complete¬ ness all components will be shown in both figures and identified with common reference numbers. The Field- input signal from Figure 4 is applied through a resistor 660 to the base of a PNP transistor 661. Logic V+ is applied directly to the emitter of transistor 661 and through a resistor 662 to the collec¬ tor of an NPN transistor 663. The collector of transis- tor 661 is connected through a resistor 664 to the base of the transistor 663. The base of transistor 663 is connected through a resistor 665 to ground. The emitter of transistor 663 is also connected to ground. Logic V+ is supplied through a resistor 670 to a terminal 671 of a monostable multivibrator 672 in IC form and shown enclosed with a broken line. Terminal 671 is connected through a capacitor 673 to terminal 674 which is also connected to ground. The collector of transistor 663 is connected to terminal 675 of IC 672 and Logic V+ * is applied to terminals 676 and 677 of Logic Device 672. The terminal 678 of IC 672 is connected to the cathode of diode 644. IC 672 is the second monostable multivibrator in this circuit and is preferably of the type MC14528B. For the purposes of identification, terminal 671 corresponds to Tl; terminal 674 corresponds to T2; terminal 675 cor¬ responds to A; terminal 676 corresponds to B; terminal 677 corresponds to C D ; and terminal 678 corresponds to Q of the monostable multivibrator. As stated earlier, the current in the field coil controls the output of the alternator. The Darlington Drive signal to the Darlington amplifier is a 50 Hz var¬ iable duty cycle signal. As the system current demand is increased, the duty cycle is increased. Under maximum current demand condition, the alternator produces a maximum output when the FIELD- signal is on at all times. This is a 50 Hz frequency signal with a 100% duty cycle. But even during a full load condition, the FIELD- signal is disconnected from the field coil for a short sampling period of approximately 20 microseconds every cycle to allow for the detection of the operational condition of the field coil. The Field Detector circuit operates to disrupt the Darlington Drive signal and therefore the FIELD- signal supplied to the field coil. During this sampling time, the field coil is monitored to determine if there is the inductive voltage pulse which would be normal for a correctly functioning coil and flyback diode combination. It will be appreciated that because of the disruption of power to the field coil for even a small percentage of time, the maximum power output of the alternator system will be reduced. Thus, for example, a 100 AMP system could only produce approximately 99 AMPS since power to the field coil would be shut off one per¬ cent of the time. For less than maximum current demand situations, the sampling off time is still triggered by the output of OP AMP 246 in Figure 4 which is synchronized to the Darling¬ ton Drive signal. The leading or positive going edge of the square wave output of the Schmidt trigger (OP AMP 246) occurs precisely in the center of the normal off time of the constant frequency variable duty cycle Darlington Drive signal. For electrical system operation below maximum current demand conditions, the sampling time is still present but its effect is insignificant when compared to the naturally occurring off-time result¬ ing from the less than 100% duty cycle of the nominal 50 Hz frequency. Since the sampling time falls completely within the normal off time signal, there is no change in current output. The one percent diminishment can only begin to occur when the current demand is such that the normal off time for the 50 Hz variable duty cycle FIELD- signal approximates the 20 microsecond sample time. OP AMP 616 compares the A+ signal from the alterna¬ tor with a signal sampled from the FIELD- signal only when the Darlington Drive is off. Transistor 620 is gated for a 20 microsecond time period during which the Darlington Drive is low and during this period the com¬ parison in OP AMP 616 is made. If there is a defect in the field and flyback diode combination then the output of OP AMP 616 will produce a logic signal to indicate a fault. This circuit only detects a difference which is less than one diode drop. Thus, if the drop is somewhat more than one diode, this is an acceptable operational condition as the characteristics of the flyback diode may change slightly. Resettable monostable multivibrator 652 provides a 20 microsecond timing signal which is approximately one percent of the 100% duty cycle of the constant frequency regulator system. Multivibrator 652 receives the pulsed output signal from Figure 4 and retriggers and re-estab¬ lishes the 20 microsecond interval each cycle. The Darlington Drive signal is disrupted by being shorted to ground through transistor 632 and this grounds the input to Darlington Amplifier 325 to disrupt the FIELD- signal. Multivibrator 672 responds to the FIELD- signal and has a resetting time of approximately 60 milliseconds which is approximately three periods of the normal FIΞLD- signal operating at 50 Hz, so that if two or more pulses fail to occur in the FIELD- signal, transistor 646 will be turned on to change the logic state of the Field Detector Output. This is independent of the detection of the inductive voltage pulse from the field coil and fly¬ back diode circuit and constitutes an additional check on the continued existence* of the duty cycle component in the FIELD- signal. While the output of multivibrator 652 provides the time out for the comparison operation, multivibrator 672 functions directly to change the logic state of the detector output unless regular pulses are received from the FIELD- signal. As long as pulses are detected, transistor 646 will be held off and the Field Detector output will indicate a normal signal level. High Voltage Detector 96 and Low Voltage Detector 98 monitor the voltage sensed at junction 60 to indicate detection of voltages outside a predetermined range. Figure 10 shows the detailed schematic for the High and Low Voltage Detectors designated 96 and 98, respec¬ tively, and shown enclosed by broken lines. The High-Low Feed signal from Regulator 82 of Figure 2 iε - ^ plied through a resistor 680 which is connected tc parallel arrangement of capacitor 681 and the resistive element of potentiometer 682 which are subsequently connected to ground. The center tap of potentiometer 682 is connected through resistor 683 to the negative input terminal of an Operational Amplifier 684 functioning as a comparator. Logic V+ is applied to the collector of an NPN transistor 685 and through resistor 686 to the base of transistor 685. The emitter of transistor 685 is connected through a resistor 687 to ground. The base of transistor 685 is connected to the cathode of a Zener diode 688 whose anode is connected to ground. The emitter of transistor 685 is coupled to the positive input terminal of OP AMP 684. Logic V+ is applied through a resistor 683 to the first terminal of a resistor 689 and through a resistor 690 to ground. The second terminal of resistor 689 is connected to the positive input terminal of an Opera¬ tional Amplifier 691 functioning as a comparator. The output of OP AMP 691 is connected through resistor 692 to its positive input terminal. The output of OP AMP 691 is also connected to the anode of a diode 693 whose cathode is coupled to the negative input terminal of OP AMP 684. The output of OP AMP 684 is coupled to the negative input terminal of OP AMP 691. Logic V+ is applied through a resistor 694 to the negative input terminal of OP AMP 691 and through a resistor 695 to the base of an NPN transis- tor 696. Logic V+ is also applied through a resistor 697 to the collector of transistor 696 and to the anode of a diode 698 whose cathode is connected to the base of an NPN transistor 699. The emitters of transistor 696 and 699 are connected to ground. The collector of transistor 699 provides a signal path for the base of transistor 322 in the Darlington amplifier portion of the Regulator cir¬ cuit shown in Figure 4. High-low Feed signal from Regulator 82 is applied through a resistor 700 to a capacitor 701 in parallel with the resistive element of a potentiometer 702 con¬ nected to ground. The center tap of potentiometer 702 is connected to the negative input terminal of an Opera¬ tional Amplifier 703 functioning as a comparator. Logic V+ is applied to the first terminal of a variable resis- tor 704 connected to resistors 705 and 706 in series to ground. The output of comparator 703 is connected through resistor 704 to its positive input terminal. The positive input terminal of comparator 703 is connected through resistor 706 to ground. Logic V+ is connected through resistor 707 to the output of comparator 703. The output of comparator 703 is the signal designated Low Voltage Detector Output and is supplied to Figure 12. OP AMPS 684, 691 and 703 functioning as comparators comprise three-fourths of the quad IC device of the LM2901 type. These are very similar to the comparators as are found in the dual LM2903 package. With OP AMPS 684, 691 and 703 identified as devices 3, 4 and 1 respec¬ tively the following pin identifications may be made: the output, - and + terminals of OP AMP 684 correspond respectively to pins 14, 8 and 9; the output, - and + terminals of OP AMP 691 correspond respectively to pins 13, 10 and 11; and the output, - and + terminals of OP AMP 703 correspond respectively to pins 2, 4 and 5. For High Voltage Detector 96, Logic V+ is applied through transistor 685 to provide a voltage reference for the OP AMP 684. The High-Low Feed signal from Figure 4 is proportionally reduced by resistor 680 and potentio¬ meter 682 and filtered by capacitor 681. The output of OP AMP 684 is also supplied to OP AMP 691 functioning as a comparator to compare the output with a fixed reference voltage. The output of OP AMP 691 is coupled through a diode 693 back to the negative input terminal of OP AMP 684. This feedback provides a latching operating such that when a High Voltage is detected, the output of OP AMP 684 is latched and remains on to indicate a high voltage fault. This High Voltage Detector output will remain on until the electrical system is shut down. In addition to the normal logic, the coupling of transistors 696 and 699 shown enclosed by a broken line provide a high voltage protection circuit. When a high voltage is detected, transistor 699 is switched on to ground the Darlington Drive and prevent a drive input signal from being provided to the Darlington amplifier. This ground path through transistor 699 operates as a shunt to ensure that power is no longer supplied to the field coil and is quite similar to the shunting operation of transistor 632 in Field Detector 94. For Low Voltage Detector 98, the High-Low Feed sig¬ nal is supplied through a ripple filter 701, adjusted by potentiometer 702 and supplied to the negative input terminal of OP AMP 703 functioning as a comparator. The reference voltage at the positive input terminal is sup¬ plied by resistors 704, 705, and 706 operating between Logic V+ and ground. A low value for the signal at the negative input terminal of OP AMP 703 will imply a high level output which will trigger the Low Voltage Detector output. There is no latching function since a low volt¬ age situation does not produce the destructive effects on the vehicle electrical system which could occur in the high voltage case. The Darlington Drive Detector compares the input signal and output signal of the Darlington amplifier to detect a malfunction in the amplifier. Figure 11 shows the detailed electrical schematic for the Darlington Detector designated 100 in Figure 2. The Darlington Drive signal from Figure 4 is applied through a resistor 720 to the base of NPN transistor 721. The emitter of transistor 721 is connected to ground. The base of transistor 721 is connected through a resistor 722 to ground. Logic V+ is applied through a resistor 723 to the collector of transistor 721. The collector of transistor 721 is also connected through a resistor 724 to the base of an NPN transistor 725. The emitter of transistor 725 is connected to ground. Logic V+ is also applied through a resistor 726 to the collec¬ tor of transistor 725. The emitter of transistor 725 is also connected through a resistor 727 to the first termi¬ nal of a resistor 728. The first terminal of resistor 728 is connected through a capacitor 729 to ground. The second terminal of resistor 728 is connected through a resistor 730 to ground. The second terminal of resistor 728 is also connected through a resistor 731 to the nega¬ tive input terminal of an Operational Amplifier 732. As described for Figure 9, the FIELD- signal from Figure 4 is applied through a resistor 660 to the base of transistor 661. Logic V+ is applied to the emitter of transistor 661 and through resistor 662 to the collector of transistor 663. The collector of transistor 661 is connected through resistor 664 to the base of transistor 633. The base of transistor 663 is also connected through resistor 665 to ground and the emitter of tran¬ sistor 663 is connected to ground. The collector of transistor 663 is connected through a resistor 735 to the base of an NPN transistor 736. Logic V+ is applied through a resistor 737 to the first terminal of a resistor 738. The second terminal of resistor 738 is connected to the collector of transistor 736. The emitter of transistor 736 is connected to ground. The first terminal of resistor 738 is also connected through a resistor 739 to a parallel arrangement of a capacitor 740 ' and a resistor 741 which are subsequently connected to ground and through a resistor 742 to the positive input terminal of OP AMP 732. The output of OP AMP 732 is connected through a resistor 744 to its posi¬ tive input terminal. Logic V+ is applied to a terminal 745 of OP AMP 732 and through a resistor 746 to the output of OP AMP 732. A terminal 747 of OP AMP 732 is connected to ground. The output of OP AMP 732 is a signal designated Darlington Detector which is supplied to Figure 12. Darlington Drive Detector 100 is closely associated with the operation of Field Detector of Figure 9 and comprises two integration circuits with capacitor 729 providing for the integration of the Darlington Drive signal and capacitor 740 providing for the integration of the FIELD- signal. The Darlington Drive signal is directly related to the FIELD- signal since the duty cycle of the Darlington Drive signal is in effect the inverse of the FIELD- duty cycle. OP AMP 732 compares the DC signal levels of the integrated duty cycles. If these DC signal levels differ by an appreciable amount, the detector indicates that a malfunction has occurred in Darlington amplifier 325. Logic Buffer 86 filters noise from the logic signal of the various circuit status detectors and generates DC logic states for those detectors which produce pulse train logic signals. Figure 12 shows the electrical schematic for Logic Buffer 86 of Figure 2. The output signal from the Sense Detector of Figure 5 is applied through a resistor 750 to the base of a PNP transistor 751 and to the anode of a diode 752. The cathode of diode 752 is connected to the emitter of transistor 751. Logic V+ is applied to the emitter of transistor 751 and through a resistor 753 to the collector of an NPN transistor 754. The collector of transistor 751 is cc --cted through a resistor 755 to the first terminal of a c, istor 756 whose second terminal is connected to the base cf transistor 754. The first ter¬ minal of resistor 756 is also connected through capacitor 757 to ground. The emitter of transistor 754 is connect¬ ed to ground. At the collector of transistor 754 is an output signal D. This signal is applied through an inverter 758 to provide an output signal D ~ (inverse). The output signal from the Ripple Detector of Figure 6 is applied through a resistor 760 to the first terminal of a resistor 761 whose second terminal is connected to the base of an NPN transistor 762. The first terminal of resistor 761 is also connected through a capacitor 763 to ground. The emitter of transistor 762 is connected to ground. Logic V+ is applied through a resistor 764 to the collector of transistor 762. Logic V+ is also applied through a resistor 765 to a terminal 766 of a retriggerable monostable multivibrator 767 shown enclosed with a broken line. Terminal 766 of multivibrator 767 is connected through a capacitor 768 to a terminal 769 which is also connected to ground. The collector of transistor 762 is connected to terminal 770 of multivibrator 767. Logic V+ is also applied to terminals 771 and 772 of • -fJR O multivibrator 767. The output signal from terminal 773 of multivibrator 767 is connected to a first input of a OR gate 774. The collector of transistor 762 is con¬ nected to the second input of OR 774. At the output of OR 774 is a signal E and the output of OR 774 is con¬ nected through an inverter 775 whose output is a signal E ( inverse) . The signal from the output of the Phase Detector of Figure 7 is applied through a resistor 780 to the base of a PNP transistor 781 and to the anode of a diode 782. The cathode of diode 782 is connected to the emitter of transistor 781. Logic V+ is applied to the emitter of transistor 781. The collector of transistor 781 is con¬ nected through a resistor 783 to the first terminal of a resistor 784 whose second terminal is connected to the base of an NPN transistor 785. The first terminal of resistor 784 is also connected through a capacitor 786 to ground. The emitter of transistor 785 is * connected to ground. Logic V+ is applied through a resistor 786 to the collector of transistor 785. At the collector of transistor 785 is also a signal F which is also applied through an inverter 787 to produce a signal ~ F (inverse). The output signal from the Stator Detector of Figure 8 is applied through a resistor 790 to the first terminal of a resistor 791 whose second terminal is connected to the base of an NPN transistor 792. The first terminal of resistor 791 is connected through a capacitor 793 to ground. The emitter of transistor 792 is also connected to ground. Logic V+ is applied through a resistor 794 to the collector of transistor 792. Logic V+ is also applied through a resistor 795 to a terminal 796 of a monostable multivibrator 797 shown enclosed with a broken line. Terminal 796 is connected through a capacitor 798 to a terminal 799 of multivibrator 797. Terminal 799 is also connected to ground. The collector of transistor "&TJRET OMPI s_/*-y,, * >j,WIPO -*. T / 792 is connected to a terminal 800 of monostable multi¬ vibrator 797. Logic V+ is applied to terminals 801 and 802 of multivibrator 797. Terminal 803 of multivibrator 797 is connected to the first terminal of an OR gate 804. The collector of transistor 792 is connected to the second input of OR 804. At the output of OR 804 is a signal G which is also applied through an inverter 805 to produce a signal G ~ (inverse). The output from the Field Detector of Figure 9 is applied through a resistor 810 to the anode of a diode 811 whose cathode is connected to the base of an NPN transistor 812. The anode of diode 811 is also connected through a capacitor 813 to ground. Logic V+ is applied through a resistor 814 to the collector of transistor 812. Logic V+ is applied through a resistor 815 to a terminal 816 of a monostable multivibrator 817 shown enclosed with a broken line. The terminals of multi¬ vibrator 817 have been repositioned from the standard form to conserve space in this figure. The terminals are all numbered and will subsequently be identified with corresponding pins of an IC device. Terminal 816 of multivibrator 817 is connected through a capacitor 818 to terminal 819 which is connected to ground. The collector of transistor 812 is connected to a terminal 820 of mul- tivibrator 817. Logic V+ is applied to terminals 821 and 822 of multivibrator 817. Terminal 823 of multivibrator 817, is connected to the first input of an OR gate 824 and the collector of transistor 812 is coupled to the second input of OR 824. At the output of OR 824 is a signal designated H which is also applied through an inverter 825 to produce an output signal H (inverse). Multivibrator 767 is preferably of the MC14528B type described earlier, and it should be appreciated that terminals 766, 769, 770, 771, 772 and 773 correspond respectively to terminals T2, Tl, A, B, CQ and Q for the equivalent logic diagram of the MC14528B device. Multivibrators 797 and 817 are also preferably of the MC14528B type having the following correspondence between terminals and pins: 796 and 818 to pin Tl; 799 and 819 to pin T2; 800 and 820 to pin A; 801 and 821 to pin B; 802 and 822 to pin C D ; and 803 and 823 to Q. The output signal from the High Voltage Detector of Figure 10 is applied through a resistor 830 to the first terminal .of a resistor 831 whose second terminal is to the base of ah NPN transistor 832. The first terminal of resistor 831 is connected through a capacitor 833 to ground. The emitter of transistor 832 is also connected to ground. Logic V+ is applied through a resistor 834 to the collector of transistor 832. At the collector of transistor 832 is .a signal I and which is also applied through an inverter 835 to provide a signal I (inverse). The output signal from the Low Voltage Detector of Figure 10 is applied through a resistor 840 to the base of a PNP transistor 841. Logic V+ is applied to the base of transistor 841 and to the anode of a diode 842 whose cathode is connected to the emitter of transistor 841. The collector of transistor 841 is connected through a resistor 843 to the first terminal of a resistor 844 whose second terminal is connected to the base of an NPN transistor 845. The first terminal of resistor 844 is also connected through a capacitor 846 to ground. Logic V+ is applied through a resistor 847 to the collector of transistor 845. At the collector of transistor 845 is a signal J which is also applied through an inverter 848 to produce a signal J (inverse). The output signal from the Darlington Detector of Figure 11 is applied through a resistor 850 to the first terminal of a resistor 851 whose second terminal is con- nected to the base of an NPN transistor 852. The first terminal of resistor 851 is also connected through a capacitor 853 to ground. Logic V+ is applied through a resistor 854 to the collector of transistor 852. At the collector of transistor 852 is a signal K which is also applied through an inverter 855 to produce a signal K ( inverse) . Although shown separately, Logic Buffer 86 comprise eight separate circuits for completing the detection op¬ eration of the circuit status detectors. It is advantag eous to provide these circuits separate from the detec¬ tors since they could be implemented in C-MOS along with Logic Module 102 which will be subsequently described. Logic Buffer 86 employs the use of filter capacitor to remove any noise spikes from the logic signals of the Ripple Detector, the Stator Detector, the Field Detector the High Voltage Detector and the Darlington Detector. The Sense, Phase and Low Voltage Detectors do not requir filtering. Generally, transistors are used to invert logic signals and two transistors provide double inver- sion. The final logic state output uses an inverter to provide the inverse logic state. The logic signals from the Sense Detector, the Phase Detector, the High Voltage Detector, the Low Voltage Detector and the Darlington Detector are DC signals while the logic signals from the Ripple Detector, the Stator Detector and the Field Detec tor are pulse trains. For each of the pulse train signals, a monostable multivibrator is used with a predetermined time such tha as long as pulses continue to be detected, the ulti- vibrator is reset to provide additional time periods. Thus, the absence of pulses in a detector logic signal which snould normally produce a pulse train indicates that a failure has been detected in the corresponding detector. The Ripple Detector and Stator Detector logic signals are analyzed with a timing period of 35 illi- I seconds resulting in- rejection of pulses occurring less frequently. The Field Detector logic signal is analyzed with a timing period of 350 milliseconds so that pulses occurring less frequently are rejected. Each of the eight detector logic signals is pro¬ cessed to produce a refined steady logic state and its corresponding inverse. The steady logic states may be supplied to the outside for analysis at such a time as a fault is detected. These logic states are also applied to Figure 13. Logic Module 102 comprises a combinatorial logic circuit to suitably categorize various predetermined sequences of the logic states associated with the detectors and to classify them as corresponding to the detection of a fault in one of the major components of the alternator, voltage regulator and battery system. Figure 13 shows the electrical schematic diagram for Logic Module 102 of Figure 2. The 16 input signals sequentially designated D through K with corresponding inverses, are the outputs of Logic Buffer 86 of Figure 12. Signal D is applied to the first input of an NAND gate 860, and the first input of an NAND gate 862. Signal E> (inverse) is applied to the first input of an NAND gate 864, the first input of an NAND gate 866, the first input of an AND gate 868, the first input of an NAND gate 870 and the first input of an NAND gate 872. Signal E is applied to the second input of NAND 864 and the second input of NAND 866. Signal 1 (inverse) is applied to the second input of NAND 860, the second input of AND 868, the second input of NAND 870, the second input of NAND 862, and the second input of NAND 872. Signal F is applied to the third terminal of NAND 862. Signal ? (inverse) is applied to the third input of NAND 864, the third input of NAND 866, the first input of an OMPI AND gate 874, the third input of NAND 870, and the third input of NAND 872. Signal G is applied to the fourth input of NAND 864, the fourth input of NAND 866, and the fourth input of NAND 870. Logic V+ is applied to the third input of NAND 860. Signal G * (inverse) is applied to the fourth input of NAND 860, the second input of AND 874, the fourth input of NAND 862, and the fourth input of NAND 872. Signal H is applied to the fifth input of NAND 866, and the fifth input of NAND 862. Signal H (inverse) is applied to the fifth input of NAND 864, the fifth input of NAND 860, the fifth input of NAND 870, and the fifth input of NAND 872. Signal I is applied to the sixth input of NAND 866, and the first input of an OR gate 876. Signal ϊ (inverse) is applied to the sixth input of NAND 864, the sixth input of NAND 860, the sixth input of NAND 870, the sixth input of HAftD 862, and the sixth input of NAND 872. Signal J is applied to the seventh input of NAND * 860, the second input of OR 876, and the seventh input of NAND 862. Signal J (inverse) is applied to the seventh input of NAND 864, the seventh input of NAND 866 and the seventh input of NAND 872. Signal K is applied to the eighth input of NAND 866. Logic V+ is applied to the seventh input of NAND 870. Signal ~ K (inverse) is applied to the eighth input of NAND 864, the eighth input of NAND 860, the eighth input of NAND 870, and the eighth input of NAND 872. Logic V+ is applied to the eighth input of NAND 862. The output of NAND 864 is connected through an inverter 880 to the first input of an OR gate 882. The output of NAND 866 is connected through an inverter 884 to the second input of OR 882. The output of NAND 860 is connected through an inverter 886 to the third input of ^T E OMPI OR 882 and to the first input of an OR gate 888. The output of OR 882 is connected to the second input of OR 888. The output of OR 888 is connected to the first input of an AND gate 890. " The output of AND 868 is connected to the first input of an AND gate 892. The output of AND 874 is con¬ nected to the second input of AND 892. The output of AND 892 is connected to the first input of an AND gate 894. The output of OR 876 is connected to the second input of AND 894. The output of AND 894 is connected to the first input of an AND gate 896. The output of NAND 870 is connected through an inverter 898 to the first input of an OR gate 900, and the output of NAND 862 is connected through an inverter 902 to the second input of OR 900. The output of OR 900 is connected to the first input of an AND gate 904. The output of NAND 872 is connected to the first input of an AND gate 906. Logic V+ is applied through * a resistor 907 to a terminal 908 of a monostable multivibrator 909 shown enclosed with a broken line. Terminal 908 of multivibra¬ tor 909 is connected through a capacitor 910 to terminal 911 which is also connected to ground. The output of NAND 872 is connected to terminal 912 of multivibrator 909. Logic V+ is applied to terminals 913 and 914 of multivibrator 909. Terminal 915 of multivibrator 909 is connected to a terminal 916 of a type D flip-flop device 917. The out¬ put of NAND 872 is connected to a terminal 918 of flip- flop 917. Terminal 919 of flip-flop 917 is connected to ground. The output of NAND 872 is connected through an inverter 920 to a terminal 921 of flip-flop 917 and to the first input of AND 906. Terminal 922 of flip-flop 917 is connected to the second inputs of AND 906, AND 904, AND 896 and AND 890. Multivibrator 909 is preferably of the MC14528B type with the following correspondence between terminals and IC pins: terminals 908, 911, 912, 913, 914 and 915 correspond- respectively to pins Tl, T2, A, B, C D and Q of the IC device. The type D flip-flop 917 is preferably one-half of a MC14013B type dual IC package for which the terminal correspondence is as follows: 916, 918, 919, 921 and 922 correspond respectively to terminals C, D, S, R and . The arrangement of the combinatorial logic is straight-forward and in conjunction with the logic states of Figure 15. Logic states may be traced through the circuit to confirm that the appropriate logic level is applied to the corresponding gate so that when a prede- termined sequence of circuit status detector logic states has occurred, the logic gate corresponding to the classi¬ fication of this fault into' one of the major components is actuated. An example will be described later. In addition, NAND 872 is coupled to all of the inverse signals and in conjunction with multivibrator 909 and flip-flop 917 sets a time period for confirmation of the persistence of the detected sequence of logic states to indicate that a true fault has occurred. While any of several times may be appropriate for such a confirma ion, a period of 5.5 seconds has been found to be appropriate to provide confirmation. This time period is deemed sufficient to prevent the annoyance to the operator of a frequently illuminated or sporadically flashing lamp 68. If, after the period of 5.5 seconds, one of the circuit status detectors changes it logic signal, multivibrator 909 is reset. This reset causes lamp 68 to be extin¬ guished along with any of the display devices and prepares the circuit to detect the occurrence of another confirmed fault. The only " variation in this procedure results from the latching function provided by the High *^3RE O P WIP Voltage Detector which, once activated, will remain latched to indicate a fault until ignition switch 70 is opened. The classification of the fault as occurring in the alternator, voltage regulator and battery system is directly dependent upon the interconnection of the- logic circuit. It may be observed by tracing through the logic states shown in Figure 15, AND 890 will have a high level output for only five possible sequences of logic output states, AND 896 will have a high level output correspond¬ ing to only four possible sequences of logic output states, and AND 904 will have a high level output only for three logic state sequences. It should also be appreciated that AND gate 906 will have a high level out- put when the sequence of logic states is other-than the 12 sequences listed in Figure 15. Although only 12 sequences are detectable by Logic Module 102, additional sequences of logic states may be utilized to identify additional faults in various components of the alterna- tor, voltage regulator and battery system. It will also be appreciated that additional sensing detectors may be used to identify still further faults or to further clas¬ sify a fault. The scope of the invention is not limited to the detection of the 12 predetermined faults listed. The outputs of Logic Module 102 are applied to Dis¬ play Driver 104 which provides transistor drivers for the operation of display devices to indicate the occurrence of a fault and its classification into one of the major components of the alternator, voltage regulator and bat- tery system. Figure 14 shows the detailed electrical schematic for Display Driver 104 of Figure 2. In particular, the output from AND 890 of Figure 13 is applied through a resistor 930 to the base of an NPN transistor 931. The base of transistor 931 is connected through a resistor 932 to ground. The emitter of transistor 931 is also connected to ground. Logic V+ is applied to the emitter of a PNP transistor 933 and through a resistor 934 to the collector of transistor 931. The collector of transistor 931 is connected through a resistor 935 to the base of transistor 933. The collector of transistor 933 is connected through a resistor 936 to the positive input terminal of an operational amplifier 937. The positive input terminal of OP AMP 937 is also connected through a resistor 938 in series with a variable resistor 939 which is connected to ground. The output of OP AMP 937 is directly connected to the negative input terminal and at the output is a signal ANALOG. The collector of transistor 931 is connected through a resistor 940 to the base of a PNP transistor 941. Logic V+ is applied to the emitter of transistor 941. The collector of transistor 941 is connected through a resistor 942 to the base of an NPN transistor 943 whose emitter is connected to ground. The collector of tran- sistor 943 is connected through a resistor 944 to produce an output signal EXT. The output from AND 896 of Figure 13 is connected through a resistor 945 to the base of an NPN transistor 946. The base of transistor 946 is also connected through a resistor 947 to ground. The emitter of tran¬ sistor 946 is also connected to ground. Logic V+ is applied to the emitter of a PNP transistor 947 and through a resistor 948 to the collector of transistor 946. The collector of transistor 946 is also connected through a resistor 949 to the base of transistor 947. The collector of transistor 947 is connected through a resistor 950 to the positive input terminal of OP AMP 937. The collector of transistor 946 is connected through a resistor 951 to the base of a PNP transistor 952. Logic V+ is applied to the emitter of transistor 952. The collector of transistor 952 is connected through a resistor 953 to the base of an NPN transistor 954 whose - emitter is connected to ground. The collector of tran- sistor 954 is connected through a resistor 955 to produce an output signal RGR. The output from AND 904 of Figure 13 is connected through a resistor 957 to the base of an NPN transistor 958. The base of transistor 958 is connected through a resistor 959 to ground. The emitter of transistor 958 is also connected through a resistor 959 to ground. The emitter of transistor 958 is also connected to ground. Logic V+ is applied to the emitter of a PNP transistor 960 and through a resistor 961 to the collector of tran- sistor 958. The collector of transistor 958 is also con¬ nected through a resistor 962 to the base of transistor 960. The collector of transistor 960 is connected through a resistor 963 to the positive input terminal of OP AMP 937. The collector of transistor 958 is also connected through a resistor 964 to the base of a PNP transistor 965. Logic V+ is applied to the emitter of transistor 965 and its collector is connected through a resistor 966 to the base of a PNP transitor 967. The emitter of transistor 967 is connected to ground. The collector of transistor 967 is connected through a resistor 968 to produce an output signal ALT. The output of AND 906 from Figure 13 is connected through a resistor 970 to the base of an NPN transistor 971. The base of transistor 971 is connected through a resistor 972 to ground. Logic V+ is applied to the emit¬ ter of a PNP transistor 973 and through a resistor 974 to the collector of transistor 971. The collector of tran¬ sistor 971 is also connected through a resistor 975 to the base of transistor 973. The collector of transistor 973 is connected through a resistor 976 to the base of a NPN transistor 977, whose emitter is connected to ground. At the collector of transistor 977 is an output signal LAMP DIAG. OP AMP -937 is preferably one device of the dual package of amplifiers of the IC designated LM2904 which has been previously described for earlier figures. Whil neither a voltage input nor ground is shown for this operational amplifier it should be clear that one of the previously unused devices in dual or quad packages described for earlier figures may be utilized for this figure and those skilled in the art would be fully cap¬ able of supplying both Logic V+ and a ground to such an amplifier. The outputs of AND 890, 896, and 904 are coupled through OP AMP 937 to provide an output designated ANALOG. In the alternative to the use of a lamp display to indicate the classification of the fault, the ANALOG signal at the output of OP AMP 937 provides four separat voltage levels corresponding to: the normal operating condition, the existence of a fault in the external circuit (EXT), the regulator (RGR), or the alternator (ALT) . This is intended to be an alternative to the display device scheme but can also be used in conjunctio with it. The output of AND 906 is also coupled through suit¬ able transistor drivers to produce a signal LAMP DIAG. It should be recalled that the LAMP DIAG signal is applied to Figure 3 and will cause lamp 68 in Figure 1 to turn on to indicate to the operator that a problem has arisen in his alternator, voltage regulator, battery system. Lamp 68 always comes on in conjunction with one of the categorizations of a detected fault as having occurred in one of the major components of the alternator battery system but this warning that a fault has occurred O does not provide any information as to the nature of the fault. With additional investigation on the part of either a mechanic or the operator, the determination can be made as to whether or not the detected fault has occurred in one of the major components. This would be indicated by the illumination of one of the EXT, RGR, or ALT lights. If, however, lamp 68 is illuminated under ordinary driv¬ ing conditions and none of the ALT, EXT, or RGR display lamps are illuminated, then the fault detected is of a type which cannot be classified or which constitutes a multiple fault. At such a time, additional analysis is obtained by accessing the logic state outputs of Logic Buffer 86 as shown in Figure 12. By sequentially accessing the logic states corresponding to each of the circuit status detectors, one can determine, precisely the sequence of logic states and with this information identify precisely the nature of the fault. With this information, the appropriate repair may be instituted. Figure 15 shows a logic state diagram for the eight circuit status detectors identifying the major faults in the alternator, voltage regulator and battery system. In particular the first five logic state sequences corre- spond to identified faults which may occur in the exter¬ nal (EXT) circuit, which is generally defined as not within the alternator or voltage regulator. The next group of four logic state sequences correspond to iden¬ tified faults which may occur in the regulator (RGR). The last three logic state sequences identify faults which may occur in the alternator (ALT) . Figure 15 lists the 12 sequences of circuit status detector logic states which identify faults in the major components of the alternator, voltage regulator and battery system. The sequence of alphabetic characters corresponds to the identification of logic state outputs for the circuit status detectors. For all of the eight circuit status detectors, the normal state is 0. To more fully understand the operation of the gener ation and classification of logic states for the circuit status detectors, consider the example of the occurrence of the shorted field fault for which the logic state sequence is listed in Figure 15. Physically, either of two conditions might have occurred: the field coil itself could be shorted or the flyback diode which is in parallel with the field coil could be shorted. The two physical conditions are indistinguishable with the pres¬ ent set of circuit status detectors. In either case, there would be no voltage difference at terminals FC+ an FC-, and this would be correctly classified with the present detectors as a fault in the alternator. Reviewing the circuit status detectors and the logi states at Logic Buffer 86 for the shorted field fault, a the occurrence of the fault the Darlington Detector (K) would produce a 1 logic level because the duty cycle of the Darlington Drive signal would not be equal to the duty cycle of the Darlington amplifier output (FIELD-) . The Low Voltage Detector (J) would be at 1 because the system voltage had fallen below an acceptable limit sinc there is no output from the alternator. The High Voltag Detector (I) would remain at 0. The Field Detector (H) would be at 1 because the flyback voltage detected each cycle would not be present since shutting down the Darlington Drive signal there would not be a one diode voltage drop exhibited by the inductance of the field coil. It should be recalled that this detector detects anything less than a one diode drop during the sampling interval. The Stator Detector (G) would remain at 0. The Phase Detector (F) would be at 1 indicating that there is no alternator output. The Ripple Detector (E) would be unaffected by the occurrence of this fault. The Voltage Sense Detector (D) would be at 1 because of the loss of the phase signal which also caused the Phase Detector to indicate a fault. The resulting sequence of logic states from left to right as Voltage Sense Detector to Darlington Detector is: 10101011. By serially inspecting the individual logic states of the detectors, one can deduce the most probable faults in the system causing these logic states. The Sense Detector at 1 could be caused by a broken belt, a discon¬ nected terminal S, an open field coil, or a shorted field coil. The addition of a normal logic state for the Ripple Detector adds little to the possible causes. ' When the Phase Detector logic state is considered to form the sequence 101, the unplugged terminal S is eliminated as a possible fault. The addition of a normal logic state for the Stator Detector also adds little information. The addition of the Field Detector logic state at 1 elimin¬ ates the possibility of a broken belt and forms a binary sequence 10101. The possible diagnosis has now been reduced to a fault due to either an open or shorted field. It should be realized that both of these faults are classified as in the alternator. The addition of a 0 logic state for the High Voltage Detector adds little to the analysis as does the addition of a logic state of 1 for Low Voltage signal. The sequence has now become 1010101. The addition 1 logic state for the Darlington Detector clearly eliminates the possibility of an open field, since for the open field the Darlington amplifier signal would be 0. Thus, the binary representation 10101011 representing the sequence of logic signals for the circuit status detectors uni¬ quely defines the fault to be due to a shorted field coil and this sequence of logic states is applied to Logic Module 102. By tracing through the interconnections, it will b observed that NAND 862 responds to D, E (inverse), F, G (inverse) , H, 1 (inverse) * , J and the corresponding leve of these signals are all one. The K signal is not used 5 in this case since the fault has already been determine to be in the . alternator. Thus, the output of NAND 862 0 and the output of inverter 902 is 1. The output of O 900 must be at 1 and .the first input of AND 904 is ther fore 1. So long as the signal persists for the 5.5 10 second true fault confirmation time-out period provided by multivibrator 909 connected to flip-flop 917, the 1 output of AND 904 will actuate the ALT display device. Numerous oth-teϋ' examples of the logic state sequence sh __-_o.-,—w•n in Fig re 15 may be traced through the Logic Modu * 15 to verify that this circuit operates to correctly class- ify the sequence of the logic states as corresponding to i. a fault having occurred in one of the major components the electrical system. The preferred embodiment has been described with th 20 use of discrete components. However, it should be clear that, except for certain capacitors and large current handling dev19^5,-- he logic circuitry may be implemented on a single integrated circuit. This integrated circuit could also be used for the voltage regulator circuit and 25 the previously discussed advantages of combining the various circu.it functions could easily be realized by current technology. While a specific embodiment of this invention has been shown ancj described, further modifications and 30 improvements will occur to those skilled in the art. Al modifications which retain the basic underlying prin¬ ciples disclosed and claimed herein are within the scope of this invention.

Claims: Claims 1. An in situ self-diagnostic automotive alternator- battery charging system comprising: a battery; voltage regulator means sensing battery voltage and generating an excitation signal in response thereto; alternator means coupled to said battery and said voltage regulator means, driven by a vehicle engine, providing a rectified electrical signal for charging said battery in response to said excitation signal; a plurality of electronic circuit status detec¬ tors, each of said plurality rnainta.; . ig a first logic state when a corresponding electricc_._ signal characteris¬ tic is within a predetermined range and a second logic state when said electriβal signal characteristic is outside said predetermined range, selected ones of said plurality being coupled to said battery, voltage regula¬ tor means and said alternator means; and logic means coupled to said plurality of circuit status detectors and responsive to the logic output states of said circuit status detectors, identifying pre¬ determined sequences of logic states thereby to identify the occurrence of faults in said charging system. 2. The battery charging system of claim 1 wherein at least one of said electronic circuit status detectors includes resettable timing means establishing time inter vals for the detection of repetitive occurrences of puls signals. 3. The battery charging system of claim 2 wherein one of said electronic circuit status detectors includes means to detect the operation of said alternator and to produce logic signals corresponding to the operative and inoperative status of said alternator. 4. The battery charging system of claim 3 wherein said detector having means to detect the operation of said alternator further includes means to monitor phase signals from said alternator, the continued detection of which results in production of said alternator a logic signal indicative of alternator operation. 5. The battery charging system of claim 4 wherein said logic means further includes power supply means, responsive to logic signals from said status detector fo detection of the operation of said alternator, for sup¬ plying power to operate said voltage regulator means only when said alternator means operation has been detected. 6. The battery charging system of claim 5 wherein said logic means further includes combinatorial logic circuits to identify the occurrence of predetermined sequences of said logic states. 7. The battery charging system of claim 6 wherein said logic means further includes sequence timing means, establishing a minimum time interval during which a pre- determined sequence of logic states must be maintained, to confirm the identification of a fault. 8. The battery charging system of claim 7 wherein said logic means further includes display means, respon¬ sive to the termination of said minimum time interval of said sequence timing means, for warning the operator of the detection of a fault and providing additional signals indicative of the location of the detected fault in said battery charging system. 9. The battery charging system of claim 8 wherein said logic means further includes reset means operative after disruption of a confirmed sequence of logic states to reset said sequence timing means to re-establish the minimum time interval. 10. The battery charging system of claim 9 wherein said plurality of circuit status detectors and said logic means are made integral with the circuitry for said volt¬ age regulator means. 11. An in situ self-diagnostic automotive alternator battery charging system comprising: a battery; voltage regulator means sensing battery voltage and in response to an actuating signal, generating an excitation signal in response to the sensed battery volt¬ age; alternator means coupled to said voltage regula¬ tor means and selectively coupled to said battery, driven by a vehicle engine, providing a rectified electrical signal for charging said battery in response to said excitation signal; an ignition switch for establishing coupling of said battery to said alternator means; a plurality of electronic circuit status detec¬ tors powered by said automotive charging system, each of said plurality being coupled to said battery or alterna¬ tor means by isolating transistors preventing the flow of electrical current* through said detectors when said igni- tion switch is open, each of said plurality of detectors maintaining a first logic state when a corresponding electrical sig¬ nal characteristic is within a predetermined range and a second logic state when said electrical signal character- istic is outside said predetermined range, selected ones of said plurality being coupled to said battery, voltage regulator means and said alternator means; one of said plurality of said electronic circuit status detectors being coupled to said alternator and including means to detect the operation of said alterna¬ tor and producing logic signals corresponding to the operative and inoperative status of said alternator; logic means coupled to said plurality of circuit status detectors and including power supply means, responsive to logic signals from said status detector for --Sυ E OMP detection of the operation of said alternator, for sup¬ plying said actuating signal to said voltage regulator means when said alternator means operation has been detected, said logic means being responsive to the logic output states of said circuit status detectors, identify¬ ing predetermined sequences of logic states thereby to identify the occurrence of faults in said charging system. irø 12. The battery charging system of claim 11 wherein at least one of said electronic circuit status detectors includes resettable timing means establishing time inter vals for the detection of repetitive occurrences of pulse signals. 13. The battery charging system of claim 12 wherein said logic means further includes combinatorial logic circuits to identify the occurrence of predetermined sequences of said logic states. 14. The :?ttery charging system of claim 13 wherein said logic ir. - _ further includes sequence timing means, establishing =. minimum time interval during which a pre¬ determined sequence of logic states must be maintained, to confirm the identification of a fault. 15. The battery charging system of claim 14 wherein said logic means further includes display means, respon¬ sive to the termination of said minimum time interval of said sequence timing means, for warning the operator of the detection of a fault and providing additional signals indicative of the location of the detected fault in said battery charging system. 16. The battery charging system of claim 15 wherein said logic means further includes reset means operative after disruption of a confirmed sequence of logic states to reset said sequence timing means to re-establish the minimum time interval. 17. The battery charging system of claim 16 wherein said alternator means further includes an indicator lamp connected to said ignition switch and said logic power supply means, the illumination of said indicator lamp OMPI causing the establishment of initial excitation current for said alternator means through said power supply means. 18. The battery charging system of claim 17 wherein said display means further includes means to cause illum¬ ination of said indicator lamp to warn the operator of the detection of a fault in the system. 19. The battery charging system of claim 18 wherein one of said electronic circuit status detectors detects a voltage exceeding a predetermined maximum range and said high voltage detector further includes protection means for interrupting the excitation signal supplied by said voltage regulator means to said alternator means when said voltage exceeding a maximum range is detected. 20. The battery charging system of claim 19 wherein said high voltage detector further includes latching means to disable said automobile system by continued interruption of said excitation signal 'until said igni¬ tion switch is opened. 21. The battery charging system of claim 20 wherein said plurality of circuit status detectors and said logic means are made integral with the circuitry for said volt¬ age regulator means. OMPI 22. An in situ fault diagnostic apparatus for attac ment to and permanent integration with an automotive alternator, voltage regulator, and battery system com¬ prising: a plurality of electronic circuit status detectors each of said plurality maintaining a first logic state when a corresponding electrical signal char¬ acteristic is within a predetermined range and a second logic state when said electrical signal characteristic i outside said predetermined range; selected ones of said plurality being coupled to said battery, voltage regula¬ tor means and said alternator means; and logic means coupled to said plurality of circuit status detectors and responsive to the logic output states said circuit status detectors identifying the occurrence of predetermined sequences of said logic states, thereby to identify the occurrence of faults in the charging system. OM WIP 23. The fault diagnostic apparatus of claim 22 wherein at least one of said electronic circuit status detectors includes resettable timing means establishing time intervals for the detection of repetitve occurrences of pulse signals. 24. The fault diagnostic apparatus of claim 23 wherein one of said electronic circuit status detectors includes means to detect the operation of said alternator and to produce logic signals corresponding to the opera- tive and inoperative status of said alternator. 25. The fault diagnostic apparatus of claim 24 wherein said detector having means to detect operation of said alternator further includes means to monitor phase signals from said alternator, the continued detection of which results in the production of a logic signal indica¬ tive of alternator operation. 26. The fault diagnostic apparatus of claim 25 wherein said logic means further includes power supply means, responsive to logic signals from said status detector for detection of the operation of said alterna¬ tor, for supplying power to operate said voltage regula¬ tor means only when said alternator means operation has been detected. 27. The fault diagnostic apparatus of claim 26 wherein said logic means further includes combinatorial logic circuits to identify the occurrence of predeter¬ mined sequences of logic states. 28. The fault diagnostic apparatus of claim 27 wherein said logic means further includes sequence timing means,- establishing a minimum time interval during which a predetermined sequence of logic states must be main¬ tained, to confirm the identification of a fault. 29. The fault diagnostic apparatus of claim 28 wherein said logic means further includes display means, responsive to the termination of said minimum time inter¬ val of said sequence timing means, for warning the opera¬ tor of the detection of a fault and providing additional signals indicative of the location of the detected fault in said automotive system. 30. The fault diagnostic apparatus of claim 29 wherein said logic means further includes reset means operative after disruption of a confirmed sequence of logic states to reset said sequence timing means to re-establish the minimum time interval. 31. The fault diagnostic apparatus of claim 30 wherein said plurality of circuit status detectors and said logic means are made integral with the circuitry for said voltage regulator means. -< $ U E OMP 32. The method of electronically diagnosing faults in the performance of an automotive alternator, voltage regulator, and battery system comprising the steps of: providing a plurality of electronic circuit status detectors at preselected positions in said system to monitor predetermined electrical signal characteris¬ tics; supplying in situ power to said electronic status detectors from said automotive system; establishing normal operating ranges for said predetermined electrical signal characteristics such that each of said circuit status detectors maintains a first logic state when said corresponding signal characteristic is within said operating range and a second logic state when said signal characteristic is outside said operating range; and monitoring said logic states of said plurality of circuit status detectors for predetermined sequences of said logic states, thereby to identify the occurrence of faults in the system. 33. The method of claim 32 wherein the step of establishing normal operating ranges includes the steps of selecting ones of said plurality of electronic circui status detectors and establishing time intervals for detecting the regular occurrence of pulse signals. 34. The method of claim 33 wherein the step of establishing normal operating ranges further includes th step of selecting one of said plurality of electronic circuit status detectors for detecting the operation of said alternator. 35. The method of claim 34 wherein the step of detecting includes the steps of testing for the continue reoccurrence of phase signals from said alternator and generating a signal indicative of the operation of said alternator upon said reoccurrence. 36. The method of claim 35 wherein after the step o generating a signal is included the step of supplying power to establish operation of said voltage regulator. 37. The method of claim 36 wherein the step of moni toring said logic states includes the step of comparing the duration of a logic state sequence with a predeter¬ mined time interval to confirm the detection of a fault. 38. The method of claim 37 wherein the step of moni toring said logic states further includes the steps of classifying said logic state sequences as to location of the detected fault and displaying an indication of said classification. 39. The method of claim 38 wherein after the step of displaying is included the step of terminating the dis¬ play of an indication of said classification upon disrup¬ tion of the duration of said logic state sequence. u E OMPI

Inventors: SIEVERS K
Applicants: MOTOROLA INC
Application year: 1981
Main classification: H02J7
IPC codes: G01R31, H02J7, H02P9