tokens: In the first and second stage , two gate modules ( MAC units ) are running in parallel to generate two internal vectors ( , , and ) , which are stored into a First In First Out ( FIFO ) for the next stages .