Dehzangi et al. Nanoscale Research Letters 2012, 7:381 http://www.nanoscalereslett.com/content/7/1/381 References 1. Lee C, No SY, Eom DI, Hwang CS, Kim HJ: The electrical and physical analysis of Pt gate/Al 2 O 3/p-Si (100) with dual high-k gate oxide thickness for deep submicron complementary metal-oxide- semiconductor device with low power and high reliability. J Electron Mater 2005, 34:1104–1109. 2. Chau R, Datta S, Doczy M, Doyle B, Kavalieros J, Metz M: High-/metal-gate stack and its MOSFET characteristics. Electron Device Letters, IEEE 2004, 25:408–410. 3. Song Y, Zhou H, Xu Q, Luo J, Yin H, Yan J, Zhong H: Mobility enhancement technology for scaling of CMOS devices: overview and status. J Electron Mater 2011, 40(7):1–29. 4. Lansbergen G, Rahman R, Wellard C, Woo I, Caro J, Collaert N, Biesemans S, Klimeck G, Hollenberg L, Rogge S: Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET. Nat Phys 2008, 4:656–661. 5. Colinge J: Multi-gate SOI MOSFETs. Microelectron Eng 2007, 84:2071–2076. 6. Li Y, Chou HM, Lee JW: Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs. Nanotechnology, IEEE Transactions on 2005, 4:510–516. 7. Yang B, Buddharaju K, Teo S, Singh N, Lo G, Kwong D: Vertical silicon- nanowire formation and gate-all-around MOSFET. Electron Device Letters, IEEE 2008, 29:791–794. 8. Shima A, Sugii N, Mise N, Hisamoto D, Takeda K, Torii K: Metal Schottky source/drain technology for ultrathin silicon-on-thin-box metal oxide semiconductor field effect transistors. Japanese Journal of Applied Physics 2011, 50:04DC06. 9. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M: Nanowire transistors without junctions. Nat Nanotechnol 2010, 5:225–229. 10. Nazarov A, Colinge J, Balestra F, Raskin JP, Gamiz F, Lysenko V: Semiconductor-On-Insulator Materials for Nanoelectronics Applications. Berlin: Springer Verlag; 2011. 11. Gundapaneni S, Ganguly S, Kottantharayil A: Bulk planar junctionless transistor (BPJLT): an attractive device alternative for scaling. Electron Device Letters, IEEE 2011, 32:261–263. 12. Kranti A, Yan R, Lee CW, Ferain I, Yu R, Akhavan ND, Razavi P, Colinge J: Junctionless nanowire transistor (JNT): properties and design guidelines, In Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European: September 14–16 2010. Sevilla: IEEE Xplore Digital Library; 2010:357–360. 13. Zhao DD, Nishimura T, Lee CH, Nagashio K, Kita K, Toriumi A: Junctionless Ge p-channel metal–oxide–semiconductor field-effect transistors fabricated on ultrathin Ge-on-insulator substrate. Applied Physics Express 2011, 4:031302. 14. Gnani E, Gnudi A, Reggiani S, Baccarani G: Theory of the junctionless nanowire FET. IEEE Transactions on Electron Devices 2011, 58:2903. 15. Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Colinge JP: Junctionless multigate field-effect transistor. Appl Phys Lett 2009, 94:053511-053511- 053512. 16. Ansari L, Feldman B, Fagas G, Colinge JP, Greer JC: Atomic scale simulation of a junctionless silicon nanowire transistor, In 12th International Conference on Ultimate Integration on Silicon (ULIS): March 14–16 2011. Cork: IEEE Xplore Digital Library; 2011:1–3. 17. Lee CW, Borne A, Ferain I, Afzalian A, Yan R, Dehdashti Akhavan N, Razavi P, Colinge JP: High-temperature performance of silicon junctionless MOSFETs. Electron Devices, IEEE Transactions on 2010, 57:620–625. 18. Raskin JP, Colinge JP, Ferain I, Kranti A, Lee CW, Akhavan ND, Yan R, Razavi P, Yu R: Mobility improvement in nanowire junctionless transistors by uniaxial strain. Appl Phys Lett 2010, 97:042114. 19. Hsieh E, Chung SS: A new type of inverter with juctionless (J-Less) transistors, In Silicon Nanoelectronics Workshop (SNW): June 13–14 2010. Honolulu: IEEE Xplore Digital Library; 2010:1–2. 20. Choi SJ, Moon DI, Kim S, Duarte JP, Choi YK: Sensitivity of threshold voltage to nanowire width variation in junctionless transistors. Electron Device Letters, IEEE 2011, 32(2):1–3. 21. Campbell P, Snow E, McMarr P: Fabrication of nanometer scale side gated silicon field effect transistors with an atomic force microscope. Appl Phys Lett 1995, 66:1388. 22. Snow E, Campbell P, McMarr P: Fabrication of silicon nanostructures with a scanning tunneling microscope. Appl Phys Lett 1993, 63:749–751. Page 8 of 9 23. Ionica I, Montes L, Ferraton S, Zimmermann J, Saminadayar L, Bouchiat V: Field effect and Coulomb blockade in silicon on insulator nanostructures fabricated by atomic force microscope. Solid State Electron 2005, 49:1497– 1503. 24. Pennelli G: Top down fabrication of long silicon nanowire devices by means of lateral oxidation. Microelectron Eng 2009, 86:2139–2143. 25. Martinez J, Martínez RV, Garcia R: Silicon nanowire transistors with a channel width of 4 nm fabricated by atomic force microscope nanolithography. Nano Lett 2008, 8:3636–3639. 26. Dehzangi A, Larki F, Saion E, Hutagalung SD, Hamidon M, Hassan J: Field effect in silicon nanostructure fabricated by atomic force microscopy nano lithography, In IEEE Regional Symposium on Micro and Nanoelectronics (RSM): September 28–30 2011. Kota Kinabalu: IEEE Xplore Digital Library; 2011:104–107. 27. Hutagalung SD, Lew KC: Electrical characteristics of silicon nanowire transistor fabricated by AFM lithography. IEEE Xplore Digital Library 2010, :358–362. 28. Dehzangi A, Larki F, Saion EB, Hatagalung SD, Abdullah AM, Hamidon MN, Hassan J: Study the characteristic of P-type junction-less side gate silicon nanowire transistor fabricated by AFM lithography. American Journal of Applied Science 2011, 8:872–877. 29. Larki F, Hutagalung SD, Dehzangi A, Saion EB, Abedini A, Makarimi AA, Hamidon MN, Hassan J: Electronic transport properties of junctionless lateral gate silicon nanowire transistor fabricated by atomic force microscope nanolithography. Microelectronics and Solid State Electronics 2012, 1:15–20. 30. SOITEC PTF: 38190 Bernin, France, In Book 38190 Bernin, France (Editor ed. ^eds.). City http://soitec.com/en/index.php. 31. Sugimura H, Nakagiri N: Chemical approach to nanofabrication: modifications of silicon surfaces patterned by scanning probe anodization. Jpn J Appi Phys Vol 1995, 34:3406–3411. 32. Avouris P, Martel R, Hertel T, Sandstrom R: AFM-tip-induced and current- induced local oxidation of silicon and metals. Appl Phys Mater Sci Process 1998, 66:659–667. 33. Yun M: Investigation of KOH anisotropic etching for the fabrication of sharp tips in silicon-on-insulator (SOI) material. Journal-Korean Physical Society 2000, 37:605–610. 34. Abdullah AM, Hutagalung SD, Lockman Z: Etching effect on the formation of silicon nanowire transistor patterned by AFM lithography, In Proceedings of the International Conference on Nanotechnology: Fundamentals and Applications; August 4–6 2010. Ontario: Repository@USM; 2010:398. http://eprints.usm.my/ 19500/ 35. Pennelli G, Piotto M, Barillaro G: Silicon single-electron transistor fabricated by anisotropic etch and oxidation. Microelectron Eng 2006, 83:1710–1713. 36. Youn S, Kang C: Effect of nanoscratch conditions on both deformation behavior and wet-etching characteristics of silicon (1 0 0) surface. Wear 2006, 261:328–337. 37. Philipsen HGG, Kelly JJ: Influence of chemical additives on the surface reactivity of Si in KOH solution. Electrochim Acta 2009, 54:3526–3531. 38. Choi YK, Ha D, King TJ, Bokor J: Investigation of gate-induced drain leakage (GIDL) current in thin body devices: single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs. Japanese Journal of Applied Physics PART 1 Regular Papers Short Notes and Review Papers 2003, 42:2073–2076. 39. Bouchiat V, Faucher M, Fournier T, Pannetier B, Thirion C, Wernsdorfer W, Clement N, Tonneau D, Dallaporta H, Safarov S: Resistless patterning of quantum nanostructures by local anodization with an atomic force microscope. Microelectron Eng 2002, 61:517–522. 40. Ionica I, Montès L, Ferraton S, Zimmermann J, Saminadayar L, Bouchiat V: Field effect and Coulomb blockade in silicon on insulator nanostructures fabricated by atomic force microscope. Solid State Electron 2005, 49:1497– 1503. 41. Hauser JR: A new and improved physics-based model for MOS transistors. Electron Devices, IEEE Transactions on 2005, 52:2640–2647. 42. Duarte JP, Choi SJ, Choi YK: A full-range drain current model for double- gate junctionless transistors. Electron Devices, IEEE Transactions on 2011, 58 (12):1–7. 43. Chen CY, Lin JT, Chiang MH, Kim K: High-performance ultra-low power junctionless nanowire FET on SOI substrate in subthreshold logic application, In IEEE International SOI Conference (SOI) 2010: October 11–14 2010. San Diego: IEEE Xplore Digital Library; 2010:1–2.