Dehzangi et al. Nanoscale Research Letters 2012, 7:381 http://www.nanoscalereslett.com/content/7/1/381 44. Pai CY, Lin JT, Wang SW, Lin CH, Kuo YS, Eng YC, Lin PH, Fan YH, Tai CH, Chen HH: Numerical study of performance comparison between junction and junctionless thin-film transistors. In IEEE. 2010:1410–1412. 45. Ramos J, Augendre E, Kottantharayil A, Mercha A, Simoen E, Rosmeulen M, Severi S, Kerner C, Chiarella T, Nackaerts A: Experimental evidence of short- channel electron mobility degradation caused by interface charges located at the gate-edge of triple-gate FinFETs. IEEE Xplore Digital Library 2006, :72–74. 46. Cho WJ: Characterizations of Interface-state Density between Top Silicon and Buried Oxide on Nano-SOI Substrate by using Pseudo-MOSFETs. Journal of Semiconductor Technology and Science 2005, 5:83. 47. Colinge J, Lee C, Dehdashti Akhavan N, Yan R, Ferain I, Razavi P, Kranti A, Yu R: Junctionless transistors: physics and properties, In Semiconductor-On- Insulator Materials for Nanoelectronics Applications. Heidelberg: Springer; 2011:187–200. 48. Ansari L, Feldman B, Fagas G, Colinge JP, Greer JC: Simulation of junctionless Si nanowire transistors with 3 nm gate length. Appl Phys Lett 2010, 97:062105. 49. Sorée B, Magnus W, Vandenberghe W: Low-field mobility in ultrathin silicon nanowire junctionless transistors. Appl Phys Lett 2011, 99:233509- 233509-233503. 50. Sorée B, Magnus W: Silicon nanowire pinch-off FET: basic operation and analytical model, In 10th International Conference on Ultimate Integration of Silicon. ULIS 2009:March 18–20 2009. Aachen: IEEE Xplore Digital Library; 2009:245–248. 51. Colinge JP, Ferain I, Kranti A, Lee CW, Akhavan ND, Razavi P, Yan R, Yu R: Junctionless nanowire transistor: complementary metal-oxide- semiconductor without junctions. Sci Adv Mater 2011, 3:477–482. 52. Fonash SJ, Iqbal MM, Udrea F, Migliorato P: Numerical modeling study of the unipolar accumulation transistor. Appl Phys Lett 2007, 91:193508. 53. Iqbal MMH, Hong Y, Garg P, Udrea F, Migliorato P, Fonash SJ: The nanoscale silicon accumulation-mode MOSFET—a comprehensive numerical study. Electron Devices, IEEE Transactions on 2008, 55:2946–2959. doi:10.1186/1556-276X-7-381 Cite this article as: Dehzangi et al.: Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography. Nanoscale Research Letters 2012 7:381. Page 9 of 9 Submit your manuscript to a journal and beneﬁt from: 7 Convenient online submission 7 Rigorous peer review 7 Immediate publication on acceptance 7 Open access: articles freely available online 7 High visibility within the ﬁeld 7 Retaining the copyright to your article Submit your next manuscript at 7 springeropen.com