# Patent

## Title
Frequency synthesizer using PLL architecture for wireless frequency allocation

## Abstract

An apparatus method to provide a frequency synthesizer using a phase locked loop in a communication device to provide a particular frequency allocation to generate an output from the PLL. The synthesizer includes a phase locked loop (PLL) circuit that has a feedback loop. The feedback loop has a feedback divider circuit that provides an N integer division of an output signal from the PLL in the feedback loop to close loop with the reference signal at a front end of the PLL. A value for feedback factor N to be used in the N integer division is based on a particular channel frequency selected and in which the feedback factor N is selected to provide a highest reference frequency available from the plurality of reference frequencies to generate the reference signal.

## Background
CROSS REFERENCE TO RELATED APPLICATION
This application claims the benefit of priority to the following U.S. provisional patent applications: 1) U.S. Provisional Patent Application Ser. No. 60/609,549; filed Sep. 13, 2004; and titled “Frequency Synthesizer Using PLL Architecture” and 2) U.S. Provisional Patent Application Ser. No. 60/609,550; filed Sep. 13, 2004; and titled “Frequency Allocation Using A Single VCO,” of which both are incorporated herein by reference.


BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The embodiments of the invention relate to communication devices and more particularly to a phase locked loop synthesizer implemented within such communication devices.
2. DESCRIPTION OF RELATED ART
Communication systems are known to support wireless and wire lined communications between wireless and/or wire lined communication devices. Such communication systems range from national and/or international cellular telephone systems to the Internet to point-to-point in-home wireless networks. Communication systems typically operate in accordance with one or more communication standards. For instance, wired communication systems may operate according to one or more versions of the Ethernet standard, the System Packet Interface (SPI) standard, or various other standards. Wireless communication systems may operate in accordance with one or more standards including, but not limited to, IEEE 802.11, Bluetooth, advanced mobile phone services (AMPS), digital AMPS, global system for mobile communications (GSM), code division multiple access (CDMA), local multi-point distribution systems (LMDS), multi-channel-multi-point distribution systems (MMDS), and/or variations thereof.
Depending on the type of wireless communication system, a wireless communication device, such as a cellular telephone, two-way radio, personal digital assistant (PDA), personal computer (PC), laptop computer, home entertainment equipment, et cetera communicates directly or indirectly with other wireless communication devices. For direct communications (also known as point-to-point communications), the participating wireless communication devices tune their receivers and transmitters to the same channel or channels (e.g., one of the plurality of radio frequency (RF) carriers of the wireless communication system) and communicate over that channel(s). For indirect wireless communications, each wireless communication device communicates directly with an associated base station (e.g., for cellular services) and/or an associated access point (e.g., for an in-home or in-building wireless network) via an assigned channel. To complete a communication connection between the wireless communication devices, the associated base stations and/or associated access points communicate with each other directly, via a system controller, via the public switch telephone network, via the Internet, and/or via some other wide area network.
For each wireless communication device to participate in wireless communications, it includes a built-in radio transceiver (i.e., receiver and transmitter) or is coupled to an associated radio transceiver (e.g., a station for in-home and/or in-building wireless communication networks, RF modem, etc.). Typically, the transceiver includes a data modulation stage and an RF stage. The data modulation stage (baseband process) converts between data and baseband signals in accordance with the particular wireless communication standard. The RF stage (transmitter section and receiver section) converts between baseband signals and RF signals. The RF stage may be a direct conversion transceiver that converts directly between baseband and RF or may include one or more intermediate frequency stages.
Wireless devices typically operate within certain RF frequency ranges established by one or more communications standards or protocols. A local oscillator generally provides a local oscillation signal that is used to mix with received or transmitted signals in the modulation/demodulation stages. A synthesizer may be used to set the frequencies to drive the local oscillator to provide the desired frequencies for mixing, in which the desired frequencies are generally based on the channel frequencies established for the particular standard or protocol.
When synthesizers are designed to provide certain frequencies, phase locked loops (PLLs) may be used to control the frequency. Some problems encountered with PLL related technology include the phase noise not being sufficiently low, reference frequency for phase frequency detection not being sufficiently high, which may result in smaller loop bandwidth, and the phase noise from a voltage controlled oscillator (VCO) not having sufficient filtering.
Although PLLs have been utilized in various capacities to control frequencies, there is a need to improve the architecture for providing PLLs in frequency ranges employed by wireless communication devices and standards to increase performance and/or to alleviate or reduce some of the problems noted above. Furthermore, when communication devices employ capabilities to operate using more than one communication standard or frequency band, it may be advantageous to utilize one circuitry to provide for the more than one standard or frequency band. For example, many communication devices are designed to operate using different frequency channels of the 802.11 standard, such as 802.11a, 802.11b and 802.11 g. Instead of having different circuitry to provide for different bands of channel frequencies, it may be advantageous to have a single circuit to provide for these frequency requirements.
SUMMARY OF THE INVENTION
The present invention is directed to apparatus and methods of operation that are further described in the following Brief Description of the Drawings, the Detailed Description of the Embodiments of the Invention, and the Claims. Other features and advantages related to the embodiments of the present invention will become apparent from the following detailed description of the embodiments of the invention made with reference to the accompanying drawings.
A scheme to provide a particular frequency allocation using a PLL architecture in a communication device. The frequency allocation is based on a synthesizer that receives a clock signal and uses a divider circuit to divide the clock signal to generate a reference signal having one of a plurality of reference frequencies. The reference frequencies are based on a frequency band selected for a communication protocol or protocols. One such protocol is the IEEE 802.11 standards.
The synthesizer includes a phase locked loop (PLL) circuit that has a feedback loop. The feedback loop has a feedback divider circuit that provides an N integer division of an output signal from the PLL in the feedback loop to close loop with the reference signal at a front end of the PLL. A value for feedback factor N to be used in the N integer division is based on a particular channel frequency selected and in which the feedback factor N is selected to provide a highest reference frequency available from the plurality of reference frequencies to generate the reference signal.
In one embodiment of the synthesizer, the clock signal is a 20 MHz signal and the reference frequencies are obtained by dividing the 20 MHz signal by factors of 3, 6 and 15 to generate reference frequencies of 6.667 MHz, 3.333 MHz and 1.333 MHz. The reference frequencies are selected based on channel frequencies of 802.11a, 802.11b and 802.11 g communication standards and the highest reference frequency available with an integer N value is used for generating the output from the PLL for various channel frequencies.



BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
FIG. 1 is a block schematic diagram illustrating a wireless communication system in accordance with one embodiment of the present invention.
FIG. 2 is a schematic block diagram illustrating a wireless communication device in accordance with one embodiment of the present invention.
FIG. 3 is a block schematic diagram illustrating one embodiment of a local oscillation module for providing local oscillator frequencies to perform frequency conversion in a radio device.
FIG. 4 is a block schematic diagram of one embodiment of a PLL-based synthesizer in which a reference frequency is determined by dividing a clock frequency by a factor of D and in which a divide by 2 circuit and a divide by N-circuit are employed in the PLL feedback loop.
FIG. 5 is a block schematic diagram of another embodiment of a PLL-based synthesizer in which a reference frequency is determined by dividing a clock frequency by factors of 3, 6 and 15 and in which only a divide by N circuit is employed in the PLL feedback loop.
FIG. 6 is a frequency allocation table for the synthesizers of FIGS. 4 and 5 to provide allocation of frequencies for 802.11a lower band based on a feedback factor N.
FIG. 7 is a frequency allocation table for the synthesizers of FIGS. 4 and 5 to provide allocation of frequencies for 802.11a upper band based on a feedback factor N.
FIG. 8 is a frequency allocation table for the synthesizers of FIGS. 4 and 5 to provide allocation of frequencies for 802.11b/g band based on a feedback factor N.
FIG. 9 is a block schematic diagram of an oscillation module illustrating generations of different oscillator channel frequencies from a single VCO source.
FIG. 10 is a block schematic diagram illustrating one embodiment of implementing the oscillation module of FIG. 9 to generate I and Q components for the radio shown in FIG. 2.



DETAILED DESCRIPTION OF THE EMBODIMENTS OF THE INVENTION
The embodiments of the present invention may be practiced in a variety of settings that implement a phase locked loop (PLL) based frequency synthesizer and, in particular, a PLL that is used to control synthesized frequencies which determine the operation of a local oscillator in a communication device or system.
FIG. 1 is a schematic block diagram illustrating a communication system 10 that includes a plurality of base stations (BS) and/or access points (AP) 11-13, a plurality of wireless communication devices 20-27 and a network hardware component 14. The wireless communication devices 20-27 may be laptop host computers 20 and 24, personal digital assistant hosts 21 and 27, personal computer hosts 23 and 26, cellular telephone hosts 22 and 25, and/or any other type of device that supports wireless communications. The details of the wireless communication devices will be described with reference to FIG. 2.
The base stations or access points 11-13 may be operably coupled to network hardware 14 via respective local area network (LAN) connections 15-17. Network hardware 14, which may be a router, switch, bridge, modem, system controller, et cetera, may provide a wide area network (WAN) connection 18 for communication system 10. Individual base station or access point 11-13 generally has an associated antenna or antenna array to communicate with the wireless communication devices in its area. Typically, the wireless communication devices register with a particular base station or access point 11-13 to receive services within communication system 10. For direct connections (i.e., point-to-point communications), wireless communication devices may communicate directly via an allocated channel.
Typically, base stations are used for cellular telephone systems and like-type systems, while access points are used for in-home or in-building wireless networks. Regardless of the particular type of communication system, each wireless communication device includes a built-in radio and/or is coupled to a radio. The radio includes a highly linear amplifiers and/or programmable multi-stage amplifiers to enhance performance, reduce costs, reduce size, and/or enhance broadband applications.
FIG. 2 is a schematic block diagram illustrating a wireless communication device that includes a host unit 30 and an associated radio unit 60. Host unit 30 may be incorporated in a communication device, such as one or more of the wireless communication devices 20-27 shown in FIG. 1. For cellular telephone hosts, radio 60 is typically a built-in component. For personal digital assistants hosts, laptop hosts, and/or personal computer hosts, radio 60 may be built-in or may be an externally coupled component that couples to host device 30 via a communication link, such as a PCI interface, PCMCIA interface, USB interface, or another type of interface.
As illustrated, host device 30 includes a processing module 50, memory 52, radio interface 54, input interface 58, and output interface 56. Processing module 50 and memory 52 execute corresponding instructions that are typically done by the host device. For example, for a cellular telephone host device, processing module 50 performs the corresponding communication functions in accordance with a particular cellular telephone standard.
Radio interface 54 allows data to be received from and sent to radio 60. For inbound data received from radio 60, radio interface 54 provides the data to processing module 50 for further processing and/or routing to output interface 56. Output interface 56 provides connectivity to an output display device 57, such as a display, monitor, speakers, et cetera, such that the received data may be displayed or otherwise output. Radio interface 54 also provides outbound data from processing module 50 to radio 60. Processing module 50 may receive the outbound data from an input device 59, such as a keyboard, keypad, microphone, et cetera, via input interface 58 or generate the data itself. For data received via input interface 58, processing module 50 may perform a corresponding host function on the data and/or route it to radio 60 via radio interface 54.
Radio 60 includes a host interface 62, a digital receiver processing module 64, an analog-to-digital converter (ADC) 66, a filtering/gain/attenuation module 68, an intermediate frequency (IF) mixing down conversion stage noted as down-conversion module 70, a receiver filter module 71, a low noise amplifier (LNA) 72, a transmitter/receiver (Tx/Rx) switch module 73, a local oscillation module 74, a memory 75, a digital transmitter processing module 76, a digital-to-analog converter (DAC) 78, a filtering/gain/attenuation module 80, an IF mixing up conversion stage noted as up-conversion module 82, a power amplifier (PA) 84, a transmitter filter module 85, and an antenna 86. The antenna 86 may be a single antenna that is shared by the transmit and receive paths as controlled by Tx/Rx switch 73, or may include separate antennae for the transmit path and receive path (shown by the dotted line). The antenna implementation may depend on the particular standard to which the wireless communication device is compliant.
Digital receiver processing module 64 and digital transmitter processing module 76, in combination with operational instructions stored in memory 75, execute digital receiver functions and digital transmitter functions, respectively. The digital receiver functions include, but are not limited to, digital intermediate frequency to baseband conversion, demodulation, constellation demapping, decoding, and/or descrambling. The digital transmitter functions include, but are not limited to, scrambling, encoding, constellation mapping, modulation, and/or digital baseband to IF conversion. Digital receiver and transmitter processing modules 64 and 76 may be implemented using a shared processing device, individual processing devices, or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions.
Memory 75 may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, and/or any device that stores digital information. Note that when processing module 64 and/or 76 implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry; the memory storing the corresponding operational instructions may be embedded with the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry. Memory 75 stores, and the processing module 64 and/or 76 executes, operational instructions that facilitate functionality of the device. In some embodiments, the combination of digital receiver processing module 64, digital transmitter processing module 76 and memory 75 may be referred to together as a “baseband processor.”
In operation, radio 60 receives outbound data 94 from host 30 via host interface 62. Host interface 62 routes outbound data 94 to digital transmitter processing module 76, which processes outbound data 94 in accordance with a particular wireless communication standard (e.g., IEEE802.11a, IEEE802.11b, IEEE802.11 g, Bluetooth, et cetera) to produce digital transmission formatted data 96. Digital transmission formatted data 96 is typically a digital base-band signal or a digital low IF signal, where the low IF typically may be in the frequency range of one hundred kilohertz to a few megahertz (MHz).
Digital-to-analog converter 78 converts digital transmission formatted data 96 from the digital domain to the analog domain. Filtering/gain/attenuation module 80 filters and/or adjusts the gain of the analog signal prior to providing it to up-conversion module 82 for mixing. Up-conversion module 82 directly converts the analog baseband or low IF signal into an RF signal based on a transmitter local oscillation (Tx LO) 83 provided by local oscillation module 74. Power amplifier 84 amplifies the RF signal to produce outbound RF signal 98, which is filtered by transmitter filter module 85. Antenna 86 propagates outbound RF signal 98 to a targeted device such as a base station, an access point and/or another wireless communication device.
Radio 60 also receives inbound RF signal 88 via antenna 86, which was transmitted by a base station, an access point, or another wireless communication device. Antenna 86 provides inbound RF signal 88 to receiver filter module 71 via Tx/Rx switch 73, where Rx filter 71 bandpass filters inbound RF signal 88. Rx filter 71 provides the filtered RF signal to low noise amplifier 72, which amplifies signal 88 to produce an amplified inbound RF signal. The low noise amplifier 72 provides the amplified inbound RF signal to down-conversion module 70, which directly converts the amplified inbound RF signal into an inbound low IF signal or baseband signal based on a receiver local oscillation (Rx LO) 81 provided by local oscillation module 74. Down-conversion module 70 provides the inbound low IF signal or baseband signal to filtering/gain/attenuation module 68. Filtering/gain/attenuation module 68 may be implemented to filter and/or attenuate the inbound low IF signal or the inbound baseband signal to produce a filtered inbound signal.
Analog-to-digital converter 66 converts the filtered inbound signal from the analog domain to the digital domain to produce digital reception formatted data 90. Digital receiver processing module 64 decodes, descrambles, demaps, and/or demodulates digital reception formatted data 90 to recapture inbound data 92 in accordance with the particular wireless communication standard being implemented by radio 60. Host interface 62 provides the recaptured inbound data 92 to host device 30 via radio interface 54.
As one of ordinary skill in the art will appreciate, the particular wireless communication device of FIG. 2 may be implemented using one or more integrated circuits. For example, host 30 may be implemented on one integrated circuit and digital receiver processing module 64, digital transmitter processing module 76 and memory 75 may be implemented on a second integrated circuit, and the remaining components of radio 60, less the antenna 86, may be implemented on a third integrated circuit. As an alternative embodiment, radio 60 may be implemented on a single integrated circuit. As yet another alternative embodiment, processing module 50 of host 30 and digital receiver and transmitter processing modules 64 and 76 may be a common processing device implemented on a single integrated circuit. Further, memory 52 and memory 75 may be implemented on a single integrated circuit and/or on the same integrated circuit as the common processing modules of processing module 50 and digital receiver and transmitter processing module 64 and 76.
FIG. 3 shows one embodiment of a local oscillation (LO) module 100, which may be employed as LO module 74 of FIG. 2. LO module 100 includes a synthesizer 101 and a local oscillator circuit 102. Synthesizer 101 generates a voltage controlled oscillator frequency signal (FVCO) 103 to local oscillator circuit 102. As will be described below, the frequency of FVCO depends on the channel frequency selected. Circuit 102 receives FVCO and generates LO signals (such as Rx LO and Tx LO in FIG. 2) for mixing with conversion circuits (such as down-conversion module 70 and up-conversion module 82 for the circuit of FIG. 2). Generally, for wireless communications where constellation mapping is employed, LO circuit 102 typically generates an in-phase LO component LOI 104 and quadrature LO component LOQ 105 for in-phase I and quadrature Q components of the complex modulation envelope.
Referring to FIGS. 4-8, FIGS. 4 and 5 illustrate two different phase locked loop (PLL) circuits that may be employed in synthesizer 101 of FIG. 3 and FIGS. 6-8 show various FVCO 103 signals that may be generated, depending on the particular communication standard selected. FIG. 4 shows a PLL-based frequency synthesizer 110 that may be implemented as one embodiment for synthesizer 101 of FIG. 3. FIG. 5 shows a PLL-based frequency synthesizer 210 that may be implemented as another embodiment for synthesizer 101 of FIG. 3.
In the embodiments shown, both synthesizers utilize a reference clock frequency of 20 MHz, which is provided from a clock source 111 or 211. In the particular example, a crystal reference (XTAL REF) is utilized. It is to be noted that other types of clock references may be used. Furthermore, other frequencies may be selected for the clock reference. 20 MHz is utilized in the particular example to generate the various frequencies noted in the tables of FIGS. 6-8.
For synthesizer 110, a divider circuit 112 provides one or more frequency division(s) to the 20 MHz clock signal. The frequency division (or divisions) is noted as D, so that the output of divider circuit is 20 MHz÷D and this divided reference is input to a phase frequency detector (PFD) 113. For synthesizer 210, a divider circuit 212 provides particular frequency divisions of 3, 6 and 15 to the 20 MHz clock signal (shown as 20 MHz/3, 20 MHz/6 and 20 MHz/15) as input to a phase frequency detector (PFD) 213. The outputs of PFDs 113 and 213 are coupled to respective charge pumps (CPs) 114, 214 and their charge outputs are used to drive respective VCO circuits 115, 215 to generate FVCO at the output.
A feedback path exists for the PLLs from the FVCO output back to respective PFD 113, 213. For synthesizer 110, a divide by two (÷2) circuit 116 is used to generate a feedback signal (FVCO/2) 117, which is then coupled through a divide by N (÷N) circuit 120 and a re-timing circuit 121 for control loop feedback to PFD 113 at the front end of the PLL. As will be described below, the value selected for N in the feedback path corresponds to a division factor applied to FVCO/2 to obtain a frequency value 20 MHZ/D at the output of divider circuit 112.
For synthesizer 210, a divide by two (÷2) circuit is not used in the feedback path, so the feedback signal into a divide by N circuit 220 is FVCO. Thus, FVCO is coupled through divide by N (÷N) circuit 220 to a re-timing circuit 221 for control loop feedback to PFD 213 at the front end of the PLL. As noted above, the value selected for N corresponds to a division factor applied to the feedback frequency (FVCO in this instance) to obtain one of the frequency values at the output of divider circuit 212, which is a division of 3, 6 or 15 to the 20 MHz clock signal. It is to be noted that in synthesizer 110, both a divide by two and divide by N circuits are utilized in the feedback path. In synthesizer 210, only the divide by N circuit is used. Re-timing circuit 121 is used to retime the output of divider circuit 120 with its input signal to remove jitter and phase noise injected by divider 120. The same for re-timing circuit 221 with respect to divider 220.
In one application, the PLL circuits of FIGS. 3 and 4 are used to provide VCO frequencies which drive local oscillators to operate on channel frequencies pertaining to the 802.11a communication standard and for the 802.11b/802.11 g communication standards. As will be described below, for the various 802.11 standards discussed, synthesizer 210 has certain advantages over synthesizer 110 in generating the VCO frequencies. The frequency tables of FIGS. 6-8 show the various example frequencies for synthesizer 110 and 210 that may be generated corresponding to channel frequencies for 802.11a lower band, 802.11a upper band and 802.11b/g band standards. Furthermore, synthesizer 110 generates various VCO frequencies corresponding to channel frequencies for the noted 802.11 standards by changing the reference division of the 20 MHZ clock signal out of circuit 112. On the other hand, synthesizer 210 provides frequency divisions of 3, 6 and 15 to the 20 MHz clock signal for all channel frequencies of the noted 802.11 standards.
In reference to FIG. 6, table 300 shows a portion of the frequencies pertaining to the lower band range of the 802.11a standard. The band range is approximately from 4920 MHz to 5700 MHz, with 20 MHz spacing between the channels. The left most column of table 300 shows some of the channel frequencies for 802.11a lower band, commencing at 4920 MHz. The second column of table 300 shows output frequency of the VCO (FVCO) corresponding to the channel frequencies. In the particular embodiment shown, FVCO is established as 2/3 of the channel frequency FCH, so that FVCO=2/3 FCH (or FCH=1.5 FVCO).
The next three columns to the right of the FVCO column show three possible reference frequencies for synthesizer 110. The three reference frequencies for synthesizer 110 are noted as 6.667 MHz, 3.333 MHz and 1.667 MHz, corresponding to divisions of 3, 6 and 12 of the 20 MHz clock signal. The numbers in the columns under the three reference frequencies denote values for N in the feedback path of synthesizer 110 for the respective frequencies. Thus, the particular N value shown is the dividing factor for circuit 120 in the feedback path for the PLL, when the divide by 2 circuit 116 is employed. For example, for a channel frequency of 4940 MHz in Table 300, FVCO is 3293.3 MHz ((2/3)×4940 MHz). If the reference frequency is set at 6.667 MHz (20 MHz÷3), then the value for N in the feedback is 247 ((3293.3 MHz÷2)÷N=6.667 MHz). If the reference frequency is set at 3.333 MHz (20 MHz÷6), the value for N is 494 ((3293.3÷2)÷N=3.333 MHz). If the reference frequency is set at 1.667 MHz (20 MHz÷12), then the value for N is 988 ((3293.3 MHz÷2)÷N=1.667 MHz. The other values for N in the three columns are calculated in the same manner for the other channel frequencies listed in table 300.
Next, the three right most columns of table 300 pertain to the three reference frequencies that are applicable to synthesizer 210 and the N values pertain to the divide by N operation of circuit 220. For synthesizer 220, the reference frequencies are set at 6.667 MHz (20 MHz÷3), 3.333 MHz (20 MHz÷6) and 1.333 MHz (20 MHz÷15), which correspond to the last three columns, respectively. For the same channel frequency of 4940 MHz, the corresponding N values are 494 (3293.3 MHz÷N=6.667 MHz), 988 (3293.3 MHz÷N=3.333 MHz) and 2470 (3293.3 MHz÷N=1.333 MHz). Note that for synthesizer 220, the reference frequencies are set to a fixed division of 3, 6 and 15 and no divide by 2 circuit is included in the PLL feedback loop.
It is to be noted that the value of N selected for a particular channel is to be of an integer value. That is, integer division is employed in the divide by N circuits 120, 220. Since all of the N values noted in table 300 are integers, synthesizer 110 may use any of the three frequencies (6.667 MHz, 3.333 MHz and 1.667 MHz) under N for FVCO/2 columns. Likewise, synthesizer 210 may use any of the three reference frequencies (6.667 MHz, 3.333 MHz and 1.333 MHz) under N for FVCO columns. However, for operation of synthesizers 110, 210, it is generally desirable to obtain the highest reference frequency available out of the PFD circuit 113, 213, in order to obtain a wider bandwidth for the PLL. That is, FBW=FPFD/X, where FBW is the bandwidth for the PLL, FPFD is the frequency into a PFD circuit and X is some constant for the circuit that relates FBW to FPFD. In one embodiment, in order to keep the phase lock loop stable and reference feedthrough low, a minimum value of the ratio X=FPFD/FBW is typically chosen to be larger than 6.
Accordingly, for both synthesizers 110, 210, the reference divider may be set at 3 for a reference frequency of 6.667 MHz, since this is the highest frequency noted in table 300 for both synthesizers and the N values are integers. For example, when synthesizer 210 is utilized, the reference division is set at 3 and the N value in the feedback divider for 802.11a lower band may be calculated to fall within the approximate range of

(2/3)FCH/(20 MHz/3)=FCH/10 MHz=492 to 570.

Note that table 300 only shows channel frequencies up to 5100 MHz, but the remaining channel frequencies and the corresponding N values follow the pattern shown.

FIG. 7 shows a table 400 which pertains to frequencies of 802.11a upper band range of 5725 MHz to 5900 MHz approximately. Again, FCH=1.5 FVCO and the columns denote respective values for N in the feedback loop of the synthesizers 110, 210 for the same reference frequencies noted in table 300. The reference frequencies noted in table 400 are the same as the reference frequencies of table 300 of FIG. 6. However, because the channel and VCO frequencies have changed, the divider value N has also changed. In this instance, some of the N values are now non-integers and not desirable for use in the feedback loop.
As noted in table 400, for synthesizer 110, the column exhibiting all integer values for N corresponds to the reference frequency of 1.667 MHz (N for FVCO/2 @ 1.667 MHz). For the channel frequencies at and above 5850 MHz, it is possible to use the reference frequency of 3.333 MHz, since the N values are integers. However, for channel frequencies under 5825 MHz and under, the only alternative is the reference frequency of 1.667 MHz for the example reference frequencies for synthesizer 110. Thus, with the particular example shown for the reference frequencies for synthesizer 110 in table 400, reference frequency of 1.667 MHz is the selected frequency, which is obtained by employing a divide by 12 operation to the 20 MHz clock. In an alternative embodiment, for those channel frequencies above 5858 MHz, a reference frequency of 3.333 MHz may be used.
In contrast, synthesizer 210 may use a reference frequency of 3.333 MHz, since all of the N values are integers within this column (N for FVCO @ 3.333 MHz). Alternatively, for those channel frequencies at and above 5850 MHz, the reference frequency of 6.667 MHz may be used. Thus, it is evident that synthesizer 210 allows the use of higher reference frequencies over synthesizer 110 using the same FVCO. Since the reference frequencies that may be used are higher, synthesizer 210 has higher bandwidth over synthesizer 110, even though the generated FVCO are the same.
Thus, for 802.11a upper band, synthesizer 210 may use the reference division of 6 (FPFD=20 MHz/6) and the feedback divider value N is determined as

(2/3)FCH/(20 MHz/6)=FCH/5 MHz=1145 to 1180 approximately.

As noted above, FCH range of 5850 to 5900 MHz may utilize a higher reference frequency, so that the N value calculation may be made as:

(2/3)FCH/(20 MHz/6)=FCH/5 MHz=app. 1145 to 1165, for FCH of app. 5725-5825 MHz

and

(2/3)FCH/(20 MHz/3)=FCH/10 MHz=app. 585 to 590, for FCH of app 5850-5900 MHz.

It is to be noted that the separation between 5825 MHz and 5850 MHz occurs due to the difference in the FCH separation. In the lower range, the channels are spaced by 20 MHz with a xxx5 MHz center. In the upper range at and above 5850 MHz, the channels are spaced by 10 MHz with a xxx0 MHz center.
FIG. 8 shows a table 500 which pertains to frequencies of 802.11b and 802.11 g (802.11b/g) band of 2412 MHz to 2477 MHz approximately, with 5 MHz spacing, plus 2484 MHz. Since FCH for 802.11b/g is much lower than 802.11a, a different FCH to FVCO relationship is utilized. In this instance for 802.11b/g, the relationship is set at:

FCH=1/2(1.5 FVCO) or FCH=3/4 FVCO

Again, the reference frequencies pertaining to synthesizers 110 and 210 are shown in table 500. In this particular example, the reference frequencies selected for synthesizer 110 are 3.333 MHz (20 MHz÷6), 1.333 MHz (20 MHz÷15) and 0.667 MHz (20 MHz÷30) approximately. The reference frequencies for synthesizer 210 have not changed.

The applicable values for the feedback divider N for synthesizer 110 are noted in the three middle columns and for synthesizer 210 are noted in the three right most columns. As noted in table 500, integer values for N are available only under the 0.667 MHz column for synthesizer 110 and only under the 1.333 MHz column for synthesizer 210. Thus, the reference frequency FPFD selected for synthesizer 110 is 0.667 MHz, while the reference frequency FPFD selected for synthesizer 210 is 1.333 MHz. Since synthesizer 210 has the higher available reference frequency for the feedback divider N, synthesizer 210 provides higher bandwidth for the PLL, as compared to synthesizer 110.
Thus, the divider value for the clock is set to 15, so that FPFD=20 MHz/15 and the feedback divider value N is obtained by

(4/3)FCH/(20 MHz/15)=FCH/1 MHz=2412 to 2477 approximately, and having an increment of 5, except at the last value of 2484.

As noted above, various embodiments may be implemented to provide the channel frequencies of the 802.11 standard. A PLL architecture that implements a VCO that may be manipulated to produce channel frequencies for 802.11a and 802.11b/g are noted in the examples above. A VCO frequency allocation scheme that allows a single synthesizer to generate the VCO frequencies for 802.11a and 802.11b/g is exemplified in the tables of FIGS. 6-8. In particular, synthesizer 210 exemplifies an embodiment in which one set of reference frequencies obtained from a division of 3, 6 and 15 of a 20 MHz clock signal allows generation of VCO signals for various channel frequencies for 802.11a and 802.11b/g. 20/3 (6.667) MHz is used as the reference frequency for 802.11a lower band, 20/6 (3.333) MHz is used as the reference frequency for 802.11a upper band and 20/15 (1.333) MHz is used as the reference frequency for 802.11b/g. This allocation scheme is based on the feedback divider value N being an integer at the respective channel frequencies. As noted above in table 400, in an alternative embodiment, 802.11a upper band may use both 6.667 MHz and 3.333 MHz as FPFD, depending on the higher or lower portion of the channel frequency band.
It is appreciated that although the same VCO frequencies noted in the allocation scheme of FIGS. 6-8 may be employed by synthesizer 110, the bandwith obtained is generally less. That is, synthesizer 210 allows the use of higher reference frequencies than synthesizer 110, so that higher PLL loop bandwidth is generally obtained with synthesizer 210. Higher loop bandwidth is advantageous since it may provide more filtering for phase noise from the VCO. It is generally understood that phase noise from a VCO is a significant noise contributor in a PLL and any improvement in noise filtering improves the signal-to-noise ratio of the PLL.
Furthermore, in one embodiment for employing synthesizer 210, current ICP into CP 214 may be set at 5 mA for a KVCO of 30 MHz per volt from VCO 215 to generate a VCO frequency (FVCO) of approximately 3 to 4 GHz. Typically, minimum KVCO is limited by ability of VCO calibration and maximum ICP is limited by power consumption and area of the integrated circuit. It is to be noted that ICP refers to the charge pump current and KVCO refers to the sensitivity of the VCO output frequency when its control voltage changes.
By designing the synthesizer as noted above, particularly synthesizer 210, a transceiver unit may be designed for combinational operation in different bands, such as 802.11a, 802.11b and 802.11 g with improved noise rejection in the PLL generating the local oscillation signal(s). Such a transceiver may be employed in the device of FIG. 2, which may be present in one or more wireless devices shown in FIG. 1.
Furthermore, it is to be noted that the relationship of FVCO to FCH in the example above is based on the ratios of 3/2 and 3/4. However, other relationships between FVCO and FCH may be used in other embodiments. One of the reasons for the selection of the particular ratios of 3/2 and 3/4 is to allow the use of a single VCO to provide FVCO across different frequency bands of communication protocols or standards, such as the IEEE 802.11. Another one of the reasons is to offset the VCO from the output frequency of a power amplifier of a transmitter to avoid a pulling effect.
Single VCO Operation to Generate Sets of Channel Frequencies
In the frequency allocation scheme noted above and exemplified in tables 300, 400, 500, FVCO and FCH have different proportional relationship depending on the band selected. For 802.11a, FCH=(3/2)FVCO. However, for 802.11b/g, FCH=(3/4)FVCO. This relationship is utilized so that 802.11a and 802.11b/g channel frequencies may be generated using FVCO in the range 3-4 GHz. FIG. 9 illustrates one example embodiment for generating the requisite channel frequencies from a single VCO operating in the approximate range of 3-4 GHz.
In FIG. 9, oscillator circuit 600 is shown having a VCO 601 feeding its output FVCO into a mixer 602. FVCO is also coupled to a divide by 2 (1⁄2 multiplier) circuit 603, which output is also coupled to mixer 602. The two signals are mixed in mixer 602 and the upper combination of the two mixed signals (FVCO+1⁄2 FVCO) is taken as the output 605. As mathematically noted, output 605 is 1.5 FVCO, which corresponds to the local oscillator channel frequency FCH for 802.11a.
Output 605 from mixer 602 is also coupled to another divide by 2 (1⁄2 multiplier) circuit 604 which output is (1.5/2) FVCO, which is 3⁄4 FVCO. Accordingly, output 605 corresponds to the local oscillator channel frequency FCH for 802.11b/g. Thus, by utilizing a single VCO that generates FVCO in the range of 3-4 GHz, local oscillation signals may be generated for 802.11a and 802.11b/g.
It is to be noted that circuit 600 may be employed by using synthesizer circuit 110 or 210 for VCO 601 to generate the requisite FVCO. Furthermore, an embodiment of circuit 600 may be employed in LO module 100 of FIG. 3 to generate the requisite LOI and LOQ signals from local oscillator 102.
FIG. 10 illustrates one example embodiment of LO module 700, comprised of an Integer-N synthesizer 701, which generates a FVCO 702 that is amplified by amplifier 705 and fed to mixers 706 and 707. FVCO 702 is also fed through a divide by 2 circuit 703, which output is also coupled to mixers 706, 707. Divide by 2 circuit 703 and mixers 706, 707 operate equivalently to divide by 2 circuit 603 and mixer 602 of FIG. 9, to generate the oscillator channel frequency (3/2) FVCO. In circuit 700, mixer 706 generates the in-phase component LOI(5 G) 710 for the 802.11a band, while mixer 707 generates the out-of-phase quadrature component LOQ(5 G) 711 for the 802.11a band.
The outputs of mixers 706, 707 are also coupled to a divide by 2 circuit 704 to further divide the (3/2) FVCO signal to generate 3⁄4 FVCO. Divide by 2 circuit 704 operate equivalently to divide by 2 circuit 604 of FIG. 9, to generate the oscillator channel frequency 3⁄4 FVCO. In-phase component LOI(2 G) 712 and quadrature component LOQ(2 G) 713 for the 802.11b/g band are output from divider 704.
Module 700 may be employed as one embodiment of LO module 100 of FIG. 3, in which synthesizer 701 is employed as synthesizer 101 and the remaining circuitry of module 700 employed as local oscillator 102. Output combinations 710/711 or 712/713 are selected as output pairs 104/105 depending on which band is selected. As noted, LO module 100 then may be implemented as LO module 74 of radio 60 of FIG. 2. Thus, a single VCO may be utilized to generate the requisite oscillator channel frequencies to perform up-conversion and/or down-conversion in processing signals in a radio unit. As noted, such a radio may be utilized in a wireless communication device. By designing a synthesizer with a single VCO to cover the required band(s), transceiver power consumption in an integrated circuit may be reduced, as well as saving space on a chip area.
Thus, a frequency allocation scheme is described in which a particular PLL architecture allows for improved performance across multiple bands and in which a single VCO may be utilized to generate requisite oscillator frequencies for the band channels.

## Claims

1. An apparatus comprising:
a clock divider circuit to receive a clock signal and to divide the clock signal to generate a reference signal having one of a plurality of reference frequencies, the reference frequencies to be based on a frequency band selected for a communication protocol or protocols; and
a phase locked loop (PLL) circuit having a feedback loop in which a feedback divider circuit provides an N integer division of an output signal from the PLL in the feedback loop to close loop with the reference signal at a front end of the PLL, in which a value for feedback factor N to be used in the N integer division is to be based on a particular channel frequency selected and in which the feedback factor N is to be selected to provide a highest reference frequency available from the plurality of reference frequencies to generate the reference signal.

2. The apparatus of claim 1 wherein the reference frequencies are based on a frequency band for a 802.11a communication standard.

3. The apparatus of claim 1 wherein the reference frequencies are based on a frequency band for 802.11b and 802.11 g communication standards.

4. The apparatus of claim 1 wherein the reference frequencies are based on frequency bands for 802.11a, 802.11b and 802.11 g communication standards.

5. The apparatus of claim 4 wherein the clock signal is a 20 MHz signal and the reference frequencies are obtained by dividing the 20 MHz signal by factors of 3, 6 and 15 to generate reference frequencies of 6.667 MHz, 3.333 MHz and 1.333 MHz.

6. The apparatus of claim 1 wherein the feedback loop of the PLL does not employ a divide by 2 circuit to divide the output signal by a factor of 2.

7. A synthesizer comprising:
a clock divider circuit to receive a clock signal and to divide the clock signal to generate a reference signal having one of a plurality of reference frequencies, the reference frequencies to be based on a frequency band selected for a communication protocol or protocols;
a phase frequency detector, forming a front end of a phase locked loop (PLL), coupled to receive the reference signal and to generate a signal to control output of the PLL;
a voltage controlled oscillator (VCO), in response to the signal from the phase frequency detector, to generate a VCO signal as the output of the PLL; and
a divide by N circuit, coupled in a feedback loop between the VCO and the phase frequency detector, to receive the output of the PLL and to provide an N integer division of the VCO signal as feedback to the phase frequency detector, in which a value for feedback factor N to be used in the N integer division is to be based on a particular channel frequency selected and in which the feedback factor N is to be selected to provide a highest reference frequency available from the plurality of reference frequencies to generate the reference signal.

8. The synthesizer of claim 7 wherein the reference frequencies are based on frequency bands for 802.11a, 802.11b and 802.11 g communication standards.

9. The synthesizer of claim 8 wherein the clock signal is a 20 MHz signal and the reference frequencies are obtained by dividing the 20 MHz signal by factors of 3, 6 and 15 to generate reference frequencies of 6.667 MHz, 3.333 MHz and 1.333 MHz.

10. The synthesizer of claim 9 wherein the reference frequency selected is approximately 6.667 MHz and an integer value selected for N is in an approximate range of 492-570 to generate channel frequencies of a lower band of the 802.11a standard.

11. The synthesizer of claim 10 wherein the reference frequency selected is approximately 3.333 MHz and an integer value selected for N is in an approximate range of 1145-1180 to generate channel frequencies of an upper band of the 802.11a standard.

12. The synthesizer of claim 10 wherein the reference frequency selected is approximately 3.333 MHz and an integer value selected for N is in an approximate range of 1145-1165 to generate channel frequencies of one portion of an upper band of the 802.11a standard and wherein the reference frequency selected is approximately 6.667 MHz and an integer value selected for N is in an approximate range of 585-590 to generate channel frequencies of a second portion of the upper band of the 802.11a standard.

13. The synthesizer of claim 9 wherein the reference frequency selected is approximately 1.333 MHz and an integer value selected for N is in an approximate range of 2412-2484 to generate channel frequencies of the 802.11b and 802.11 g standards.

14. The synthesizer of claim 7 wherein the clock signal is a 20 MHz signal and the reference frequencies are obtained by dividing the 20 MHz signal by factors of 3, 6 and 15 to generate reference frequencies of 6.667 MHz, 3.333 MHz and 1.333 MHz, wherein the reference frequencies are based on frequency bands for 802.11a, 802.11b and 802.11 g communication standards.

15. The synthesizer of claim 14 wherein the feedback loop of the PLL does not employ a divide by 2 circuit to divide the VCO signal by a factor of 2 in the feedback loop.

16. A method comprising:
dividing a clock signal to generate a reference signal having one of a plurality of reference frequencies, the reference frequencies to be based on a frequency band selected for a communication protocol or protocols;
utilizing the reference signal to drive a front end of a phase locked loop (PLL) having a feedback loop in which a feedback divider provides an N integer division of an output signal from the PLL in the feedback loop to close loop with the reference signal at a front end of the PLL, in which a value for feedback factor N to be used in the N integer division is to be based on a particular channel frequency selected and in which the feedback factor N is to be selected to provide a highest reference frequency available from the plurality of reference frequencies to generate the reference signal.

17. The method of claim 16 further including utilizing the reference frequencies based on frequency bands for 802.11a, 802.11b and 802.11 g communication standards.

18. The method of claim 17 wherein the clock signal is a 20 MHz signal and the reference frequencies are obtained by dividing the 20 MHz signal by factors of 3, 6 and 15 to generate reference frequencies of 6.667 MHz, 3.333 MHz and 1.333 MHz.