# Patent

## Title
One cycle control method for power factor correction

## Abstract

A one cycle control method for power factor correction based on a boost circuit and a main control chip of system comprises the steps of: (1) Determining whether soft-start ends or not; if the soft-start ends, processing step (2) directly, if not, increasing reference value Uref of output voltage and then processing step (2); (2) Reading sampling output voltage Uo, and sampling inductive current ig according to A/D sampling triggering instant; (3) Calculating duty ratio of PWM signal for driving the switch transistor; (4) Outputting PWM signal; (5) Calculating the next A/D sampling triggering instant according to the duty ratio of PWM signal; (6) Returning to step (2). The present invention can implement the function of power factor correction by integrating the software of the method into the main control chip of the existing system and cooperating with the simple boost circuit, without using the traditional circuit for power factor correction and the specific one cycle control chip for PFC, which reduces the cost of the system. Also the present invention ensures the sampling data true and correct, and the stable operation of system, by simple processing of the sampling triggering instant.

## Background
TECHNICAL FIELD
The present invention relates to power supply techniques, more particularly, to a one cycle control method for power factor correction based on a boost circuit.
BACKGROUND OF THE INVENTION
A Power Factor Correction (PFC) circuit is used for reducing the input harmonic current. However, the traditional PFC circuit has complicated techniques and design, and high component count, which makes it large in size and high in cost. So the design of the PFC circuit often makes a compromise between performance and cost.
In recent years, the studies of the one cycle control method for PFC focus on how to simplify the structure of the traditional control circuit for PFC, so as to avoid sampling the input voltage and eliminate the complicated analog multiplier. While the one cycle control circuit for PFC solves these problems very well. So far, one cycle control chips for PFC have been developed and applied, such as the one cycle control continuous conduction mode PFC boost converter integrated circuit with power switch and boost converter disclosed in Chinese patent No. 200380109048.6. Although one cycle control chips for PFC are simple and reliable, the cost-to-use is too high.
It is known that many systems are controlled by main control chips such as DSP. DSP and other main control chips have powerful capacity of software integration, compatibility and signal processing, so it will be an increase of cost and a waste of resources as well if a specific one cycle control chip for PFC is additionally applied in such system. For example, power factor correction techniques are applied broadly to the power supplies of compressor in the field of air conditioner, and a main control chip has been integrated in the main control board of the compressor, so it is necessary to develop corresponding techniques to avoid using specific high cost one cycle control chips for PFC.
SUMMARY OF THE INVENTION
The present invention aims at providing a one cycle control method for power factor correction , which can be integrated into the main control chip of system by software, so as to realize the one cycle control strategy efficiently by cooperating with a simple boost circuit.
The present invention is carried out by the following technical scheme:
A one cycle control method for power factor correction is based on a boost circuit and a main control chip of system. The boost circuit comprises an AC input, a rectifying circuit, an inductor, fast recovery diodes, a capacitor, a DC output, an inductive current sampling circuit, an output voltage sampling circuit, a switch transistor and a driving circuit of the switch transistor. The one cycle control method for power factor correction comprises the steps as follows:
(1) Determining whether soft-start ends or not; if the soft-start ends, processing step (2) directly, if not, increasing reference value Uref of output voltage and then processing step (2);
(2) Reading sampling output voltage Uo and sampling inductive current ig according to A/D sampling triggering instant;
(3) Calculating as follows duty ratio of PWM signal for driving the switch transistor:
Calculating u1 and u2 according to Equation of




  {
  
    
      
        
          
            
              
                
                  u
                  1
                
                ⁡
                
                  (
                  t
                  )
                
              
              =
              
                
                  
                    
                      i
                      g
                    
                    ⁡
                    
                      (
                      nT
                      )
                    
                  
                  ⁢
                  
                    R
                    s
                  
                
                
                  
                    u
                    m
                  
                  ⁡
                  
                    (
                    nT
                    )
                  
                
              
            
          
        
        
          
            
              
                
                  u
                  2
                
                ⁡
                
                  (
                  t
                  )
                
              
              =
              
                
                  1
                  T
                
                ⁢
                
                  
                    ∫
                    0
                    t
                  
                  ⁢
                  
                    1
                    ⁢
                    
                      
                    
                    ⁢
                    
                      d
                      τ
                    
                  
                
              
            
          
        
      
      ⁢
      
        
      
      ⁢
      0
    
    ≤
    t
    ≤
    
      T
      ⁢
      
        
      
      ⁢
      0
    
    ≤
    τ
    ≤
    t
  




in which Rs is an equivalent current detection resistance, um is an output of a PI regulator by regulating difference between the reference value Uref of the output voltage and the sampling output voltage Uo; obtaining the duty ratio of PWM signal;
(4) Outputting PWM signal;
(5) Calculating the next A/D sampling triggering instant according to the duty ratio of PWM signal;
(6) Returning to step (2).
The advantages of the present invention over the prior art are as follows: the function of power factor correction can be implemented by integrating the software of the method into the main control chip (DSP, for example) of system and cooperating with the simple boost circuit, without using the traditional circuit for power factor correction and the specific one cycle control chip for PFC, which reduces the cost of the system; more especially, the present invention avoids sampling around the switching instant by calculating the sampling triggering instant, which ensures the sampling data true and correct, further ensures the optimal effect of
PWM control signals and the stable operation of system.



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic view illustrating a one cycle control system for Power Factor Correction based on the boost circuit;
FIG. 2 is a flow chart illustrating the one cycle control method for power factor correction n according to the present invention;
FIG. 3 illustrates waveforms of signals u1, u2, um and PWM control signal involved in the one cycle control method for power factor correction according to the present invention;
FIG. 4 is a flow chart illustrating the first way for calculating the duty ratio of the PWM control signal;
FIG. 5 is a flow chart illustrating the second way for calculating the duty ratio of the PWM control signal;
FIG. 6 illustrates a block diagram for calculating A/D sampling triggering instant.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
As shown in FIG. 1, the method according to the present invention is based on the boost circuit and the main control chip of system. The boost circuit is an accustomed circuit which comprises an AC input, a rectifying circuit, an inductor, fast recovery diodes, a capacitor, a DC output, an inductive current sampling circuit, an output voltage sampling circuit, a switch transistor (IBGT or MOSFET) and a driving circuit of the switch transistor. The part outlined in a dashed frame is a control module corresponding to the method of the present invention, which is integrated in the main control chip.
The principle of the one cycle control method for PFC will be described with reference to FIG. 1. The one cycle control for PFC aims at getting the inductive current follow the wave of the input rectified voltage ug and ensuring the output voltage Uo, to be stabilized at the given value. If the inductive current is proportional to the input voltage and has the same phase as the input voltage under the control of the control module, the whole rectifying circuit can be equivalent as a resistor, and then

ug=Reig  (1)

In which Re is the equivalent resistance of the rectifying circuit, ig is an instantaneous value of the inductive current and ug is an instantaneous value of the input half sine-wave rectified voltage. In one cycle, the relation of the input voltage ug, the output voltage Uo and the turn-on duty ratio d of the switch transistor of the PFC boost circuit is as follows:

ug=Uo(1−d)  (2)

Eq. 2 can be written as Reig=Uo(1−d). Rs is defined as an equivalent current detection resistance of the PFC boost circuit and then Eq. 2 can be written as:




  
    
      
        
          
            R
            s
          
          ⁢
          
            i
            g
          
        
        =
        
          
            U
            o
          
          ⁢
          
            
              R
              s
            
            
              R
              e
            
          
          ⁢
          
            (
            
              1
              -
              d
            
            )
          
        
      
    
    
      
        (
        3
        )
      
    
  




If




  
    
      u
      m
    
    =
    
      
        U
        o
      
      ⁢
      
        
          R
          s
        
        
          R
          e
        
      
    
  
  ,




then Eq. 3 can be simplified as:

Rsig=um d.  (4)

In which d=1−d is the turn-off duty ratio for the switch transistor. If the turn-off duty ratio d satisfies Eq. 4. then the inductive current ig can follow the input half sine-wave rectified voltage ug. Let T be the switching cycle of the PFC boost circuit and discretize Eq. 4. When the carrier frequency far outweighs the frequency of the inductive input voltage, the inductive current and the regulating voltage keep mostly constant in one switching cycle.




  
    
      
        {
        
          
            
              
                
                  
                    
                      
                        u
                        1
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                    =
                    
                      
                        
                          
                            i
                            g
                          
                          ⁡
                          
                            (
                            t
                            )
                          
                        
                        ⁢
                        
                          R
                          s
                        
                      
                      =
                      
                        
                          
                            i
                            g
                          
                          ⁡
                          
                            (
                            nT
                            )
                          
                        
                        ⁢
                        
                          R
                          s
                        
                      
                    
                  
                
              
              
                
                  
                    
                      
                        u
                        2
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                    =
                    
                      
                        1
                        T
                      
                      ⁢
                      
                        
                          ∫
                          0
                          t
                        
                        ⁢
                        
                          
                            
                              u
                              m
                            
                            (
                            nT
                            ⁢
                            
                              
                            
                            )
                          
                          ⁢
                          
                            d
                            τ
                          
                        
                      
                    
                  
                
              
            
            ⁢
            
              
            
            ⁢
            0
          
          ≤
          t
          ≤
          
            T
            ⁢
            
              
            
            ⁢
            0
          
          ≤
          τ
          ≤
          t
        
      
    
    
      
        (
        5
        )
      
    
  




The um in Eq. 5 is different in different switching cycle, so it is difficult to obtain the result with the main control chip of system. For the reason that um and ig keep constant in one switching cycle, Eq. 5 is modified as follows:




  
    
      
        {
        
          
            
              
                
                  
                    
                      
                        u
                        1
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                    =
                    
                      
                        
                          
                            i
                            g
                          
                          ⁡
                          
                            (
                            nT
                            )
                          
                        
                        ⁢
                        
                          R
                          s
                        
                      
                      
                        
                          u
                          m
                        
                        ⁡
                        
                          (
                          nT
                          )
                        
                      
                    
                  
                
              
              
                
                  
                    
                      
                        u
                        2
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                    =
                    
                      
                        1
                        T
                      
                      ⁢
                      
                        
                          ∫
                          0
                          t
                        
                        ⁢
                        
                          1
                          ⁢
                          
                            
                          
                          ⁢
                          
                            d
                            τ
                          
                        
                      
                    
                  
                
              
            
            ⁢
            
              
            
            ⁢
            0
          
          ≤
          t
          ≤
          
            T
            ⁢
            
              
            
            ⁢
            0
          
          ≤
          τ
          ≤
          t
        
      
    
    
      
        (
        6
        )
      
    
  




u2(t) is generated by a counter of DSP. If u1(t)<u2(t), then the switch transistor turns on, or else the switch transistor turns off.
Specific control program of the one cycle control method for PFC of the present invention will be described below. As shown in FIG. 2, the control program comprises steps as follows:
1. Determine whether soft-start ends or not; if the soft-start ends, process step 1 directly; if not, increase reference value Uref of the output voltage (namely increase the given voltage slowly as shown in FIG. 2) and then process step 2;
2. Read sampling busvoltage Uo and sampling inductive current ig according to A/D sampling triggering instant;
3. Calculate as follows the duty ratio of PWM signal for driving the switch transistor:

    
    
        calculate u1 and u2 according to Eq. 6. in which u2 is generated by a counter of the main control chip of system such as DSP, Rs is the equivalent current detection resistance, um is an output of a PI regulator by regulating the difference between the reference value Uref of the output voltage and the sampling output voltage Uo; and obtain the duty ratio of PWM signal;
    
    


4. Output PWM signal;
5. Calculate the next A/D sampling triggering instant according to the duty ratio of PWM signal;
6. Return to step 2. 
As shown in FIG. 3, curve 1 represents pulse signal generated by comparing u1 with u2, curve 2 represents um(nT) , curve 3 represents u2 and curve 4 represents u1. It can be seen that, in one cycle, PWM outputs high-level voltage if u1 is less than u2, or else PWM outputs low-level voltage. Thus pulse signal is generated periodically, which makes the inductive current ig follow the wave of the input rectified voltage ug .
The present invention provides two ways for calculating the duty ratio of PWM signal. Eq. 6 illustrates the first way. FIG. 4 is a flow chart illustrating the first way for calculating the duty ratio of the PWM control signal, in which pr_duty is the turn-off duty ratio for the switch transistor. Calculate u1 first and determine whether u1 is greater than or equal to the maximum turn-off duty ratio for the switch transistor of 1 or not. If u1 is greater than or equal to 1. pr_duty is the maximum of 1. Or else pr_duty is equal to u1, and then determine whether pr_duty is less than the minimum turn-off duty ratio for the switch transistor of 0.05 or not; if pr_duty is less than the minimum, pr_duty is the minimum of 0.05. FIG. 5 is a flow chart illustrating the second way for calculating the duty ratio, in which p_duty is the turn-on duty ratio for the switch transistor. Calculate u1 first and determine whether u1 is less than or equal to the minimum turn-on duty ratio for the switch transistor of 0 or not. If u1 is less than or equal to 0. p_duty is the minimum of 0. Or else p_duty is equal to u1; and then determine whether p_duty is greater than the maximum turn-on duty ratio for the switch transistor of 0.95 or not; if p_duty is greater than the maximum, pr_duty is the maximum of 0.95.
Since only one sampling is performed in one switching cycle in the one cycle control method for PFC, it must be noted that the sampling triggering instant selected should be away from switching instant for the reason that a peak of the inductive current will be generated when the switch transistor turns on or turns off, otherwise the system will be unstable. In order to solve this problem, the sampling triggering instant is selected at an intermediate instant of the longer turn-on time or turn-off time of the switch transistor.
FIG. 6 illustrates a block diagram for calculating A/D sampling triggering instant, in which pr_duty is the turn-off duty ratio for the switch transistor, T3CMPR is a comparison value of a compare register, T3PER is the period of the compare register, AD_duty is the duty ratio of PWM output by a general timer of the main control chip of system. Firstly, determine the turn-on time of the switch transistor according to the duty ratio of PWM signal for driving the switch transistor. If the turn-on time of the switch transistor is longer than that of the turn-off time, the sampling triggering instant is selected at an intermediate instant of the turn-on time, or else the sampling triggering instant is selected at an intermediate instant of the turn-off time. The sampling triggering instant shown in FIG. 6 is selected at the right middle instant of the corresponding time. In fact the sampling triggering instant may be selected within an intermediate period of time. It is preferred in the present invention that the sampling triggering instant is selected between 50 percent and 80 percent of the turn-on time or the turn-off time of the switch transistor. The A/D sampling triggering instant obtained will trigger the next A/D sampling.

## Claims

1. A one cycle control method for power factor correction based on a boost circuit and a main control chip of system, the boost circuit comprising an AC input, a rectifying circuit, an inductor, fast recovery diodes, a capacitor, a DC output, an inductive current sampling circuit, an output voltage sampling circuit, a switch transistor and a driving circuit of the switch transistor; the control method comprises the steps of:
(1) Determining whether soft-start ends or not; if the soft-start ends, processing step (2) directly, if not, increasing reference value Uref of output voltage and then processing step (2);
(2) Reading sampling output voltage Uo and sampling inductive current ig according to A/D sampling triggering instant;
(3) Calculating as follows duty ratio of PWM signal for driving the switch transistor:
Calculating u1 and u2 according to Equation of





  {
  
    
      
        
          
            
              
                
                  u
                  1
                
                ⁡
                
                  (
                  t
                  )
                
              
              =
              
                
                  
                    
                      i
                      g
                    
                    ⁡
                    
                      (
                      nT
                      )
                    
                  
                  ⁢
                  
                    R
                    s
                  
                
                
                  
                    u
                    m
                  
                  ⁡
                  
                    (
                    nT
                    )
                  
                
              
            
          
        
        
          
            
              
                
                  u
                  2
                
                ⁡
                
                  (
                  t
                  )
                
              
              =
              
                
                  1
                  T
                
                ⁢
                
                  
                    ∫
                    0
                    t
                  
                  ⁢
                  
                    1
                    ⁢
                    
                      
                    
                    ⁢
                    
                      d
                      τ
                    
                  
                
              
            
          
        
      
      ⁢
      
        
      
      ⁢
      0
    
    ≤
    t
    ≤
    
      T
      ⁢
      
        
      
      ⁢
      0
    
    ≤
    τ
    ≤
    t
  



in which Rs is an equivalent current detection resistance, um is an output of a PI regulator by regulating difference between the reference value Uref of the output voltage and the sampling output voltage Uo; obtaining the duty ratio of PWM signal ;
(4) Outputting PWM signal;
(5) Calculating the next A/D sampling triggering instant according to the duty ratio of PWM signal;
(6) Returning to step (2).

2. The one cycle control method for power factor correction according to claim 1, wherein calculating the duty ratio of PWM signal for driving the switch transistor in step (3) further comprises the steps of:
determining whether u1 is greater than or equal to the maximum turn-off duty ratio for the switch transistor of 1 or not; if u1 is greater than or equal to 1, pr_duty being the maximum of 1; or else, pr_being equal to ul, determining whether pr_duty is less than the minimum turn-off duty ratio for the switch transistor of 0.05 or not, if pr_duty is less than the minimum, pr_being the minimum of 0.05; in which pr_is the turn-off duty ratio for the switch transistor.

3. The one cycle control method for power factor correction according to claim 1, wherein calculating the duty ratio of PWM signal for driving the switch transistor in step (3) further comprises the steps of:
determining whether u1 is less than or equal to the minimum turn-on duty ratio for the switch transistor of 0 or not; if u1 is less than or equal to 0, p_duty being the minimum of 0; or else, p_duty being equal to ul, determining whether p_duty is greater than the maximum turn-on duty ratio for the switch transistor of 0.95 or not, if p_duty is greater than the maximum, pr_being the maximum of 0.95; in which p duty is the turn-on duty ratio for the switch transistor.

4. The one cycle control method for power factor correction according to claim 2, wherein calculating the next A/D sampling triggering instant according to the duty ratio of PWM signal in step (5) further comprises the steps of:
determining the turn-on time of the switch transistor according to the duty ratio of PWM signal for driving the switch transistor; if the turn-on time of the switch transistor is longer than that of the turn-off time, the sampling triggering instant being selected between 50 percent and 80 percent of the turn-on time; or else, the sampling triggering instant being selected between 50 percent and 80 percent of the turn-off time.

5. The one cycle control method for power factor correction according to claim 1, wherein u2 in step (3) is generated by a counter of a main control chip of system such as DSP.

6. The one cycle control method for power factor correction according to claim 3, wherein calculating the next A/D sampling triggering instant according to the duty ratio of PWM signal in step (5) further comprises the steps of:
determining the turn-on time of the switch transistor according to the duty ratio of PWM signal for driving the switch transistor; if the turn-on time of the switch transistor is longer than that of the turn-off time, the sampling triggering instant being selected between 50 percent and 80 percent of the turn-on time; or else, the sampling triggering instant being selected between 50 percent and 80 percent of the turn-off time.