# Patent

## Title
Physical layer processing for a wireless communication system using code division multiple access

## Abstract

The invention includes various embodiments for use in physical layer processing. One embodiment determines the address mapping of bits in the physical channel buffer from the address of bits in the first interleaver buffer. The physical channel buffer addresses are determined corresponding to addresses of the bits after rate matching, bit scrambling, second interleaving and physical channel mapping. The bits are directly read from the first interleaver buffer and written to the physical channel buffer using the determined physical channel buffer addresses. Another embodiment determines the address mapping of bits in the first interleaver buffer from the address of bits in the physical channel buffer. The first interleaver buffer addresses are determined corresponding to addresses of the bits after reverse rate matching, reverse bit scrambling, reverse second interleaving and reverse physical channel mapping. The bits are directly read from the determined first interleaver buffer addresses and written to the physical channel buffer addresses.

## Background
This application claims priority from U.S. Provisional Patent Application No. 60/284,062, filed on Apr. 16, 2001.


BACKGROUND
The invention generally relates to wireless time division duplex (TDD) communication systems using code division multiple access (CDMA). In particular, the invention relates to processing data at the physical layer for such systems.
In CDMA communication systems, communications are transmitted in the same frequency spectrum over a wireless air interface, distinguished by their channelization codes. To further increase the utilization of the spectrum, CDMA/TDD communication systems time divide the spectrum into repeating frames having a fixed number of time slots, such as fifteen (15) time slots per frame. In TDD, each time slot is only used exclusively for the uplink or downlink.
Prior to transmission, data for transfer over the air interface is processed by the Universal Mobile Telecommunications System (UMTS) Terrestrial Radio Access Network (UTRAN). A simplified wireless communication system is illustrated in FIG. 1. Wireless users (user equipments) 381-38N (38) communicate with base stations 361-36N (36). Typically, a Node-B 341-34N (34) controls a group of base stations 36. A radio network controller (RNC) 321-32N (32) controls a group of Node-Bs 34. The RNCs 32, Node-Bs 34 and other associated components are part of the UTRAN 30. The UTRAN 30 communicates to other users through the core network 40.
Data processing within the UTRAN 30 is standardized, such as by the third Generation Partnership Project (3GPP), UMTS terrestrial radio access (UTRA) TDD system. The UTRAN 30 processes transport channels for transfer over the air interface. FIG. 2 is a block diagram of this UTRAN processing.
Transport blocks arrive for transport over the air interface. The transport blocks arrive in sets (transport block sets). The sets are received in a specified time interval (transmission time interval (TTI)). For 3GPP UTRA TDD, the possible TTI lengths are 10 ms, 20 ms, 40 ms and 80 ms, which correspond to 1, 2, 4 and 8 radio frames. respectively.
A circular redundancy code (CRC) attachment block 42 attaches CRC bits to each transport block. The CRC bits are used for error detection at the receiver. The CRC bit length is signaled from higher layers.
The transport blocks (TrBks) are serially concatenated by the TrBk concatenation/code block segmentation block 44. If the number of bits of the concatenated blocks is larger than the maximum size allowed for a code block, the concatenated blocks are segmented. The size of the code blocks is based on the type of error correction coding to be used, such as convolutional coding (maximum of 504 bits), turbo coding (maximum of 5114 bits) or no coding (unlimited). The concatenated blocks are segmented into a minimum number of equal sized segments (code blocks). If the original number of concatenated bits is not an even multiple of the minimum number of segments, filler bits are used to assure the segments are of equal size.
A channel coding block 46 error correction encodes the code blocks, such as by convolutional coding, turbo coding or no coding. After encoding, the code blocks are concatenated together. If the concatenated code blocks can not be segmented into a minimum number of equal sized segments (frames), Radio Frame equalization is performed by concatenating additional arbitrary bits.
A first interleaver 48 interleaves all the concatenated data. Subsequently, the interleaved data is segmented into radio frames by a radio frame segmentation block 50. A rate matching block 52 punctures or repeats bits. The puncturing and repeating assures data transmitted on each physical channel (resource unit) equals the maximum bit rate for that channel. The rate matching attributes for each transport channel (TrCH) is signaled by higher layers.
The TrCH multiplexing block 54 receives one frame's data for each transport channel. The received data for each TrCH is serially multiplexed onto a coded composite transport channel (CCTrCH). A bit scrambling block 56 scrambles the CCTrCH bits.
A physical channel block 58 maps the scrambled data onto the physical channels. A second interleaver 60 interleaves the scramble data over the entire radio frame or over each time slot. Higher layers dictate the type of interleaving utilized. After second interleaving, the interleaved data is segmented into the physical channels for transport over the air interface by a physical channel mapping block 62. The physical channel data is subsequently transmitted, such as from a base station 36 or UE 38. At the receiver, such as at a UE 38 or base station 36, the same process is performed in reverse to recover the transmitted data.
To process data as shown in FIG. 2, various levels of buffering (buffers 64, 66, 68, 70, 72) are required, such as after the first interleaver 48, the rate matching block 52, the transport channel multiplexing block 68, the bit scrambling block 56 and the second interleaver 60. This extensive buffering is undesirable. It requires heavy memory utilization and additional application specific integrated circuit (ASIC) space for memory to accommodate the buffering.
Accordingly, it is desirable to have alternate data processing schemes.
SUMMARY
The invention includes various embodiments for use in physical layer processing. One embodiment determines the address mapping of bits in the physical channel buffer from the address of bits in the first interleaver buffer. The physical channel buffer addresses are determined corresponding to addresses of the bits after rate matching, bit scrambling, second interleaving and physical channel mapping. The bits are directly read from the first interleaver buffer and written to the physical channel buffer using the determined physical channel buffer addresses. Another embodiment determines the address mapping of bits in the first interleaver buffer from the address of bits in the physical channel buffer. The first interleaver buffer addresses are determined corresponding to addresses of the bits after reverse rate matching, reverse bit scrambling, reverse second interleaving and reverse physical channel mapping. The bits are directly read from the determined first interleaver buffer addresses and written to the physical channel buffer addresses.



BRIEF DESCRIPTION OF THE DRAWING(S)
FIG. 1 is an illustration of a wireless TDD/CDMA communication system.
FIG. 2 is an illustration of physical layer processing.
FIG. 3 is a flow chart for the “push” approach.
FIG. 4 is a simplified diagram of an embodiment of the “push” approach.
FIG. 5 is a flow chart for “push” rate matching.
FIG. 6 is a flow chart for “push” bit scrambling.
FIG. 7 is a simplified diagram of an alternate embodiment of the “push” approach.
FIG. 8 is a flow chart of the alternate embodiment of “push” bit scrambling.
FIG. 9 is a flow chart for “push” second interleaving.
FIG. 10 is an example of “push” second interleaving.
FIG. 11 is a flow chart for “push” physical channel mapping.
FIG. 12 is an example of “push” physical channel mapping for case 2.
FIG. 13 is an example of “push” physical channel mapping for case 3.
FIG. 14 is an example of “push” physical channel mapping for case 4.
FIG. 15 is a flow chart for the “pull” approach.
FIG. 16 is a simplified diagram of an embodiment of the “pull” approach.
FIG. 17 is a flow chart for the “pull” reverse physical channel mapping.
FIG. 18 is an example of “pull” reverse physical channel mapping for case 2.
FIG. 19 is an example of “pull” reverse physical channel mapping for case 3.
FIG. 20 is an example of “pull” reverse physical channel mapping for case 4.
FIG. 21 is a flow chart for “pull” reverse second interleaving.
FIG. 22 is an example of “pull” reverse second interleaving.
FIG. 23 is a flow chart for “pull” reverse rate matching.
FIGS. 24 and 25 are flow charts for two approaches to “pull” reverse rate matching for punctured turbo code sequences.
FIG. 26 is a flow chart of an embodiment of “pull” reverse bit scrambling.
FIG. 27 is a simplified diagram of an alternate embodiment of the “pull” approach.
FIG. 28 is a flow chart of the alternate embodiment of “pull” bit scrambling.
FIG. 29 is a diagram for “reduced first interleaver buffering.”
FIGS. 30A and 30B are examples of “reduced first interleaver buffering” for a TTI of 10 ms.
FIGS. 31A and 31B are examples of “reduces first interleaver buffering” for a TTI of 80 ms.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S)
Although the preferred embodiments are explained in context of the preferred application in a 3GPP UTRA TDD communication system, the embodiments are applicable to other standards, such as code division multiple access 2000 (CDMA2000), time division synchronous code division multiple access (TDSCDMA) and frequency division duplex code division multiple access (FDD/CDMA), and applications. The preferred embodiments are described in three general approaches: a “push”, “pull” and “reduced first interleaver buffering” approach. However, the embodiments of the engines for each approach may be adapted for use in the other approaches or other applications.
One approach to physical channel processing is referred to as the “push” approach, as shown in the flow chart of FIG. 3 and the block diagram of FIG. 4. In the “push” approach on the transmit side, each bit output from the first interleaver output buffer 82 is mapped (step 74) and written (step 76) to a bit of a physical channel buffer 84. Data in the physical channel buffer 84 is sent to chip rate processing for transmission over the air interface. To illustrate, a given bit of the first interleaver buffer 82 is mapped to no location, one location or multiple locations in the physical channel buffer 84, as shown in FIG. 4. After the bit is mapped, it is inserted into the physical channel buffer 84 in the corresponding locations. On the receive side, bits are read from the physical channel buffer 84 and written to the first interleaver buffer 82. As a result, the transmit side “push” approach is performed in the reverse order of the “push” approach on the receive side. In the following, the “push” approach is primarily described from the transmit side. The receive side is performed in an analogous reverse order.
FIG. 4 is a block diagram of an embodiment of the push approach. For bits in the first interleaver buffer 82, a push address generating engine 86 determines its destination address in a resource unit of the physical channel buffer 84. One frame's worth of bits are processed at a time. If the TTI is greater than 10 ms, the other frames bits are taken sequentially after the first frame, such as from frame 1 to frame 2 to frame 3 and so on. The bits may be taken one at a time or in groups, such 8 bits, 16 bits or 32 bits. The push address generating engine 86 determines the one, multiple or no address to write each bit to in the physical channel buffer 84. The push address generating engine 86 uses control parameters, which are either standardized or signaled, to determine the proper address.
The push address generating engine 86 sends a control signal to a read/write controller 78. The read/write controller 78 reads a bit or bits from the corresponding address in the first interleaver buffer 82 and writes bit/bits to the address or addresses as directed by the push address generating engine 86. All of these operations are controlled by the physical mapping controller 104, which also uses the control parameters to oversee the physical layer processing operation.
The push address generating engine 86 has four primary sub-engines: a rate matching engine 88, a bit scrambling engine 90, a second interleaving engine 92 and a physical channel mapping engine 94.
Three other sub-engines feed information to the four primary engines: a radio frame segmentation calculation engine 96, a TRCH multiplexing (MUX) calculation engine 98 and a physical channel segmentation calculation engine 100. These three sub-engines do not functionally change the order of bits during physical layer processing. These engines effectively mark bits.
The radio frame segmentation engine 96 determines which bit addresses of the first interleaver buffer 82 are to be sent in each frame. The TrCH MUX engine 98 determines which of that frames data is sent in which CCTrCH. The physical channel segmentation engine 100 determines which bits of the CCTrCH are sent in which physical channel (resource unit). Although these three engines 96, 98, 100 are shown in FIG. 1 as being functionally performed immediately prior to the step requiring the information, they may actually be performed earlier and, possibly, prior to operation of any of the primary engines 88, 90, 92, 94.
The four primary engines 88, 90, 92, 94 operate in the order indicated in FIG. 3 on the transmit side. Rate matching is performed first. Subsequently, bit scrambling is performed, followed by second interleaving. Finally, physical channel mapping is performed.
In rate matching, bits are punctured and repeated to both minimize the number of required channels and to assure each channel is fully utilized. To illustrate, if a channel has 110 bits in the first interleaver buffer, but the channel is required to have 100 bits due to the physical channel allocation. 10 bits are punctured. By contrast, if the same channel had only 90 bits in the buffer, 10 bits would need to be repeated. Due to puncturing and repeating, some first interleaver buffer bits may be written to no address, one address or multiple addresses.
The rate matching engine 88 determines addresses that each bit of the first interleaver buffer will be in after rate matching and is described using FIG. 5. Rate matching primarily uses three variables: e-ini, e-plus and e-minus. e-ini is an initial value for e in the rate matching algorithm. e-plus is an increment to e in the rate matching algorithm. e-minus is a decrement to e in the rate matching algorithm.
The rate matching engine 88 selects step 108 or step 110, depending on whether a particular channel is convolutionally coded or turbo coded (step 106). This choice is signaled by control information. If the channel is non-turbo coded, the bits are treated as one sequence (step 110). Turbo coding tags each bit with one of three types: systematic (S), parity 1 (P1) and parity 2 (P2). Puncturing is not performed on systematic bits. The rate matching engine treats each of these types of bits as a separate sequences (step 108). Treating these bits as separately eliminates the explicit need for bit separation and bit collection as described in the standard.
A preferred rate matching algorithm for Push address mapping is as follows (step 112).










Parameter Definitions:
















eini
initial error between current and desired puncturing ratio


eminus
Decrement of variable e


eplus
Increment of variable e


X
Number of bits before rate matching (transmit perspective)


p
Address to map bit to after puncturing or repeating


u
Address of bit before rate matching (transmit perspective)


e
Temporary variable which holds the “error” as identified in the



standards


i
The sequence identifier (i.e. S, P1, or P2)


f
Function representing remainder of Push processing engines which



further resolve address p and writes bit u to the appropriate



physical channel









If puncturing is to be performed, the following algorithm is used.
















ei = eini,i



p = 0



u = 0



while u < X









ei = ei − eminus, i



if ei > 0 then      -- normal no puncture bit









perform function f(u, p)



u = u + 1



p = p + 1









else      -- else puncture









u = u + 1



ei = ei + eplus, i









end if









end while










If repeating is to be performed, the following algorithm is used.
















ei = eini, i



p = 0



u = 0



while u < X









ei = ei − eminus, i



if ei > 0 then      -- normal no repeat bit









perform function f(u, p)



u = u + 1



p = p + 1









else      -- else this is a repeat bit









perform function f(u, p)



p = p + 1



ei = ei + eplus, i









end if









end while










Although “push” rate matching is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B used with a TDD/CDMA, FDD/CDMA and TDSCDMA system.
The next step in the process is bit scrambling. In bit scrambling the order of the bits are rearranged to remove a DC bias. The bit scrambling engine determines a bit scrambled address for the address output by the rate matching engine.
In bit scrambling, the bits are scrambled using a scrambling code. The scrambling of the bits is used to remove a DC bias. The bits prior to bit scrambling are represented, such as by h1, h2, h3, . . . , hS. S is the number of bits in a CCTrCH, otherwise referred to as a scrambling block. A kth bit of the S bits is determined per Equations 1 and 2.

sk=hk⊕pk, where k=1, 2, . . . ,S  Equation 1





  
    
      
        
          
            
              p
              k
            
            =
            
              
                (
                
                  
                    ∑
                    
                      i
                      =
                      1
                    
                    16
                  
                  ⁢
                  
                    
                      g
                      1
                    
                    ·
                    
                      p
                      
                        k
                        -
                        1
                      
                    
                  
                
                )
              
              ⁢
              mod
              ⁢
              
                
              
              ⁢
              2
            
          
          ;
          
            
              p
              k
            
            =
            
              
                0
                ⁢
                
                  
                
                ⁢
                for
                ⁢
                
                  
                
                ⁢
                k
              
              <
              1
            
          
          ;
        
        ⁢
        
          

        
        ⁢
        
          
            
              p
              1
            
            =
            1
          
          ;
          
            g
            =
            
              {
              
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                0
                ,
                1
                ,
                0
                ,
                1
                ,
                1
                ,
                0
                ,
                1
              
              }
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        2
      
    
  




pk is a kth bit of the scrambling code. gi is an ith bit of g.
The process of bit scrambling is explained in conjunction with the flow chart of FIG. 6. Using the position, k, of a bit in the CCTrCH, a corresponding bit in the scrambling code pk is determined, step 300. The bit, hk, is scrambled, such as by exclusive-oring the bit with pk, step 302.
In an alternate embodiment as shown in FIG. 7 and described with the flow chart of FIG. 8, the bit scrambling engine 90 is located after the other engines 88, 92, 94 (rate matching, second interleaving and physical channel mapping). This embodiment allows for the all of the address mapping to be performed prior to any manipulation of the value of the bits. The bit scrambling engine determines the address of a given bit after rate matching, step 304. Using the address of the given bit after rate matching, the pk to scramble the bit is determined, step 306. The given bit is scrambled, such as by exclusive-oring, using the determined pk, step 308.
Although “push” bit scrambling is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as preferably in a UE, base station or Node-B of a TDD/CDMA system.
A second interleaver engine 92 is used to interleave the bits after rate matching. Initially, the second interleaver engine 92 needs to know whether second interleaving is to be performed over an entire CCTrCH or a single time slot of the CCTrCH. This information is signaled in from higher layers. In second interleaving, the bits are read in row wise, such as over 30 columns. After being read into the array, the columns are permuted. The bits are subsequently read out of the permuted columns.
Second interleaving is described in conjunction with FIGS. 9 and 10. The address, u, for a bit prior to second interleaving (after bit scrambling) is used to determine the address, p, after second interleaving. Using the known number of columns for the array, such as 30 columns, the column and row of the bit in the array is determined (step 114). To illustrate using FIG. 10, a bit at address, 58, after bit scrambling is to be analyzed. By dividing the address and rounding down, the row of the bit is determined, (row 1: 58/30=1 remainder 29). The column is determined from the remainder of the division. In this illustration, the column is determined by subtracting one from the remainder, column 28 (29-1). Using the known column permutations, the new column for the bit is determined (step 116). For this illustration, column 28 is permuted to column 11. The number of bits in the CCTrCH or CCTrCH time slot and the column offsets determine the address, p, of the bit after second interleaving (step 118). In this illustration, 7 columns prior to column 11 have 3 bits and four columns have 2 bits. As a result, the bit is at address 30 after second interleaving.
Although “push” second interleaving is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B used with a TDD/CDMA, FDD/CDMA and TDSCDMA system.
After second interleaving, the bits for each CCTrCH are mapped into the physical channels/resource units. Physical channel mapping is described in conjunction with FIG. 11. Physical channel mapping uses a different mapping approach for four different cases. In the first case, a time slot has only one resource unit for the CCTrCH. In the second case, more than one resource unit is used in a time slot for the downlink. In a third case, more than one resource unit is used in the uplink and the spreading factor of data in the first resource unit is greater than or equal to the spreading factor of the second resource unit. In a fourth case, more than one resource unit is used in the uplink and the spreading factor of the first resource unit is less than the spreading factor of the second resource unit. In the uplink, only two resource units can be used for a CCTrCH in a time slot. The physical channel mapping engine 100 categorizes the address, u, of the input bit into one of the four categories (step 120).
For the first case (single resource unit in a time slot), bits are sequentially assigned to the resource unit. Accordingly, the address, u, of the bit after second interleaving directly corresponds to the address, p, in the resource unit (step 122).
For the second case (downlink for multiple resource units), bits are assigned to each resource unit in sequence. A first bit is assigned to resource unit 1, a second bit to resource unit 2 and so on until the last resource unit is reached. When the last resource unit is reached, the next bit is assigned to resource unit 1.
The assigning to each resource unit can be viewed as a modulo counting. Using the illustration of FIG. 12, there are three resource units. Filling the resource units is a modulo 3 counting. In general for N resource units, the resource units are filled using a modulo N counting.
Odd resource units are filled from left to right and even resource units are filled in reverse order, from right to left. As shown in FIG. 12, resource units 1 and 3 are filled from left to right and resource unit 2 is filled from right to left.
The bits are filled in this manner until one of the resource units is filled. This point is referred to as the switch point. At the switch point, the modulus drops by the number of filled resource units. Using FIG. 12 as an illustration, resource unit one is filled at bit 681. After the remaining resource units are filled, resource units 2 and 3 are filled using a modulo 2 counting, starting at bit 684 (the switch point).
The physical channel mapping engine classifies bits into one of four categories: forward before the switch point, reverse before the switch point, forward after the switch point and reverse after the switch point (step 124). Forward indicates that the bits are filled from left to right and reverse indicates that the bits are filled from right to left. The address for a bit is determined based on its category (step 126).
The switch point is derived from the length of the shortest resource unit and multiplying that length by the number of resource units. Using FIG. 12, the first resource unit is 228 bits long. The switch point is 228×3 resource units or 684. After the switch point is determined, whether the bit is forward or reverse is determined. For bits prior to the switch point, the remainder of dividing the bit address by the modulus determines the address. To illustrate using address 682, 682 divided by the modulus, 3, equals 227, remainder 1. Since the resource units are numbered from one to three and not from zero to two, one is added to the remainder to result in the bit being in resource unit 2. For classification, bits in odd resource units are forward and even are reverse.
After the switch point, a similar approach is used. The switch point is subtracted from the bit address and the remainder of that result divided by the new modulus is used to determine the bits resource unit.
After the bit has been categorized, one of four formulas are used to determine its address. For forward before the switch point, Equation 3 is used.

p=Start +u/mod  Equation 3

Start is the first address in that resource unit, such as bit 0. u is the address of the bit after physical channel mapping. p is the determined resource unit address. mod is the modulus number, such as 3 in the example, prior to the switch point.

For reverse before the switch point, Equation 4 is used.

p=End−u/mod  Equation 4

End is last address in that resource unit.

For forward after the switch point, Equation 5 is used.

p=Start+SP/mod+(u−SP)/modSP  Equation 5

SP is the switch point and modSP is the modulus after the switch point.

For reverse after the switch point, Equation 6 is used.

p=End−SP/mod−(u−SP)/modSP−1  Equation 6

For case 3 (uplink where the first resource unit has a higher spreading factor than the second resource unit), the bits are filled into the resource units using a modulus based on the two resource units spreading factors. Equation 7 is used to determine the modulus.

mod=1+max((SF1, SF2)/min(SF1, SF2))  Equation 7

SF1 is the spreading factor for resource unit 1 and SF2 is the spreading factor for resource unit 2.

To illustrate using FIG. 13, resource unit 1 has a spreading factor of 16 and resource unit 1 has a spreading factor of 4. As a result, the resource units are filled using a modulo 5 counting. Accordingly, resource unit 1 has bits 0 and 5 and resource unit 2 has bit 1 to 4. After resource unit 1 is filled, the remaining bits are sequentially filled in resource unit 2. The point where resource unit 1 is filled is the switch point. Resource unit 1 is always filled left to right and resource unit 2 is filled in reverse.
The physical channel mapping engine classifies bits into one of three categories: forward before the switch point, reverse before the switch point, and reverse after the switch point (step 128). The address for a bit is determined based on its category (step 130).
The switch point is derived from the length of the first resource unit per Equation 8.

SP=mod*length of first resource unit  Equation 8

After the switch point is determined, whether the bit is forward or reverse is determined. For bits prior to the switch point, if there is a remainder of dividing the bit address by the modulus, that bit is in the second resource unit. To illustrate for bit 4, 4 divided by the modulus, 5, results in a remainder of 4. As shown in FIG. 10, bit 4 is in resource unit 2 as expected. If there is no remainder, the bit is in the first resource unit. After the switch point, all bits are in the second resource unit.
After the bit has been categorized, one of three formulas are used to determine its address. For forward before the switch point, Equation 9 is used.

p=Start+u/mod  Equation 9

For reverse before the switch point, Equation 10 is used.

p=End−((mod−1)*(u/mod)−BN % mod  Equation 10

BN % mod is the bit number modulo by the value for mod. To illustrate for a mod=5, BN % mod is mod5 (bit number).

For reverse after the switch point, Equation 11 is used.

p=End−mod*SP/(mod+1)−(u−SP)  Equation 11

For case 4 (uplink where first resource unit has a lower spreading factor than the second resource unit), the bits are also filled into the resource units using a modulus based on the two resource units spreading factors. Equation 7 is also used to determine the modulus.
To illustrate using FIG. 14, resource unit 2 has a spreading factor of 16 and resource unit 1 has a spreading factor of 4. As a result, the resource units are filled using a modulo 5 counting. Accordingly, resource unit 1 has bits 0 to 3 and resource unit 2 has bit 4. After resource unit 1 is filled, the remaining bits are sequentially filled in resource unit 2. The point where resource unit 1 is filled is the switch point. Resource unit 1 is always filled left to right and resource unit 2 is filled in reverse.
The physical channel mapping engine classifies bits into one of three categories: forward before the switch point, reverse before the switch point, and reverse after the switch point (step 132). The address for a bit is determined based on its category (step 134).
The switch point is derived from the length of the first resource unit per Equation 12.

SP=mod*length of first resource unit/(mod−1)  Equation 12

After the switch point is determined, whether the bit is forward or reverse is determined. For bits prior to the switch point, if there is a remainder of dividing the bit address plus one by the modulus, that bit is in the first resource unit. Otherwise, it is in the second resource unit. After the switch point, all bits are in the second resource unit.
After the bit has been categorized, one of three formulas are used to determine its address. For forward before the switch point, Equation 13 is used.

p=Start+((mod−1)*(u/mod))+BN % mod  Equation 13

For reverse before the switch point, Equation 14 is used.

p=End−u/mod  Equation 14

For reverse after the switch point, Equation 15 is used.

p=End−SP/(mod+1)−(u−SP)  Equation 15

Using these equations for the four cases, the physical channel mapping engine 94 determines the resource unit address, p, for a particular address, u, prior to physical channel mapping.
Although “push” channel mapping is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as preferably in a UE, base station or Node-B of a TDD/CDMA system.
Another approach to physical channel processing is referred to as the “pull” approach, as shown in FIG. 15. In the “pull” approach on the transmit side, each bit to be input to the physical channel buffer 146 is mapped to a bit or bits of the first interleaver buffer 144 (step 136). To illustrate, an address in the physical channel buffer 146 is mapped an address in the first interleaver buffer 144. After the bit is mapped, it is inserted into the physical channel buffer 146 by reading the corresponding location in the first interleaver buffer 144 (step 138). Data in the physical channel buffer 146 is sent to chip rate processing for transmission over the air interface. On the receive side, bits are read from the physical channel buffer 146 and written to the first interleaver buffer 144. As a result, the “pull” approach on the receive side is the reverse of the transmit side. In the following, the “pull” approach is primarily described from the transmit side. The receive side is performed in an analogous reverse order.
FIG. 16 is a block diagram of an embodiment of the “pull” approach. A pull address generating engine 148 determines bits to be written to the physical channel buffer 146. An advantage of the “pull” approach is that resource units can be filled as needed eliminating the need to buffer physical channel data over multiple timeslots. To illustrate, if only one resource unit is transmitted in the first time slot of a frame, the “pull” approach can selectively only “pull” bits for that resource unit. As a result, the pull approach can be used to reduce physical channel buffering to only a single time slot.
The bits in the “pull” approach may be taken one at a time or in groups, such as 8 bits, 16 bits or 32 bits. The bits are preferably taken in sequence from the first bit to the last bit of a resource unit, although the bits may be taken in other sequences. The pull address generating engine 148 determines the address to read the bit from in the first interleaver buffer 144. The pull address generating engine 148 uses control parameters, which are either standardized or signaled, to determine the proper address.
The pull address generating engine 148 sends a control signal to a read/write controller 140. The read/write controller 140 reads a bit from the determined address in the first interleaver buffer 144 and writes that bit to the address of the physical channel buffer 146. These operations are controlled by the physical mapping controller 166, which also uses the control parameters to oversee the physical layer processing operation.
Similar to the “push” approach, the pull address generating engine 148 has four primary sub-engines: a rate matching engine 150, a bit scrambling engine 152, a second interleaving engine 154 and a physical channel mapping engine 156.
Also, three other sub-engines feed information to the four primary engines: a radio frame segmentation calculation engine 158, a TrCH multiplexing (MUX) calculation engine 158 and a physical channel segmentation calculation engine 162.
In contrast to the “push” approach, the four primary engines 150, 152, 154, 156 operate in the order indicated in FIG. 16 on the transmit side. Reverse physical channel mapping is performed first. Subsequently, reverse second interleaving is performed, followed by reverse bit scrambling. Finally, reverse rate matching is performed.
The physical channel mapping engine 156 performs a reverse physical channel mapping. For each bit address in a resource unit, a corresponding address prior to physical channel mapping is determined.
Physical channel mapping using a different mapping approach for four different cases. Physical channel mapping is described in conjunction with FIG. 17. In the first case, a time slot has only one resource unit for the CCTrCH. In the second case, more than one resource unit is used in a time slot for the downlink. In a third case, more than one resource unit is used in the uplink and the spreading factor of data in the first resource unit is greater than or equal to the spreading factor of the second resource unit. In a fourth case, more than one resource unit is used in the uplink and the spreading factor of the first resource unit is less than the spreading factor of the second resource unit.
The physical mapping engine 156 determines which case applies to each resource unit bit address (step 168). For the first case (single resource unit in a time slot), bits are sequentially assigned to the resource unit. Accordingly, the address, p, of the bit in the resource unit directly corresponds to the address, u, prior to physical channel mapping (step 170). For the second case (downlink for multiple resource units). The physical channel mapping engine 156 classifies bits into one of four categories: forward before the switch point, reverse before the switch point, forward after the switch point and reverse after the switch point (step 172). Forward indicates that the bits are filled from left to right and reverse indicates that the bits are filled from right to left. The address for a bit is determined based on its category (step 174).
The switch point for odd resource units is the length of the shortest resource unit. Using the example of FIG. 18, the switching point is 228 (the length of the shortest resource unit). For even resource units, the switch point is the last address in the resource unit less the length of the shortest resource unit number. After the switch point is determined, whether the bit is forward or reverse is determined, based on its resource unit. Odd resource units are forward and even are reverse.
After the bit has been categorized, one of four formulas are used to determine its address. For forward before the switch point, Equation 16 is used.

u=p*mod+ru % mod  Equation 16

u is the address of the bit as reverse physical channel mapped. p is the resource unit address. mod is the modulus counting prior to the switch point. ru % mod is the resource unit bit number modulo of the value of mod.

For reverse before the switch point, Equation 17 is used.

u=End−p*mod+1  Equation 17

End is the last address in that resource unit.

For forward after the switch point, Equation 18 is used.

u=SP*mod+(p−SP)*(modSP)  Equation 18

SP is the switch point and modSP is the modulus after the switch point.

For reverse after the switch point, Equation 19 is used.

u=SP*mod−(End−SP−p)*(modSP−1)+RU−2  Equation 19

RU is the resource unit number of the bit.

For case 3 (uplink where first resource unit has a higher spreading factor than the second resource unit), the bits are filled into the resource units using a modulus based on the two resource units spreading factors as previously described.
The physical channel mapping engine 156 classifies bits into one of three categories: forward before the switch point, reverse before the switch point, and reverse after the switch point (step 176). The address for a bit is determined based on its category (step 178).
Two switch points are used for case 3 physical channel mapping: a forward switch point (SPF) and a reverse switch point (SPR). The forward switch point is the switch point of the first resource unit, which is equal to its length, such as 228 in FIG. 19. The reverse switch point is the switch point of the second resource unit, which is determined per Equation 20.

SPR=End−(mod−1)*SPF  Equation 20

End is the last address in resource unit 2.

After the bit has been categorized, one of three formulas are used to determine its address. For forward before the switch point, Equation 21 is used.

u=mod*p  Equation 21

For reverse before the switch point, Equation 22 is used.

u=mod*INT((LP2−ruPOS)/(mod−1)+MOD(LP2−ruPOS, (mod−1))+1  Equation 22

INT is the integer operator. MOD is the modulo operator. LP2 is the last point in resource unit 2. ruPOS is the bit position number of the bit in the resource unit.

For reverse after the switch point, Equation 23 is used.

u=mod+SPF+SPR−p−b 1  Equation 23

For case 4 (uplink where first resource unit has a lower spreading factor than the second resource unit), the bits are also filled into the resource units using a modulus based on the two resource units spreading factors, as previously described.
The physical channel mapping engine 156 classifies bits into one of three categories: forward before the switch point, reverse before the switch point, and reverse after the switch point (step 180). The address for a bit is determined based on its category (step 182).
Only a reverse switch point (SPR) is used for case 4 physical channel mapping. The reverse switch point is the switch point of the second resource unit, which is determined per Equation 24.

SPR=End−length of the resource unit 1/(mod−1)  Equation 24

End is the last address in resource unit 2.

After the bit has been categorized, one of three formulas are used to determine its address. For forward before the switch point, Equation 25 is used.

u=mod*INT(p/(mod−1))+ruPOS % (mod−1)  Equation 25

ruPOS % (mod−1) is the bit position in the resource unit modulo by the value of (mod−1).

For reverse before the switch point, Equation 26 is used.

u=mod*(LP2−p)+(mod−1)  Equation 26

For reverse after the switch point, Equation 27 is used.

u=mod*(LP2−SPR+1)+(LP2−p) % modMinus1  Equation 27

Using these equations for the four cases, the physical channel mapping engine 156 determines the resource unit address, p, for a particular second interleaver bit address, u.
Although “pull” physical channel mapping is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B of a TDD/CDMA system.
A second interleaving engine 154 is used to reverse interleave the bits after physical channel mapping. Initially, the second interleaving engine 154 needs to know whether second interleaving is to be performed over an entire CCTrCH or is performed for a single timeslot of the CCTrCH. This information is signaled in from higher layers.
Second interleaving is described in conjunction with FIG. 21. The particular address, p, of the bit after physical channel mapping is used to determine the address, u, after reverse second interleaving. Using the total number of bits in the CCTrCH or CCTrCH time slot and the column offsets, a number of bits in each column is determined. Using the address p, the column and row of the bit in the permuted array are determined (step 184). To illustrate using the example of FIG. 22, a bit at address p=61 in the physical channel buffer is analyzed. Using the total number of bits and the column offsets, it is known that column 0 has five bits and the other columns have four bits. Using the known number of bits for each column, the column and row for the bit is determined (column 12, row 1).
Using the known column permutations, the non-offset column is determined (step 186). For the above illustration, offset column 12 corresponds to non-offset column 1. Using the column and row of the bit in the non-offset array, the address for the bit is determined (step 188). For the prior illustration, the address of the bit is address 6.
Although “pull” second interleaving is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B used with a TDD/CDMA, FDD/CDMA and TDSCDMA system.
As previously described, in rate matching, bits are punctured and repeated to both minimize the number of required channels and to assure each channel is fully utilized. The rate matching engine 150 determines addresses that each bit of the first interleaver buffer will be in after reverse rate matching. Rate matching primarily uses three variables: e-ini, e-plus and e-minus. e-ini is an initial value for e in the rate matching algorithm. e-plus is an increment to e in the rate matching algorithm. e-minus is a decrement to e in the rate matching algorithm.
Rate matching is described in conjunction with the flow charts of FIGS. 23-25. The rate matching engine 150 determines whether data for a particular channel is non-turbo coded, such as convolutional coded, or turbo coded. If the channel is non-turbo coded, the bits are treated as one sequence.
Turbo coding uses three types of bits: systematic (S), parity 1 (P1) and parity 2 (P2). Puncturing is not performed on systematic bits. The rate matching engine 150 treats each of these types of bits as a separate string (step 190). By treating these bits as separate strings eliminates the explicit need for bit separation and bit collection as described in the standard. This functionality is dealt with by separately handling each sequence.
The address calculation for the sequences, excluding when turbo coding puncturing (step 192) is required, is functionally performed by Equation 28 for puncturing and Equation 29 for repeating (step 194).




  
    
      
        u
        =
        
          
            ⌊
            
              
                
                  pe
                  +
                
                -
                
                  e
                  ini
                
                +
                
                  e
                  -
                
              
              
                
                  e
                  +
                
                -
                
                  e
                  -
                
              
            
            ⌋
          
          +
          1
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        28
      
    
  
  
    
      
        u
        =
        
          ⌊
          
            
              
                e
                ini
              
              +
              
                pe
                +
              
            
            
              
                e
                -
              
              -
              
                e
                +
              
            
          
          ⌋
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        29
      
    
  




u is the calculated address for the bit in the first interleaver buffer. p is the address of the bit prior to reverse rate matching.

Puncturing of turbo coded sequences is treated differently. Two general approaches can be used to determine the address for these bits, as shown in FIGS. 24 and 25. In a first approach as shown in FIG. 24, the sequences of S, P1 and P2 are treated independently. As a result, a large system of linear indeterminate equations results. These equations can be solved using the particular constraints on the unknown variable (step 198), mainly that the addresses u and p are constrained to integer values. Using the constraints, the solution space is narrowed such that only one u solution exists for any given p. To implement this approach, the number of punctures prior to the u address is approximated (step 200). A search is conducted having a sufficient space around the approximation to determine the valid solution. The valid solution is determined using the known constraints on the intermediate variables (step 202).
The following is a preferred technique for applying the first approach. Systematic bits (S) are never punctured. Equation 30 describes the state of the “e” variable at any given address, u, in the puncturing operation for P1 bits.

e1=e1int−u1e1−+n1e1+  Equation 30

e1 is the variable e for P1. Similarly, e1ini, e1− and e1+ are the eint, e− and e+ for, respectively, for P1. u1 is the number of bits of the P1 sequence prior to the address u being determined. n1 is the number of punctured bits prior to the current value of u1 in the P1 sequence.

Equation 31 describes the state of the “e” variable at any given address, u, in the puncturing operation for P2 bits.

e2=e2int−u2e2−+n2e2+  Equation 31

e2 is the variable e for P2. Similarly, e2ini, e2− and e2+ are the eini, e− and e+ for, respectively, for P2. u2 is the number of bits of the P2 sequence prior to the address u being determined. n2 is the number of punctured bits prior to the current value of u2 in the P2 sequence.

For a given p, Equation 32 is used.

u−p=n1+n2  Equation 32

Equations 33 and 34 are known to be true from inspection of the rate matching algorithm in the standards.

0<e2≦e2+  Equation 33

0<e2≦e2+  Equation 34

The above linear inequalities consist of three equations and five unknowns (u, e1, e2, n1, n2). To determine the solutions of these equations, values for n1 and n2 are approximated. A sufficient space around this approximation is searched. The solution is determined based on the constraints of Equations 33 and 34.
The approximation of n1 and n2 is determined by replacing u in Equation 32 per Equation 35.




  
    
      
        u
        =
        
          p
          γ
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        35
      
    
  




Equation 36 results.




  
    
      
        
          
            n
            1
          
          +
          
            n
            2
          
        
        =
        
          (
          
            
              p
              γ
            
            -
            p
          
          )
        
      
    
    
      
        Equation  36
      
    
  




γ is the puncturing ratio, which is determined per Equation 37.




  
    
      
        γ
        =
        
          1
          -
          
            
              e
              1
              -
            
            
              3
              ⁢
              
                
              
              ⁢
              
                e
                1
                +
              
            
          
          -
          
            
              e
              2
              -
            
            
              3
              ⁢
              
                
              
              ⁢
              
                e
                2
                +
              
            
          
        
      
    
    
      
        Equaton  37
      
    
  




The rate matching parameter determination algorithm per the standard distributes puncturing of P1 and P2 bits evenly, except when odd number of punctures is requested. When an odd number of punctures is requested, P1 gets one more puncture. The rate matching algorithm also allows for no more than two P1 punctures in a row without a P2 puncture. Additionally, no more than two P2 punctures can occur with a P1 puncture. Accordingly, Equations 38 and 39 result.

n1<n2≦3  Equation 38

n2−n1≦2  Equation 39

Using Equations 38, 39 and 36, Equations 40 and 41 result.




  
    
      
        
          
            
              p
              ⁡
              
                (
                
                  
                    1
                    γ
                  
                  -
                  1
                
                )
              
            
            -
            2
          
          2
        
        ≤
        
          n
          1
        
        ≤
        
          
            
              p
              ⁡
              
                (
                
                  
                    1
                    γ
                  
                  -
                  1
                
                )
              
            
            +
            3
          
          2
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        40
      
    
  
  
    
      
        
          
            
              p
              ⁡
              
                (
                
                  
                    1
                    γ
                  
                  -
                  1
                
                )
              
            
            -
            3
          
          2
        
        ≤
        
          n
          2
        
        ≤
        
          
            
              p
              ⁡
              
                (
                
                  
                    1
                    γ
                  
                  -
                  1
                
                )
              
            
            +
            2
          
          2
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        41
      
    
  




These equations are used to determine a small subspace which contains the solution.

For any p in which the corresponding write address u is to be determined, the bit at that address is not punctured (or it would not end up in the physical channel mapping buffer). Accordingly, the value of e must be greater than e− and Equation 42 results.

ex−<ex≦ex−  Equation 42

The subscript x is used generally, since the inequality is true for both x=1 or 2 (for P1 or P2). Using Equations 30 and 31, Equation 43 results.

0<exini−(ux+1)ex−+nxex+≦ex +−ex−  Equation 43

Equation 43 is only true when u is a Px bit. If u is not a Px bit, Equation 44 applies.

0<exini−(ux+1)ex−+nxex+≦ex+  Equation 44

To identify a valid solution, Equations 45 and 46 are used.

{tilde over (e)}1=esini−(u2+1)e2−+n2e2+  Equation 45

{tilde over (e)}2=esini−(u2+1)e2+n2e2+  Equation 46

Subsequently, a range check is performed. If u is a P1 bit, Equation 47 is used.

(0<{tilde over (e)}1≦e1+−e1−) and (0<{tilde over (e)}2≦e2+)   Equation 47

If u is a P2 bit, Equation 48 is used.

(0<{tilde over (e)}1≦e1) and (0<{tilde over (e)}2≦e2+−e2−)   Equation 48

If u is an S bit, Equation 49 is used.

(0<{tilde over (e)}1≦e1+) and (0<{tilde over (e)}2≦e2+)  Equation 49

The second approach, as shown in FIG. 25, is as follows. Based on the u position, the rate matching input bit position, p, is determined. A systematic ratio is determined (step 204). The systematic ratio is based on the puncture ratio for the P1 and P2 sequences. The number of systematic bits Sbits is estimated, such as per Equation 50 (step 206).

{tilde over (S)}bits=u/(1+P1PR+P2PR)  Equation 50

{tilde over (S)}bits is the estimated number of systematic bits. P1PR is the puncturing ratio of the P1 sequence and P2PR is the puncturing ratio for the P2 sequence.

Four cases are assumed depending on the order of the bits (S, P1, P2 is forward and S, P2, P1 is reverse). S is the initial estimate for {tilde over (S)}bits. The cases values are shown in Table 1.









TABLE 1







Column
Forward
Reverse













Top
S
P1
P2
S
P1
P2





S
S
S − 1
S − 1
S
S − 1
S − 1



S
S
S − 1
S
S − 1
S



S
S
S
S
S
S



S + 1
S
S
S + 1
S
S


P1
S
S
S
S
S
S



S
S + 1
S
S
S + 1
S



S
S + 1
S + 1
S + 1
S + 1
S



S + 1
S + 1
S + 1
S + 1
S + 1
S + 1


P2
S
S
S
S
S
S



S
S
S + 1
S
S
S + 1



S + 1
S
S + 1
S
S + 1
S + 1



S + 1
S + 1
S + 1
S + 1
S + 1
S + 1









Based on the type of bit being analyzed (column top), the appropriate four rows of Table 1 are selected. To illustrate for a P2 bit, the last four rows (for column top P2) are selected. If the bit is forward, the left most columns are used. If the bit is reverse, the right most columns are used. Using the appropriate four rows and the appropriate three columns of the row, an output index for each row is determined. To illustrate for a forward P2 bit, four cases are used (case 1—S,S,S; case 2—S,S,S+1; case 3—S+1,S,S+1; and case 4—S+1,S+1,S+1).
The four cases are used to calculate four candidates for the output position (step 208). The number of punctured bits is determined for each candidate shown in Table 2. Table 2 also shows the calculation for candidate output bit position.








TABLE 2







P1bits
(e1ini − P1bits * e1−)/e1+


P2bits
(e2ini − P2bits * e2−)/e2+


Candidate
Sbits − 1 + P1bits + P1Pbits − P1Pbit sin i + P2Pbits − P2Pbit sin i


Output Bit


Position









P1Pbits is the number of punctured P1 bits. P2Pbits is the number of punctured P2 bits. P1Pbit sin i is the number of initial P1 bits. P2Pbit sin i is the number of initial P2 bits.

The first candidate output bit position that matches the actual output bit position represents the number of S, P1 and P2 bits. Using this information, the input bit position, p, is determined, (step 210).
Although “pull” rate matching is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B used with a TDD/CDMA, FDD/CDMA and TDSCDMA system.
The next step in the process is reverse bit scrambling. The bit scrambling engine determines a bit scrambled address for the address output by the second interleaver.
The process of reverse bit scrambling is explained in conjunction with the flow chart of FIG. 26. Using the position, k, of a bit in the CCTrCH, a corresponding bit in the scrambling code pk is determined (step 400). The bit, hk, is scrambled, such as by exclusive-oring the bit with pk (step 402).
Although bit scrambling can be performed prior to reverse rate matching, it is preferably performed after reverse rate matching, as shown in FIG. 27 and described with the flow chart of FIG. 28. This embodiment allows for the all of the address mapping to be performed prior to any manipulation of the value of the bits. The address after reverse second interleaving (prior to reverse rate matching) is determined for a given bit after reverse rate matching (step 404). Using the address of the given bit after reverse second interleaving, the pk to scramble the bit with is determined (step 406). The given bit is scrambled using the determined pk, such as by exclusive-oring the bit with pk (step 408).
Although “pull” bit scrambling is described in conjunction with a preferred TDD/CDMA communication system, it can be used in a variety of applications, such as in a UE, base station or Node-B of a TDD/CDMA system.
Another approach reduces the first interleaver buffering and is referred to as “reduced first interleaver buffering.” FIG. 29 is a block diagram of “reduced first interleaver buffering”.
As shown in FIG. 29, the output of the first interleaver 212 is not directly sent to a interleaver buffer. All the physical layer buffering is shown in FIG. 29 as being performed by a single common memory 220. Transport channel data blocks are provided for one frame or multiple frames. This attribute is indicated by the TTI parameter. The TTI can be one of four possible values 10, 20 ,40 and 80 ms. A TTI of 10 indicates that the data is for 1 frame, a TTI of 20 indicates 2 frames, a TTI of 40 indicates 4 frames and 80 indicates 8 frames. Data for the first frame of a TTI can be sent directly to the physical channel processor 218. Other frames of the TTI are buffered for later processing. As a result, the overall first interleaver buffering is reduced by one frame. To illustrate, if the TTI is 10 ms., that single frame is stored directly in the physical channel buffer and no first interleaver buffering is required. For a TTI of 80 ms., seven instead of eight frames of data are required to be stored.
The “reduced first interleaver buffering” preferrably applies to the “push” approach for physical layer processing. As a result, as data is output from the first interleaver 212, it is written to the corresponding address of the physical channel mapping buffer, although other physical layer processing approaches may be utilized. If a physical layer processing approach is used where intermediate buffering, such as after rate matching and second interleaving, is used in the physical channel processing, reduced interleaver buffering can still be used. The first frame's data is sent directly to physical layer processing and stored in the intermediate buffer.
As shown in FIG. 23, all frames' bits are input into a first MUX 214. The first MUX 214 sends the first frame's bits to a second MUX 216 for physical channel processing, by the physical channel processing block 218. Other frames' bits, if the TTI is greater than 10 ms., are sent to the memory 220 (first interleaver buffer) via the first MUX 214. After the first frame's bits are sent to chip rate processing for transmission over the air interface. Subsequent frame's bits are taken from the memory 230 via the second MUX 216 for physical channel processing. All of these operations are overseen by a physical channel controller 222.
FIGS. 30A and 30B illustrate “reduced first interleaver buffering” data flow for a transport channel data block of 10 ms TTI (one frame). The transport channel data bits are sent directly to the physical channel processor 218 and then to the physical channel buffer for subsequent chip rate processing without the use of the first interleaver buffer. As shown in FIG. 30A, Frame N is sent directly to the physical channel processor 218. As shown in FIG. 30B, the next frame (Frame N+1) is also sent directly to the physical channel processor 218.
FIGS. 31A and 31B illustrate “reduced first interleaver buffering” data flow for a transport channel data block of 80 ms TTI. The transport channel data for the first frame (Frame N) is sent to physical layer processing and stored in the physical channel buffer (memory 220). The other frames (Frames N+1 to N+7) are stored in the physical channel buffer bypassing the physical layer processing. In the next frame as shown in FIG. 31B, (Frame N+1) is sent to physical layer processing and stored in the physical channel buffer. The other frames (Frames N+2 to N+7) are processed sequentially in the same manner during the next six frames. The chip rate processor is reading data bits from the physical channel buffer one frame behind the current frame. For example, if the physical layer processor is processing (Frame N+1) then the chip rate processor is reading Frame N. The processing approach for data with a TTI of 20 and 40 ms is the same as the 80 ms approach which was described above. The only difference is the number of frames that are buffered, prior to physical channel buffering.

## Claims

1. A method for physical layer processing for use in a wireless communication system, the method comprising:
providing a first interleaver buffer having bits stored at first interleaver addresses in the first interleaver buffer;
determining physical channel addresses for the bits corresponding to addresses of the bits after rate matching, bit scrambling, second interleaving and physical channel mapping using the first interleaver addresses;
directly reading the bits from the first interleaver buffer and writing the bits to a physical channel buffer using the determined physical channel addresses; and
transmitting the bits in the physical channel buffer over an air interface.

2. The method of claim 1 wherein the determining physical channel addresses comprises:
determining rate matching addresses for the bits corresponding to addresses of the bits after rate matching using the first interleaver addresses;

determining second interleaving addresses for the bits corresponding to addresses of the bits after second interleaving using the rate matching addresses; and
determining physical channel addresses for the bits corresponding to addresses of the bits after physical channel mapping.

3. A method for physical layer processing for use in a wireless communication system, the method comprising:
providing a physical channel buffer for storing bits at physical channel addresses;
determining first interleaver addresses for the bits corresponding to addresses of the bits after reverse physical channel mapping, reverse second interleaving, reverse bit scrambling and reverse rate matching using the physical channel addresses; and
for addresses of the physical channel buffer, directly reading bits from the a first interleaver buffer at the determined first interleaver addresses and writing the bits to those addresses of the physical channel buffer.

4. The method of claim 3 wherein the determining first interleaving addresses comprises:
determining reverse physical channel mapping addresses corresponding to the addresses in the physical channel buffer;
determining reverse second interleaving addresses corresponding to the determined reverse physical channel mapping addresses; and
determining reverse rate matching addresses corresponding to the determined reverse second interleaving addresses.

5. A method for physical layer processing for use in a wireless communication system, the method comprising:
first interleaving bits received in a time transmission interval, the time transmission interval having bits for at least one frame;
buffering frames other than the first frame in the transmission time interval after the first interleaving and prior to performing physical channel processing, wherein the transmission time interval having bits for a plurality of frames; and
for the first interleaved bits of a first frame of the at least one frame, performing physical channel processing prior to buffering the first frame first interleaved bits, the physical channel processing comprising rate matching.

6. The method of claim 5 wherein the performing physical channel processing further comprises bit scrambling, second interleaving and physical channel mapping.

7. The method of claim 6 wherein no buffering is performed during physical channel processing.

8. The method of claim 7 wherein no buffering is performed during physical channel processing.

9. A user equipment for physical layer processing, the user equipment comprising:
circuitry for receiving first interleaving bits in a time transmission interval, the time transmission interval having bits for at least one frame;
circuitry for buffering frames other than a first frame in the transmission interval after the first interleaving and prior to performing physical channel processing, wherein the transmission time interval having bits for a plurality of frames; and
circuitry for performing physical channel processing for the first interleaved bits of a first frame of the at least one frame prior to buffering the first frame first interleaved bits, the physical channel processing comprising rate matching.

10. The user equipment of claim 9 wherein the circuitry for performing physical channel processing further comprises bit scrambling, second interleaving and physical channel mapping.

11. The user equipment of claim 1 wherein no buffering is performed during physical channel processing.

12. The user equipment of claim 9 wherein no buffering is performed during physical channel processing.

13. A user equipment comprising:
a first interleaver for first interleaving bits received in a time transmission interval, the time transmission interval having bits for at least one frame;
a first multiplexer for directing the first interleaved bits of a first frame to a second multiplexer and the first interleaved bits of frames other than the first frame to a memory;
the second multiplexer for outputting bits selected between the first frame bits and the other frames' bits stored in the memory for physical channel processing; and
a physical channel processing block for performing physical channel processing of the outputted selected bits.

14. The user equipment of claim 13 wherein the physical channel processing block performs rate matching, bit scrambling, second interleaving and physical channel mapping.

15. The user equipment of claim 13 wherein an output of the physical channel processing block is stored in the memory.

16. A base station for physical layer processing, the base station comprising:
circuitry for receiving first interleaving bits in a time transmission interval, the time transmission interval having bits for at least one frame;
circuitry for buffering frames other than a first frame in the transmission time interval after the first interleaving and prior to performing physical channel processing, wherein the transmission time interval having bits for a plurality of frames; and
circuitry for performing physical channel processing for the first interleaved bit of a First frame of the at least one frame prior to buffering the first frame first interleaved bits, the physical channel processing comprising rate matching.

17. The base station of claim 16 wherein the circuitry for performing physical channel processing further comprises bit scrambling, second interleaving and physical channel mapping.

18. The base station of claim 17 wherein no buffering is performed during physical channel processing.

19. The base station of claim 16 wherein no buffering is performed during physical channel processing.

20. A base station comprising:
a first interleaver for first interleaving bits received in a time transmission interval, the time transmission interval having bits for at least one frame;
a first multiplexer for directing the first interleaved bits of a first frame to a second multiplexer and the first interleaved bits of frames other than the first frame to a memory;
the second multiplexer for outputting bits selected between the first frame bits and the other frames' bits stored in the memory for physical channel processing; and
a physical channel processing block for performing physical channel processing of the outputted selected bits.

21. The base station of claim 20 wherein the physical channel processing block performs rate matching, bit scrambling, second interleaving and physical channel mapping.

22. The base station of claim 20 wherein an output of the physical channel processing block is stored in the memory.