# Patent

## Title
Iterative receiver loop

## Abstract

A method includes receiving a signal, which carries data that is encoded with an Error Correction Code (ECC), and correcting the received signal with an adaptive receiver loop. Soft input metrics for the data are computed over the corrected signal. The ECC is decoded using a decoder, which estimates soft output metrics based on the soft input metrics, by operating the decoder in an alternating pattern of external iterations that update one or more of the soft input metrics based on one or more of the soft output metrics, and internal iterations that update the soft output metrics but not the soft input metrics. The adaptive receiver loop is adjusted in a schedule that is defined relative to the pattern of the external and the internal iterations of the decoder.

## Background
FIELD OF THE INVENTION
The present invention relates generally to wireless communication, and particularly to adaptive loops in communication receivers.
BACKGROUND OF THE INVENTION
Various communication receivers process received signal using different kinds of adaptive loops, e.g., phase tracking loops, automatic frequency correction loops, timing recovery loops, automatic gain control, channel equalization loops and others.
For example, U.S. Pat. No. 7,593,490, whose disclosure is incorporated herein by reference, describes a joint synchronizer and decoder that implements two decision aided processes, which are referred to as “decision aided candidate selection” and “decision aided synchronization and decoding.” Decision aided candidate selection may be used to select a carrier frequency offset by selecting among a number of candidates for this parameter based on an indication of decoding success. Decision aided synchronization and decoding may be used for phase tracking based on an indication of decoding success. Although these joint synchronizing and decoding techniques may be implemented together, they may also be implemented independently. The joint synchronizer and decoder may be implemented within a return channel receiver in a DVB-RCS system using turbo coding and quadrature phase shift key (QPSK) data modulation.
U.S. Pat. No. 8,036,289, whose disclosure is incorporated herein by reference, describes an iterative residual frequency and phase compensation apparatus for an OFDM system and a method thereof. The apparatus includes a first classifying unit for classifying symbol sequences by each subcarrier wave, a soft-decision calculating unit for calculating a soft-decision value of a data symbol using a soft-decision reliability obtained from iterative decoding performed by the iterative decoder, a classifying unit for classifying the soft-decision values by a carrier wave, a frequency estimating unit for estimating a residual frequency error of each carrier wave using the soft-decision value, a phase estimating unit for estimating an average residual phase error using the soft-decision value, a frequency and phase compensating unit for compensating frequencies and phases for input symbols of each carrier wave using the estimated frequency error and the estimated phase error, and a buffer for temporally storing the compensated symbols to provide it to the first classifying unit.
PCT International Publication WO 2010/138206, whose disclosure is incorporated herein by reference, describes methods for iterative timing recovery. The methods include processing an input signal using an FEC decoder, using some of the information from the FEC decoding process to estimate the phase of the symbol carrier, and correcting the phase for subsequent input signals. Another of the embodiments under the present principles provides for post-processing of the phase estimation prior to using the estimate for phase correction. Another embodiment is a post processor that comprises a filter, including a Kalman filter. Another embodiment includes using a priori information embedded in the input signal, such as a synchronization signal, to assist the phase estimation process.
SUMMARY OF THE INVENTION
An embodiment of the present invention that is described herein provides a method, which includes receiving a signal that carries data encoded with an Error Correction Code (ECC). The received signal is corrected with an adaptive receiver loop. Soft input metrics for the data are computed over the corrected signal. The ECC is decoded using a decoder, which estimates soft output metrics based on the soft input metrics, by operating the decoder in an alternating pattern of external iterations that update one or more of the soft input metrics based on one or more of the soft output metrics, and internal iterations that update the soft output metrics but not the soft input metrics. The adaptive receiver loop is adjusted in a schedule that is defined relative to the pattern of the external and the internal iterations of the decoder.
In some embodiments, adjusting the adaptive receiver loop includes adapting the receiver loop in response to at least part of the external iterations, and refraining from adapting the receiver loop in response to the internal iterations. In an embodiment, adjusting the adaptive receiver loop includes adapting the receiver loop in response to at least some of the internal iterations. In another embodiment, the schedule varies over time. In yet another embodiment, the method includes setting the schedule adaptively based on measurements obtained from the decoder.
In some embodiments, receiving the signal includes receiving a frame of symbols and buffering the received frame in a memory, and adjusting the receiver loop includes applying the receiver loop successively to the symbols of the buffered frame. In a disclosed embodiment, adjusting the receiver loop includes dividing the frame into at least first and second intervals, and adapting the receiver loop in the first interval separately from and concurrently with adapting the receiver loop in the second interval. The method may include compensating for a discontinuity in the adaptive receiver loop between the first and second intervals.
In an embodiment, the received frame includes a header, data symbols and one or more optional pilot symbols, and adjusting the receiver loop includes processing only the data symbols and not the header and the pilot symbols. In another embodiment, the received frame includes a header, data symbols and one or more pilot symbols, and adjusting the receiver loop includes processing the data symbols, the header and the pilot symbols.
In some embodiments, correcting the received signal and adjusting the receiver loop includes applying the receiver loop to an output of a preceding receiver loop that initially processes the received signal. In an embodiment, correcting the received signal with the adaptive receiver loop includes tracking a phase of the received signal using a phase tracking loop. In another embodiment, correcting the received signal with the adaptive receiver loop includes tracking a frequency of the received signal using a frequency tracking loop.
In yet another embodiment, correcting the received signal with the adaptive receiver loop includes adjusting a gain of the received signal using an Automatic Gain Control (AGC) loop. In another embodiment, correcting the received signal with the adaptive receiver loop includes tracking a timing of the received signal using a timing recovery loop. In still another embodiment, correcting the received signal with the adaptive receiver loop includes equalizing a response of a communication channel, over which the signal is received, using an adaptive equalizer.
There is additionally provided, in accordance with an embodiment of the present invention, apparatus including a front end and circuitry. The front end is configured to receive a signal that carries data encoded with an Error Correction Code (ECC). The circuitry is configured to correct the received signal with an adaptive receiver loop, to compute soft input metrics for the data over the corrected signal, to decode the ECC using a decoder, which estimates soft output metrics based on the soft input metrics, by operating the decoder in an alternating pattern of external iterations that update one or more of the soft input metrics based on one or more of the soft output metrics, and internal iterations that update the soft output metrics but not the soft input metrics, and to adjust the adaptive receiver loop in a schedule that is defined relative to the pattern of the external and the internal iterations of the decoder.
The present invention will be more fully understood from the following detailed description of the embodiments thereof, taken together with the drawings in which:



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram that schematically illustrates a receiver that uses iterative demodulation and phase tracking, in accordance with an embodiment of the present invention;
FIG. 2 is a flow chart that schematically illustrates a method for iterative demodulation and phase tracking, in accordance with an embodiment of the present invention;
FIG. 3 is a diagram that schematically illustrates a scheme for parallel iterative demodulation and phase tracking, in accordance with an embodiment of the present invention; and
FIG. 4 is a graph showing performance of iterative demodulation and phase tracking, in accordance with an embodiment of the present invention.



DETAILED DESCRIPTION OF EMBODIMENTS
Overview
Embodiments of the present invention that are described herein provide improved methods and systems for demodulation and decoding of signals that carry data encoded with an Error Correction Code (ECC).
In some embodiments, a receiver comprises an iterative ECC decoder that operates on soft input metrics such as Log Likelihood Ratios (LLRs). The decoder is operated in an alternating pattern of internal and external iterations. The external iterations update the soft input metrics at the decoder input based on soft output metrics produced by the decoder. The internal iterations, on the other hand, estimate the soft output metrics based on a given set of soft input metrics but do not update the soft input metrics.
Additionally, the received signal is processed by an adaptive receiver loop, for example a phase tracking loop that recovers and tracks the carrier phase of the signal. In the disclosed embodiments, the adaptive loop is adjusted in accordance with a certain schedule relative to the pattern of internal and external iterations of the decoder. For example, the adaptive loop may be adjusted following each internal iteration, following each external iteration, or following a certain subset of the internal and/or external iterations in the pattern. The pattern of the internal and external decoder iterations, as well as the schedule of loop adaptations, may be fixed or variable according to some criteria.
Several examples of adaptive loop implementations, and adaptation schedules and criteria, are described herein. In some embodiments, phase tracking is performed from one symbol to the next in a given received frame hat is buffered in memory. In some embodiments, the frame is divided into multiple intervals and phase tracking is performed separately and concurrently over the different intervals.
As will be explained and demonstrated herein, the disclosed techniques enable the receiver to operate at extremely low Carrier-to-Noise Ratio (CNR) for a given constellation and with modest coding redundancy overhead or no coding redundancy at all. The disclosed techniques are also highly effective in preventing and correcting cycle-slip events in which the phase tracking process starts from or converges temporarily to local minima of an incorrect carrier phase. An event in which the phase tracking loop starts from an exceedingly large phase offset may happen, for example, if initial header and pilot-aided phase estimation is too high for the constellation in use.
The embodiments described herein refer mainly to satellite Digital Video Broadcasting (DVB) applications that use Low Density Parity Check (LDPC) codes. The disclosed techniques, however, can be used in a variety of applications and with various types of ECC.
System Description
FIG. 1 is a block diagram that schematically illustrates a receiver 20 that uses iterative demodulation and phase tracking, in accordance with an embodiment of the present invention. In the present example, receiver 20 receives signals from a satellite, in accordance with a Digital Video Broadcasting (DVB) protocol. Alternatively, however, receiver 20 can be used in any other suitable communication system operating in accordance with any other suitable standard or protocol.
Receiver 20 receives Radio Frequency (RF) signals that carry data. The signals have been encoded by a transmitter (not shown) with an Error Correction Code (ECC), and modulated with a digital modulation scheme that is defined by a symbol constellation. In the present example, the data is first encoded with a Bose-Chaudhuri-Hocquenghem (BCH) code and then with a Low Density Parity Check (LDPC) code, and the modulation scheme comprises Phase Shift Keying (e.g. QPSK or 8-PSK) or Amplitude-Phase Shift Keying (e.g. 16-APSK, 32-APSK, 64-APSK etc.).
The use of such ECC and modulation types in DVB systems is described, for example, in European Telecommunications Standards Institute (ETSI) standard EN 302 307 version 1.1.2, entitled “Digital Video Broadcasting (DVB); Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications,” June, 2006, and in DVB document A122, entitled “Frame Structure Channel Coding and Modulation for a Second Generation Digital Terrestrial Television Broadcasting System (DVB-T2),” June, 2008, which are incorporated herein by reference. Alternatively, however, any other suitable modulation and coding scheme can be used.
Receiver 20 comprises an antenna 48, which receives the RF signals from the satellite. A front-end 52 typically down-converts the RF signals to baseband, and applies functions such as low-noise amplification, filtering, gain control, digitization, down-sampling, frame synchronization, carrier frequency and phase estimation, and timing recovery, among others. As a specific example, front-end 52 may comprise legacy carrier, frequency and phase recovery loops, as suggested in DVB-S2 User guidelines TR 102 376 V1.1.1. The digital signal at the output of front end 52 comprises a sequence of received symbols denoted yi. Signal yi is phase-rotated by a phase tracking loop that is described in detail below, to produce a phase-rotated sequence denoted yirot. The phase tracking loop aims to track the carrier phase and carrier frequency of the received signal, so as to enable optimal demodulation and decoding.
The rotated signal yirot is demodulated and decoded by an iterative decoder that is described in the following paragraphs. Further aspects of such iterative decoders are addressed in U.S. Patent Application Publication 2012/0079341, entitled “Iterative decoding of LDPC codes with iteration scheduling,” which is assigned to the assignee of the present patent application and whose disclosure is incorporated herein by reference.
In the embodiment of FIG. 1, a metric calculation unit 76 computes a respective soft metric {tilde over (b)}ij for each bit j in each received symbol i. In some embodiments, the soft metrics comprise Log Likelihood Ratios (LLRs) of the received bits. Alternatively, unit 76 may compute any other suitable type of soft metric, which is indicative of the likelihood that the respective received bit corresponds to a certain transmitted bit. In some embodiments, unit 76 comprises an adaptive equalizer (e.g., a maximum likelihood sequence equalizer) that outputs the soft metrics. In alternative embodiments, unit 76 calculates the metrics but does not perform equalization.
A de-interleaver 80 de-interleaves metrics {tilde over (b)}ij to produce de-interleaved metrics denoted cij. A Bit-Interleaved Coded Modulation LDPC (BICM-LDPC) decoder 84 decodes the LDPC code words by operating on metrics cij. Thus, metrics cij are also referred to as soft input metrics or a-priori information. BICM-LDPC decoder 84 produces bit estimates denoted ûij, which estimate the values of transmitted bits uij that were produced by the transmitter. In addition, BICM-LDPC decoder 84 produces soft output metrics denoted {tilde over (c)}ij of the coded bits that were produced in the transmitter. Output metrics {tilde over (c)}ij are also referred to as a-posteriori information.
Various types of BICM-LDPC decoders are known in the art. Some decoder configurations employ hard decisions, whereas other configurations use soft decisions. Some decoder configurations are iterative, whereas other configurations use a single decoding iteration. Some decoder configurations use message passing, whereas others may not. In some embodiments, BICM-LDPC decoder 84 uses a Belief-Propagation (BP) algorithm, also referred to as a Sum-Product Algorithm (SPA). An example configuration of a BICM-LDPC decoder is described by Richardson and Urbanke in “The Capacity of Low-Density Parity-Check Codes Under Message-Passing Decoding,” IEEE Transactions on Information Theory, volume 47, number 2, February, 2001, pages 599-618, which is incorporated herein by reference.
BICM-LDPC decoder 84 can be implemented using any suitable decoder configuration that accepts soft inputs, and produces soft outputs that can serve as a-posteriori information. Typically although not necessarily, BICM-LDPC decoder 84 comprises multiple bit nodes that are connected to multiple check nodes by a set of arcs. The decoding process performs one or more iterations that pass information between the bit nodes and check nodes. In the present context, a non-iterative decoder is regarded herein as a decoder that carries iterations just between the bit nodes and the check nodes.
A BCH decoder 96 decodes the BCH code that decodes bit estimates ûij, so as to produce estimates {circumflex over (v)}ij of input data bits vij in the transmitter. Estimates {circumflex over (v)}ij are provided as output.
In some embodiments, the soft output metrics {tilde over (c)}ij (the a-posteriori information) are fed back and used to improve the input metrics cij (the a-priori information). In the present example, an adder 100 subtracts respective output metrics {tilde over (c)}ij from input metrics vij of corresponding bits. The resulting metrics are interleaved by an interleaver 104, which reverses the operation of de-interleaver 80. The output of interleaver 104, denoted bij, is provided as extrinsic information to metric calculation unit 76. Unit 76 uses the extrinsic information bij to adjust the soft input metrics {tilde over (b)}ij.
The process of modifying the soft input metrics based on the soft output metrics is referred to herein as an external iteration, in the sense that it is external to BICM-LDPC decoder 84. The external iterations are different and distinct from the internal decoding iterations performed inside BICM-LDPC decoder 84. In some embodiments, receiver 20 alternates between the internal and external iterations in an adaptive manner. In other words, the number of (one or more) internal iterations performed between any two external iterations can be modified adaptively.
In some embodiments, receiver 20 comprises a processor 108, which alternates between the internal and external iterations according to predefined conditions or criteria. Processor 108 controls BICM-LDPC decoder 84 and metric calculation unit 76 accordingly. In some embodiments, processor 108 controls the phase tracking loop described below.
The phase tracking loop operates on two inputs—the soft input metrics (e.g., LLRs) {tilde over (b)}ij produced by metric calculation unit 76, and the phase-rotated symbols yirot at the input of unit 76. In the embodiment of FIG. 1, receiver 20 comprises a symbol estimation unit 112, which finds, for each rotated symbol yirot, the hard constellation symbol Xmin with the highest probability given the received rotated symbol.
Typically, unit 112 finds Xmin by finding the constellation symbol having the maximum log likelihood based on the following formula:




  
    X
    min
  
  =
  
    
      
        argmax
        k
      
      ⁢
      
        {
        
          log
          ⁢
          
            
          
          ⁢
          
            P
            ⁡
            
              (
              
                
                  x
                  k
                
                |
                
                  y
                  i
                  rot
                
              
              )
            
          
        
        }
      
    
    =
    
      
        argmax
        k
      
      ⁢
      
        {
        
          
            log
            ⁡
            
              (
              
                P
                ⁡
                
                  (
                  
                    
                      y
                      i
                      rot
                    
                    |
                    
                      x
                      k
                    
                  
                  )
                
              
              )
            
          
          +
          
            
              ∑
              j
            
            ⁢
            
              log
              ⁡
              
                (
                
                  
                    P
                    ⁡
                    
                      (
                      
                        
                          x
                          k
                        
                        |
                        
                          
                            b
                            i
                            j
                          
                          ⁡
                          
                            (
                            
                              x
                              k
                            
                            )
                          
                        
                      
                      )
                    
                  
                  ⁢
                  
                    P
                    ⁡
                    
                      (
                      
                        
                          b
                          i
                          j
                        
                        ⁡
                        
                          (
                          
                            x
                            k
                          
                          )
                        
                      
                      )
                    
                  
                
                )
              
            
          
        
        }
      
    
  




wherein P(bij(xk)) is derived from the LLRs {tilde over (b)}ij and j denotes the index of a specific bit within the ith symbol. Thus, unit 112 produces a sequence of hard symbols Xmin that are estimated using the soft input metrics {tilde over (b)}ij.

A phase error estimation unit 116 produces a sequence of phase error estimates denoted e. The phase error is computed once per each received symbol. As an example, the phase error may be given by:

e=−IMAG{Yrot·Xmin*}

The phase error is scaled by a phase scaling factor denoted kp. In some embodiments, the scaled phase error is integrated by a second-order loop that tracks the carrier frequency offset relative to the receiver. In the example of FIG. 1, the second-order loop comprises a multiplier that multiplies the phase error by a frequency scaling factor denoted kf, and the result is then integrated using a frequency offset accumulator 120 whose output is fed back and added to its input. The second-order frequency tracking loop is sometimes referred to as an Automatic Frequency Control (AFC) loop.
In this embodiment, the output of the second-order frequency tracking loop is followed by a first-order phase tracking loop. The first order loop integrates the phase error using a phase accumulator 124 whose output is fed back and added to its input. (In alternative embodiments, the receiver performs only first-order phase tracking without second-order frequency tracking. In such embodiments, frequency offset accumulator 120 and its associated circuitry are omitted.)
The output of the phase tracking loop comprises digital values that estimate the carrier phase error, symbol by symbol. These digital values are used as indices to a Read Only Memory (ROM) 128 holding samples of the sinusoidal waveform ejφ. The output of ROM 128 comprises a digital sinusoidal signal whose phase corresponds to the estimated phase error in the sequence of received symbols yi. The output of ROM 128 is thus multiplied by yi to produce yirot, i.e., to cancel the estimated phase error from the received signal.
The receiver configuration of FIG. 1 is an example configuration, which is chosen purely for the sake of conceptual clarity. In alternative embodiments, any other suitable configurations can also be used. For example, although the embodiments described herein refer mainly to LDPC codes, the disclosed technique can be used with any other suitable ECC that can be decoded using such an iterative decoding process. BCH decoder 96 may be omitted if no BCH code is used. Interleaver 104 and de-interleaver 80 may be omitted in some system configurations.
The elements of receiver 20 that carry out the iterative demodulation, decoding and phase tracking are referred to herein collectively as circuitry that carries out the disclosed techniques. In the example of FIG. 1, the circuitry comprises the various elements of receiver 20 with the exception of front end 52, decoder 84 and BCH decoder 96.
The elements of receiver 20 can be implemented using digital hardware, such as in one or more Application-Specific Integrated Circuits (ASICs) or Field-Programmable Gate Arrays (FPGAs). Alternatively, some elements of receiver 20 (e.g., processor 108) may be implemented is software, or using a combination of hardware and software elements.
In some embodiments, processor 108 comprises a general-purpose processor, which is programmed in software to carry out the functions described herein. The software may be downloaded to the processor in electronic form, over a network, for example, or it may, alternatively or additionally, be provided and/or stored on non-transitory tangible media, such as magnetic, optical, or electronic memory.
Operating the Phase Tracking Loop in Accordance with External Iterations of the BICM-LDPC Decoder
As explained above, the iterative decoding process of the LDPC code in receiver 20 comprises a pattern of internal and external iterations of BICM-LDPC decoder 84. The external iterations update the soft input metrics at the input of decoder 84 based on the soft output metrics produced by the decoder. The internal iterations, in contrast, estimate the soft output metrics based on a given set of soft input metrics but do not update the soft input metrics. The pattern of the external and internal iterations may be fixed or adaptive, and may specify any desired number of internal iterations between successive external iterations.
In some embodiments, processor 108 applies the phase tracking loop in accordance with a certain schedule relative to the pattern of internal and external iterations of decoder 84. For example, processor 108 may invoke the phase tracking loop following each internal iteration, following each external iteration, or following only some of the internal and/or external iterations in accordance with some criterion. The criterion may depend, for example, on internal measurements in decoder 84, as discussed, for example, in in U.S. Patent Application Publication 2012/0079341, cited above.
As explained above and seen in FIG. 1, the input to the phase tracking loop is the soft input metrics {tilde over (b)}ij, which are based on the extrinsic information bij. In other words, the estimated hard symbols Xmin, which are used by the phase tracking loop to estimate the phase error, are based on the soft output metrics {tilde over (c)}ij produced by LDPC decoder 84. The estimated hard symbols Xmin are thus highly reliable, because they are derived from extrinsic information from the output of the LDPC decoder. This reliability makes the phase tracking loop of receiver 20 highly accurate.
In an example embodiment, processor 108 adapts the phase tracking loop in response to at least some of the external iterations of the LDPC decoding process. In other words, upon completion of an external iteration (although not necessarily every external iteration), the receiver re-estimates the carrier phase based on the soft input metrics that were updated by the external iteration. In these embodiments, processor 108 does not invoke the phase tracking loop following internal iterations, because they do not modify the soft input metrics.
In some embodiments, the phase tracking loop is invoked following only some of the external iterations, e.g., every second external iteration or based on any other suitable criterion. In these embodiments, since the phase tracking loop is invoked only when the soft input metrics are updated, and not necessarily upon every update, computational complexity can be reduced.
FIG. 2 is a flow chart that schematically illustrates a method for iterative demodulation and phase tracking, in accordance with an embodiment of the present invention. The method begins with front end 52 of receiver 20 receiving and processing a satellite signal, at a reception step 130.
Processor 108 of receiver 20 corrects the carrier phase of the received signal using the adaptive phase tracking loop, (in the present example rotates yi to produce yirot) at a phase correction step 134. Unit 76 computes soft input metrics {tilde over (b)}ij based on yirot, at a soft metric computation step 138.
Receiver 20 now begins the iterative LDPC decoding process, by carrying out a pattern of internal and external iterations of decoder 84. The receiver performs an internal iteration of decoder 84, at an internal iteration step 142. Processor 108 then checks whether decoding is completed successfully, at a completion checking step 146. If so, the receiver outputs the decoded bits, at an output step 150, and the method terminates.
Otherwise, processor 108 checks whether an external iteration is to be performed, at an external iteration checking step 154. The processor may use any suitable criterion for this purpose, e.g., count a predefined fixed number of internal iterations before each external iteration, or apply some adaptive criterion. Example criteria are described in U.S. Patent Application Publication 2012/0079341, cited above. As explained in this reference, the criterion may depend, for example, on internal measurements in decoder 84. If no external iteration is to be performed, the method loops back to step 142 above in which the receiver performs the next internal iteration.
Otherwise, processor 108 causes the receiver to perform an external iteration, at an external iteration step 158. The external iteration ends with the receiver updating the soft input metrics at the input of decoder 84.
Following the external iteration, processor 108 checks whether adjustment of the adaptive phase tracking loop is to be performed, at a loop checking step 162. As explained above, the receiver may adapt the phase tracking loop following every external iteration, or after a fixed or adaptive number of external iterations. If no loop adaptation is to be performed, the method loops back to step 142 above. If, on the other hand, the phase tracking loop is to be adapted, the receiver adjusts the loop based on the soft input metrics that were updated in the last external iteration, at a loop adjustment step 166.
The example of FIG. 2 illustrates an embodiment in which the phase tracking loop is adapted following some of the external iterations of decoder 84. In alternative embodiments, however, processor 108 of receiver 20 may invoke the phase tracking loop in accordance with any suitable schedule relative to the alternating pattern of internal and external iterations of decoder 84.
Intra-Frame Operation and Parallel Operation on Multiple Frame Segments
Typically, receiver 20 estimates and corrects the carrier phase from one symbol to the next within a given received frame. In these embodiments, receiver 20 receives a frame of symbols, stores the frame in a memory buffer (not shown in the figures), and estimates and tracks the carrier phase from one symbol to the next in the frame. In this mode of operation, the performance improvement gained by the accurate phase tracking is achieved in the present frame, not in the next frame. As such, this technique is especially suitable for highly dynamic communication channels whose response changes rapidly with time.
Each frame typically comprises a header, optionally pilot symbols and data intervals comprising data symbols. In some embodiments the phase tracking loop operates on all symbols including the header, pilot and data symbols. In these embodiments, the receiver typically takes into account the prior knowledge of the header and pilot symbols in order to improve tracking performance. In alternative embodiments the loop operates only on the data symbols.
In some embodiments, the receiver divides the frame into multiple intervals and applies the phase tracking loop separately to each interval. The receiver may estimate and track the carrier phase in the different intervals concurrently, advancing from one symbol to the next within each section. This mechanism is especially useful in real-time applications where the receiver is required to process each frame within a given latency constrain, e.g., before arrival of the next frame.
FIG. 3 is a diagram that schematically illustrates a scheme for parallel iterative demodulation and phase tracking, in accordance with an embodiment of the present invention. In this embodiment, receiver 20 receives a sequence of frames 170. Each frame 170 comprises a header 174, followed by K multiple data intervals 178 separated by pilot symbols 182.
In the example shown in FIG. 3, processor 108 divides each frame 170 into the K individual data intervals 178, and applies the iterative phase tracking loop in parallel to the data intervals. The data intervals may or may not be of the same length.
Generally, however, the data intervals used for parallel phase tracking are not necessarily the same intervals that are separated by pilot symbols 182. As an example, a single data interval may be combined out of data symbols from both before and after a given pilot.
In an alternative embodiment, receiver 20 may track the carrier phase over only data intervals 178, but track the carrier frequency over header 174 and pilot symbols 182. For example, the receiver may advance phase offset accumulator 124 (FIG. 1) Lp·f times, wherein Lp denotes the pilot length and f denotes the value of frequency offset accumulator 120.
When the phase tracking loop operates on the individual data intervals 178 of the frame, the recovered carrier phase may be discontinuous at the edges of these intervals. A discontinuity may also occur between successive frames.
Receiver 20 may handle phase discontinuities of this sort in various ways. In one embodiment, the receiver may disregard the phase discontinuities and allow the phase tracking loop to overcome them. In other embodiments, the receiver may mitigate a phase discontinuity between two successive data intervals by forcing the phase to be continuous.
Consider, for example, two successive data intervals 178 having a missing section between them due to segmentation or removal of pilot symbols. In an example embodiment, processor 108 may keep the phase at the beginning of the second interval unchanged, and add a linearly-incrementing phase along the first interval. The processor sets the slope of the linearly-incrementing phase so as to force the phase at the end of the first interval to be equal to the phase at the beginning of the second interval.
In an alternative embodiment, processor 108 may keep the phase at the end of the first interval unchanged, and add a linearly-incrementing phase along the second interval. The processor sets the slope of the linearly-incrementing phase so as to force the phase at the beginning of the second interval to be equal to the phase at the end of the first interval.
As yet another example, processor 108 may calculate the average between the phases at the end of the first interval and at the beginning of the second interval. The processor may then add a respective linearly-incrementing phase to each of the two intervals, such that the phase at the end of the first interval and the phase at the beginning of the second interval both reach the above-calculated average. Further alternatively, processor 108 may mitigate phase discontinuities between intervals in any other suitable way. The output of this process is an estimated phase function over the frame.
In some embodiments, the phase tracking loop of FIG. 1 above is applied to the output of a preceding phase tracking loop (e.g., as part of the front end 52). In other words, the sequence yi of the received symbols in FIG. 1 is already phase-corrected and frequency-corrected by the preceding loop. In an example embodiment, the preceding phase tracking loop operates on the header and/or pilot symbols of the frame, and the phase tracking loop of FIG. 1 operates on the data of the frame. In this manner, the two loops complement one another and are able to jointly achieve high accuracy and robustness. Alternatively, the phase tracking loop of FIG. 1 operates on the raw received symbols without prior phase or frequency correction.
Example Simulated Performance
The joint operation of iterative decoding and demodulation using decoder 84, and phase tracking using the disclosed phase tracking loop, enables receiver 20 to use a given symbol constellation with modest coding redundancy overhead or no coding redundancy at all and extremely low Carrier-to-Noise Ratio (CNR) for a given constellation and a given Bit Error Rate (BER) (e.g., BER=10−10). Reducing the code redundancy for a given constellation means better spectral efficiency.
FIG. 4 is a graph showing simulated performance of the disclosed iterative demodulation and phase tracking, in accordance with an embodiment of the present invention. The figure shows the spectral efficiency (denoted Ru) as a function of CNR for BER=10−10. A plot 190 gives the theoretical Shannon limit on the spectral efficiency. A plot 194 gives the performance of DVB-S2 8-PSK modulation, and a plot 198 gives the performance of DVB-S2 16-APSK modulation. A plot 202 gives the performance of 16-APSK modulation with the disclosed iterative demodulation and decoding and iterative phase tracking. As can be seen in the figure, the disclosed techniques provide a considerable improvement in spectral efficiency.
The disclosed technique is also highly effective in preventing and correcting cycle-slip events. In a cycle-slip event, the temporary phase tracking error is larger than half the angular difference between adjacent constellation symbols. Because of this large phase tracking error, a legacy (non-decoder aided) phase tracking loop may become stuck at a local minimum that is mistakenly taken to be the correct carrier phase, resulting in a burst of demodulation errors. Cycle-slip events are especially likely when operating at a relatively low CNR for a given constellation. Since the disclosed techniques operate with high phase tracking accuracy at a relatively low CNR for a given constellation, they enable considerable reduction in the probability of cycle-slip events. At the operating point shown in FIG. 4, the probability of a frame with cycle-slip event is typically below 10−7.
Although the embodiments described herein refer mainly to phase and frequency estimation and tracking, the methods and systems described herein can be used in various other kinds of adaptive receiver loops. In other words, various other signal properties can be tracked and corrected by invoking an adaptive receiver loop in response to external iterations of iterative decoder 84. The adaptive loop may comprise, for example, a timing recovery loop that estimates and tracks the timing of the received signal, an Automatic Gain Control (AGC) loop that that estimates and tracks the gain of the received signal, an adaptive equalizer that estimates and tracks the channel response, and/or any other suitable loop.
Although the embodiments described herein mainly address satellite communication applications, the methods and systems described herein can be used in any other communication applications, as well as in non-communication applications (e.g., memory storage applications) that involve coding with a phase and/or frequency estimation or other tracking loops.
It will thus be appreciated that the embodiments described above are cited by way of example, and that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention includes both combinations and sub-combinations of the various features described hereinabove, as well as variations and modifications thereof which would occur to persons skilled in the art upon reading the foregoing description and which are not disclosed in the prior art. Documents incorporated by reference in the present patent application are to be considered an integral part of the application except that to the extent any terms are defined in these incorporated documents in a manner that conflicts with the definitions made explicitly or implicitly in the present specification, only the definitions in the present specification should be considered.

## Claims

1. A method, comprising:
receiving symbols of a digitally modulated signal, which carries data that is encoded with an Error Correction Code (ECC);
correcting the symbols of the received signal with an adaptive receiver loop;
computing soft input metrics for the data of the corrected signal;
decoding the ECC using a decoder, which estimates soft output metrics based on the soft input metrics, by operating the decoder in an alternating pattern of external iterations that update one or more of the soft input metrics based on one or more of the soft output metrics, and internal iterations that update the soft output metrics but not the soft input metrics; and
adjusting the adaptive receiver loop, which corrects the symbols of the received signal, in a schedule that is defined relative to the pattern of the external and the internal iterations of the decoder.

2. The method according to claim 1, wherein adjusting the adaptive receiver loop comprises adapting the receiver loop, which corrects the symbols of the received signal, in response to at least part of the external iterations of the decoder, and refraining from adapting the receiver loop in response to the internal iterations of the decoder.

3. The method according to claim 1, wherein adjusting the adaptive receiver loop comprises adapting the receiver loop in response to at least some of the internal iterations.

4. The method according to claim 1, wherein the schedule of adjusting the adaptive receiver loop, which corrects the symbols of the received signal, varies over time.

5. The method according to claim 1, and comprising setting the schedule adaptively based on measurements obtained from the decoder.

6. The method according to claim 1, wherein receiving the signal comprises receiving a frame of symbols and buffering the received frame in a memory, and wherein adjusting the receiver loop comprises applying the receiver loop successively to the symbols of the buffered frame.

7. The method according to claim 6, wherein adjusting the receiver loop comprises dividing the frame into at least first and second intervals, and adapting the receiver loop in the first interval separately from and concurrently with adapting the receiver loop in the second interval.

8. The method according to claim 7, and comprising compensating for a discontinuity in the adaptive receiver loop between the first and second intervals.

9. The method according to claim 6, wherein the received frame comprises a header, data symbols and one or more optional pilot symbols, and wherein adjusting the receiver loop comprises processing only the data symbols and not the header and the pilot symbols.

10. The method according to claim 6, wherein the received frame comprises a header, data symbols and one or more pilot symbols, and wherein adjusting the receiver loop comprises processing the data symbols, the header and the pilot symbols.

11. The method according to claim 1, wherein correcting the received signal and adjusting the receiver loop comprises applying the receiver loop to an output of a preceding receiver loop that initially processes the received signal.

12. The method according to claim 1, wherein correcting the received signal with the adaptive receiver loop comprises tracking a phase of the received signal using a phase tracking loop.

13. The method according to claim 1, wherein correcting the received signal with the adaptive receiver loop comprises tracking a frequency of the received signal using a frequency tracking loop.

14. The method according to claim 1, wherein correcting the received signal with the adaptive receiver loop comprises adjusting a gain of the received signal using an Automatic Gain Control (AGC) loop.

15. The method according to claim 1, wherein correcting the received signal with the adaptive receiver loop comprises tracking a timing of the received signal using a timing recovery loop.

16. The method according to claim 1, wherein correcting the received signal with the adaptive receiver loop comprises equalizing a response of a communication channel, over which the signal is received, using an adaptive equalizer.

17. Apparatus, comprising:
a front end, which is configured to receive a digitally modulated signal that carries data encoded with an Error Correction Code (ECC) and provide symbols representing the received digitally modulated signal; and
circuitry, which is configured to correct the symbols representing the received signal, provided by the front end, with an adaptive receiver loop, to compute soft input metrics for the data over the corrected signal, to decode the ECC using a decoder, which estimates soft output metrics based on the soft input metrics, by operating the decoder in an alternating pattern of external iterations that update one or more of the soft input metrics based on one or more of the soft output metrics, and internal iterations that update the soft output metrics but not the soft input metrics, and to adjust the adaptive receiver loop in a schedule that is defined relative to the pattern of the external and the internal iterations of the decoder, wherein correction of the received signal by the adaptive receiver loop precedes and is separate from decoding of the ECC by the decoder.

18. The apparatus according to claim 17, wherein the front end is configured to receive a frame of symbols, and wherein the circuitry is configured to buffer the received frame in a memory and to apply the receiver loop successively to the symbols of the buffered frame.

19. The apparatus according to claim 18, wherein the circuitry is configured to divide the frame into at least first and second intervals, and to adapt the receiver loop in the first interval separately from and concurrently with adapting the receiver loop in the second interval.

20. The apparatus according to claim 17, wherein the adaptive receiver loop comprises a phase tracking loop, and wherein the circuitry is configured to correct the signal by tracking a phase of the received signal.

21. The method according to claim 1, wherein correcting the symbols of the received signal with an adaptive receiver loop comprises estimating a carrier phase error based on the soft input metrics and rotating the symbols by a value selected responsively to the estimated carrier phase error and wherein adjusting the adaptive receiver loop comprises re-estimating the carrier phase error and updating the value used in rotating the symbols, responsively to the re-estimated carrier phase error.