# Patent

## Title
Write driver circuit for magnetic data storage systems

## Abstract

A write driver circuit includes a first write driver that communicates with a first node of a write head. A first feedback path communicates with a control input and an output of the first write driver. The first feedback path includes a first resistance connected between the output of the first write driver and the control input of the first write driver. A second write driver communicates with a second node of the write head. A second feedback path communicates with a control input and an output of the second write driver. The second feedback path includes a second resistance connected between the output of the second write driver and the control input of the second write driver.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of U.S. patent application Ser. No. 10/392,242 filed on Mar. 18, 2003 (now U.S. Pat. No. 7,417,817, issued Aug. 26, 2008). The disclosure of the above application is incorporated herein by reference.


FIELD OF THE INVENTION
The present invention relates to magnetic data storage systems, and more particularly to a write driver circuit for a write head in a magnetic data storage system operating at high data transfer rates.
BACKGROUND OF THE INVENTION
Conventional data storage systems typically write information onto a recording surface of a magnetic storage medium. These systems typically include a write head and a write driver circuit. The magnetic storage medium may be a disk drive of a computer. The write head may be an inductive coil, although other types of write heads may be used.
Information is written to the magnetic storage medium by switching a direction of current flowing through the write head. A magnetic field that is produced by the write head is stored by the magnetic storage medium. One polarity represents one digital value and the opposite polarity represents the other digital value. Data storage rates of these systems are proportional to a rate that the write driver circuit can change the direction of the write current through the write head.
SUMMARY OF THE INVENTION
A write driver circuit for a magnetic storage medium that communicates with a write head having first and second nodes comprises a first driver circuit having a first input, a first output that communicates with the first node, and a first feedback path between the first input and the first output. A second driver circuit has a second input, a second output that communicates with the second node, and a second feedback path between the second input and the second output. A first write current circuit selectively drives current through the write head in a first direction. A second write current circuit selectively drives current through the write head in a second direction. A first boost circuit decreases a first transition period between current flowing in the first direction and current flowing in the second direction.
In other features, a second boost circuit decreases a second transition period between current flowing in the second direction and current flowing in the first direction. The first write current circuit includes a first write current source that communicates with the opposite end of the first resistance and a second write current source that communicates with the second node of the write head. The second write current circuit includes a third write current source that communicates with the opposite end of the second resistance and a fourth write current source that communicates with the first node of the write head.
In other features, the first feedback path includes a first resistance having one end that communicates with the output of the first driver circuit. A first transistor has a base that is connected to an opposite end of the first resistance and a collector that is connected to the input of the first driver circuit. The second feedback path includes a second resistance having one end that communicates with the output of the second driver circuit. A second transistor has a base that is connected to an opposite end of the second resistance and a collector that is connected to the input of the second driver circuit. A first common mode (CM) current source communicates with the opposite end of the second resistance. A second common mode (CM) current source communicates with the opposite end of the first resistance.
In other features, the first boost circuit includes a first switch that shorts the base of the first transistor and that turns off the first common mode current source during a first boost period. The second boost circuit includes a second switch that shorts the base of the second transistor and that turns off the second common mode current source during a second boost period. A third resistance has one end that communicates with the output of the first driver circuit and an opposite end that communicates with the first node of the write head. A fourth resistance has one end that communicates with the output of the second driver circuit and an opposite end that communicates with the second node of the write head.
In still other features, the write driver circuit has a substantially constant output impedance during operation. The write driver circuit has balanced differential and common mode resistance. The write driver circuit maintains a substantially constant common mode voltage across the write head during operation.
Further areas of applicability of the present invention will become apparent from the detailed description provided hereinafter. It should be understood that the detailed description and specific examples, while indicating the preferred embodiment of the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention.



BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will become more fully understood from the detailed description and the accompanying drawings, wherein:
FIG. 1A is a schematic diagram of a write driver circuit according to the present invention;
FIG. 1B is a graph showing an exemplary write current waveform;
FIG. 2 illustrates various waveforms associated with common mode current sources, write current sources and switches of FIG. 1A according to the present invention;
FIG. 3 is a partial schematic diagram illustrating the operation of the write driver circuit of FIG. 1A without the write current sources;
FIG. 4 is a partial schematic diagram illustrating the operation of the write driver circuit of FIG. 1A with one write current source connected to one node of a write head;
FIG. 5 is a partial schematic diagram that is similar to FIG. 4 with an additional write current source connected to a base of a feedback transistor;
FIG. 6 is a schematic and functional block diagram of a write driver circuit including current limiters in accordance with the present invention;
FIG. 7 is a schematic of a write driver circuit with exemplary current limiters in accordance with the present invention; and
FIG. 8 is a schematic illustrating a write drive circuit having a two level voltage supply;
FIG. 9 is a schematic illustrating a writer driver circuit with a first charge pump circuit including a capacitor and a diode;
FIG. 10 is a schematic illustrating a write driver circuit with a third charge pump circuit including a capacitor, a diode and an isolation buffer;
FIG. 11 is a schematic illustrating a write driver circuit with a second charge pump circuit including a capacitor, a diode and a replica transistor;
FIG. 12 illustrates a write driver circuit including first and second voltage supplies that supply first and second voltage levels;
FIG. 13 illustrates a write driver circuit including first and second driver circuits with feedback and charge pumps connected to outputs of said first and second drivers;
FIG. 14 illustrates a write driver circuit including first and second driver circuits with feedback and charge pumps; and
FIG. 15 illustrates a write driver circuit including first and second driver circuits with feedback and charge pumps that are connected by buffers to outputs of said first and second drivers.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The following description of the preferred embodiment(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses. For purposes of clarity, the same reference numbers will be used in the drawings to identify similar elements.
Referring now to FIGS. 1A and 1B, an exemplary write driver circuit 10 in accordance with the present invention is shown. The write driver circuit 10 switches a direction of write current IW (shown in FIG. 1B) flowing through a write head 12 of a magnetic storage device. While the following description describes the write head 12 implemented in the magnetic storage device, the write driver circuit 10 according to the present invention may be useful in other applications.
The write driver circuit 10 according to the present invention achieves several operating requirements. The write driver circuit 10 has substantially constant output impedance at very high operating frequencies. The write head 12 sees an impedance that is predominantly resistive during operation. Second, the write driver circuit 10 balances both differential and common mode resistance. Third, the write driver circuit 10 maintains a common mode voltage level across the write head 12 with minimal fluctuation during operation. The common and differential resistance is also independent of the magnitude of the write current.
Referring to FIGS. 1A and 1B, the write driver circuit 10 is a translinear circuit with symmetric sub-circuits 14-A and 14-B (collectively identified as 14) that are connected to opposite sides of the write head 12. For purposes of illustration, the left side of the symmetric write driver circuit 10 is described further below. Since the sub-circuits 14A and 14B are symmetric, the same reference numbers and/or other identification will be used followed by A to identify components in sub-circuit 14A and B to identify components of sub-circuit 14B.
The sub-circuit 14A includes a transistor 16A operating as a driver circuit. A collector of the transistor 16A is coupled to a voltage source Vdd. An emitter of the transistor 16A communicates with one side of the write head 12. In particular, the emitter of the transistor 16A is coupled to node D, which is coupled through a resistance R3A to head node Wop of the write head 12.
The voltage source Vdd is connected via a resistance R2A to a base of the transistor 16A. The base of the transistor 16A is designated as node E. As will be further described below, a feedback path 18A is provided between the emitter of the transistor 16A and the base of the transistor 16A. The feedback path includes a resistance R1A and a transistor 24A. The emitter of the transistor 16A is connected to one end of the resistance R1A. An opposite end of the resistance R1A is connected to a base of the transistor 24A (designate node F). A collector of the transistor 24A is connected to a one end of a resistance R2A and to the base of the transistor 16A.
A write current source IW—1A, a common mode current source ICM—A and a switch S2A are connected in parallel between node F and ground. The node F is coupled via the resistance R1A to node D. An additional write current source IW—2A is coupled between the write head node Wop of the write head 12 and ground. A symmetric circuit 14B is coupled to the right side of the write head 12 and elements are labeled with subscript “_B”. Note that nodes D, E and F of the sub-circuit 14-A correspond to nodes X, Y, and Z in the sub-circuit 14-B. The current sources may be implemented using a current mirror arrangement as is well known in the art.
As can be appreciated, by switching the write current sources IW—1A and IW—2B off and the write current sources IW—2A and IW—1B on, current flows through the write head 12 from left to right in FIG. 1. To increase the reversal speed of the write current, a boost circuit selectively closes switches S2A and S2B (shown in FIG. 1) as will be described below. The boost circuit also switches the common mode current sources ICM—A and ICM—B off temporarily during transitions.
Referring now to FIGS. 1A and 2, exemplary waveforms depicting the operation of the controlled current sources IW—1A, IW—2A, IW—1B, ICM—A and ICM—B and the switches S2A and S2B are shown. To obtain current flow from Wop to Won, the write current sources IW—1A and IW—2B are turned on and the write current sources IW—2A and IW—1B are turned off. During an initial boost period, the common mode current sources ICM—A and ICM—B are turned off and the switch S2A is turned on. The boost circuit reduces the voltage at node X and increases the voltage at node D quickly and symmetrically. The improved transition speed allows increased data rates while the symmetric transition maintains a relatively constant common mode voltage. To bring the voltage at node X down, the common mode current sources are turned off, which decreases the voltage at node X. To increase the voltage at node D, the transistor 24A is turned off by the switch S2A, which forces Vbe of the transistor 16A to increase. Current flows from Wop to Won.
To obtain current flow from Won to Wop, the write current sources IW—2A and IW—1B are tuned on and the write current sources IW—1A and IW—2B are turned off. During a boost period, the current sources ICM—A and ICM—B are turned off and the switch S2B is turned on. The boost circuit reduces the voltage at node D and increases the voltage at node X both quickly and symmetrically. To bring the voltage at node D down, the common mode current sources ICM are turned off, which decreases the voltage at node D. To increase the voltage at node X, the transistor 24B is turned off, which forces Vbe of the transistor 16B to increase. Current flows from Won to Wop.
Referring now to FIG. 3, operation of the circuit will be described in more detail without the write current sources IW—1A, IW—2A, IW—1B, and IW—2B and the switches S2A and S2B. Based on Kirchoff's voltage law:

Vbe—24A+VDF+VD,Wop=Vbe—24B+VXZ+VX,Won 

If R1A=R1B=R3A=R3B, ICM—A=ICM—B, and

Vbe24A=Vbe—24B,

Then VDF=ICM—AR1A=VXZ=ICM—BR1B, and

VXZ=ICM—BR1B.

In addition, VWop=VWon and IW=0.

Therefore, the voltage at the write head is zero and the write current is zero.

Referring now to FIG. 4, introducing the write current source IW—2B into the write circuit of FIG. 3 will force IW—2B/2 across R3A and R3B. In other words, the write current 6 is equal to IW—2B/2 and the voltage at nodes of the write head is:

VWop=VWon=R3AIW—2B/2.

Therefore, the write current causes an imbalance, which increases the voltage at the write head and increases the write current.

Referring now to FIG. 5, introducing the write current source IW—2A further increases the write current from IW—2B/2 to IW—2B. More particularly, substituting:

VDF=ICM—AR1A+IW—1AR1A; and

VXY=ICM—BR1B 

into Kirchoff's voltage equation yields:

Vbe—24A+(ICM—AR1A+IW—1AR1A)+VD,Wop=Vbe—24B+ICM—BR1B+VX,Won 

If R1A=R1B=R1B=R3A=R3B,

Vbe—24A=Vbe—24B, and ICM—A=ICM—B.

Then, VD,Wop=IW1AR3A 

or, VD,Wop=IW—1BR3A 

since IW—1A=−IW—2B and IW=IW—2B.

The speed of the low voltage swing at node D or X is related to the speed of the feedback loops including the resistance R1A or R1B and the transistor 24A or 24B, respectively. The speed of the feedback loop is related to a first pole of the feedback loop. The first pole is:




  
    
      
        
          Pole
          =
          
            
              g
              
                m
                ⁢
                
                  
                
                ⁢
                1
              
            
            ⁢
            
              
                R
                2
              
              ⁡
              
                (
                
                  
                    r
                    Π
                  
                  
                    
                      r
                      Π
                    
                    +
                    
                      R
                      1
                    
                  
                
                )
              
            
          
        
        ;
      
    
  
  
    
      
        
          
            
              S
              ⁢
              ince
            
            ⁢
            
              
            
            ⁢
            
              r
              Π
            
          
          ⪡
          
            R
            1
          
        
        ,
        
          
        
        ⁢
        
          
            Pole
            ≅
            
              
                
                  g
                  
                    m
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
                
                  C
                  Π
                
              
              ⁢
              
                
                  R
                  2
                
                
                  R
                  1
                
              
            
          
          ;
        
      
    
  
  
    
      
        
          
            
              S
              ⁢
              ince
            
            ⁢
            
              
            
            ⁢
            
              C
              Π
            
          
          =
          
            
              g
              
                m
                ⁢
                
                  
                
                ⁢
                1
              
            
            ⁢
            
              τ
              f
            
          
        
        ,
        
          
            P
            ⁢
            ole
          
          =
          
            
              
                1
                
                  τ
                  f
                
              
              ⁢
              
                
                  R
                  2
                
                
                  R
                  1
                
              
              ⁢
              
                
              
              ⁢
              and
              ⁢
              
                
              
              ⁢
              
                τ
                speed
              
            
            =
            
              
                τ
                f
              
              ⁢
              
                
                  R
                  1
                
                
                  R
                  2
                
              
            
          
        
      
    
  




Therefore, increasing R2 or decreasing R1 will increase the speed. However, the speed cannot be increased beyond τf. Therefore, R1 and R2 should be selected to be approximately equal. The speed of the high voltage swing at node D or X is maximized when R2 is minimized.

As can be appreciated by skilled artisans, the values of the resistances and the magnitude of the current sources can be varied without departing from the present invention. For example, the current sources IW—1A=IW—1B can have a magnitude of IW—2A/k=IW—2B/k and the resistances can be R1A=R1B=k*R3A=k*R3B, where k is a constant. In a preferred embodiment, bipolar transistors such as silicon germanium (SiGe) are employed. Other bipolar transistors, CMOS transistors and/or any other transistor technology may be used.
Referring now to FIG. 6, the write driver sub-circuits 14A and 14B may optionally include current limiters 40A and 40B. A current step of ICM may cause transistors 24A and 42A to momentarily turn off. The current limiter 40A detects when the bases of transistors 24A and 42A are going off and immediately provides extra current to keep them on.
Referring now to FIG. 7, exemplary current limiters 40A and 40B are shown. A first transistor 50A includes an emitter that is connected to the bases of the transistors 24A and 42A. A collector of the transistor 50A is connected to Vdd. A base of the transistor 50A is connected to a base of a transistor 52A. A collector of the transistor 50A is connected to the base of the transistor 52A and to a current source 53A. An emitter of the transistor 52A is connected to a collector and a base of a transistor 54A. An emitter of the transistor 54A is connected to ground or another reference potential. While a specific current limiter 40 is shown, other types of current limiters may be used. A transistor 58A has a base that is connected to node F. An emitter of the transistor 58A is connected to ground or another reference potential. A collector of the transistor 58A is connected to node D. The transistor 58A reduces the impedance seen by the write head node WON.
In some situations, as the voltage at node D goes high, the current that is supplied by the resistor R2 and Vdd may be insufficient. The transistor 16A and/or the transistor 24A may be starved for current, which reduces switching times of the write head. Referring now to FIG. 8, a schematic illustrating a write drive circuit having two voltage supply levels is shown. The resistor R2 is supplied by Vee and the collector of the transistor 16A is supplied by Vdd, where Vee>Vdd. For example, Vee can be approximately 10V and Vdd can be 5V, although other voltage levels are contemplated. The higher voltage potential source Vee provides additional current through the resistor R2 to supply transistors 16A and 24A.
Referring now to FIG. 9, a writer driver circuit with a first charge pump circuit including a capacitor C1A and a diode D1A is shown. The diode D1A has an anode that is connected to a voltage source Vdd. A cathode of the diode D1A is connected to one end of the resistor R2A and to one end of a capacitor Cm. An opposite end of the resistor R2A is connected to the base of the transistor 16A. An opposite end of the capacitor C1A is connected to node D.
When node D is low (current flowing from node X to node D), a voltage difference across the capacitor C1A charges the capacitor C1A. As node D goes from low to high during a transition from current flowing from node X to D to current flowing from node D to node X, the capacitor C1A discharges and provides additional current to the base of the transistor 16A and indirectly to transistor 24A. As a result, the transistors are supplied current during the transition, which increases the speed of the write head transition.
The additional current is provided only during the transitions from low to high. When node D is high, the capacitor C1A is not charged since there is no voltage difference across the capacitor C1A. Therefore, when node D goes from high to low during a transition from current flowing from node D to X to current flowing from node X to node D, the capacitor C1A has nothing to discharge. As a result, current is only provided when needed and power consumption is reduced.
Referring now to FIG. 10, a write driver circuit with a second charge pump circuit including the capacitor C1A, the diode D1A and an isolation buffer B1A is shown. The diode D1A, has an anode that is connected to a voltage source Vdd. A cathode of the diode D1A is connected to the resistor R2A and to one end of a capacitor C1A. The isolation buffer B1A is connected to node D and to another end of the capacitor C1A. The isolation buffer B1A reduces loading on the transistor 16A that would otherwise be caused by the capacitor C1A. Otherwise, the second charge pump circuit provides additional current during the low to high transition at node D in a manner that is similar to the first charge pump circuit.
Referring now to FIG. 11, a schematic illustrating a write driver circuit with a third charge pump circuit including the capacitor C1A, the diode D1A and a replica transistor 80A is shown. The diode D1A has an anode that is connected to a voltage source Vdd. A cathode of the diode D1A is connected to the resistor R2A and to one end of a capacitor C1A. The replica transistor 80A has a base that is connected to node D, a collector that is connected to Vdd, and an emitter that is connected to an opposite end of the capacitor C1A. A current source IS—A is also connected to the emitter of the transistor 80A. The replica transistor 80A reduces loading on the transistor 16A that would otherwise be caused by the capacitor C1A. Otherwise, the third charge pump circuit provides additional current during the low to high transition at node D in a manner that is similar to the first charge pump circuit.
Referring now to FIG. 12, a write driver circuit 100 includes first and second driver circuits 102A and 102B, which are connected to first and second voltage supplies 108A and 110A and 108B and 110B, respectively. The first voltage supplies 108A and 108B provide a higher voltage potential than the second voltage supplies 110A and 1108.
The first and second driver circuits 102A and 102B include feedback circuits 114A and 114B, respectively, that are connected between inputs and outputs of the first and second driver circuit 102A and 102B, respectively. The first and second driver circuits 102A and 102B drive current through a write head 120 in first and second directions to write data to the magnetic storage medium. The higher voltage potentials of the first voltage supplies 108A and 1088 are used to increase current that is supplied to the first and second driver circuits 102A and 102B, respectively. The additional current provided during write head transitions increases the speed of the write head transitions.
Referring now to FIG. 13, a write driver circuit 130 includes first and second driver circuits 102A and 102B, respectively. Voltage sources 132A and 132B provide a first voltage potential to the first and second driver circuits 102A and 102B. Charge pump circuits 140A and 140B are connected to outputs of the first and second driver circuits 102A and 102B, respectively. The first and second driver circuits 102A and 102B include feedback circuits 114A and 114B, respectively, that are connected between inputs and outputs of the first and second driver circuit 102A and 102B, respectively. The charge pump circuits 140A and 140B provide additional current to the first and second driver circuits 102A and 102B, respectively. The additional current provided during the write head transitions increases the speed of the write head transitions.
Referring now to FIG. 14, a write driver circuit 148 is shown that is similar to the write driver circuit 130 in FIG. 13 except that charge pump circuits 150A and 150B are connected between the voltage sources 132A and 132B, respectively, (or any other suitable voltage source) and the first and second driver circuits 102A and 102B, respectively. The charge pump circuits 150A and 1508 provide additional current to the first and second driver circuits.
Referring now to FIG. 15, a write driver circuit 158 is shown that is similar to the write driver circuit 130 in FIG. 13 except that buffers 160A and 160B are located between outputs of the first and second driver circuits, respectively, and inputs of the charge pumps 160A and 160B. The buffers 160A and 160B isolate the outputs of the first and second driver circuits 102A and 102B, respectively.
Those skilled in the art can now appreciate from the foregoing description that the broad teachings of the present invention can be implemented in a variety of forms. Therefore, while this invention has been described in connection with particular examples thereof, the true scope of the invention should not be so limited since other modifications will become apparent to the skilled practitioner upon a study of the drawings, the specification and the following claims.

## Claims

1. A write driver circuit, comprising:
a first write driver to communicate with a first node of a write head;
a first feedback path to communicate with a control input and an output of the first write driver, wherein the first feedback path includes a first resistance connected between the output of the first write driver and the control input of the first write driver;
a second write driver to communicate with a second node of the write head;
a second feedback path to communicate with a control input and an output of the second write driver, wherein the second feedback path includes a second resistance connected between the output of the second write driver and the control input of the second write driver;
a third resistance connected between the output of the first write driver and the first node of the write head; and
a fourth resistance connected between the output of the second write driver and the second node of the write head.

2. The write driver circuit of claim 1, wherein:
the first feedback path includes a first transistor to communicate with a first end of the first resistance and a second transistor to communicate with a second end of the first resistance; and
the second feedback path includes a third transistor to communicate with a first end of the second resistance and a fourth transistor to communicate with a second end of the second resistance.

3. The write driver circuit of claim 1, further comprising:
a first write current source connected between the output of the first write driver and the first node; and
a second write current source connected between the output of the second write driver and the second node, wherein the first write current source and the second write current source selectively drive current through the write head in a first direction.

4. The write driver circuit of claim 3, further comprising:
a third write current source connected to the first resistance; and
a fourth write current source connected to the second resistance, wherein the third write current source and the fourth write current source selectively drive current through the write head in a second direction.

5. The write driver circuit of claim 4, further comprising:
a first boost circuit configured to decrease a first transition period between current flowing in the first direction and current flowing in the second direction; and
a second boost circuit configured to decrease a second transition period between current flowing in the second direction and current flowing in the first direction.

6. The write driver circuit of claim 5, further comprising:
a first common mode (CM) current source connected to the first resistance; and
a second common mode (CM) current source connected to the second resistance.

7. The write driver circuit of claim 6, further comprising:
a first switch connected to the first resistance; and
a second switch connected to the second resistance, wherein the first switch and the second switch are selectively turned on and off during a boost period of the write driver circuit.

8. The write driver circuit of claim 1, further comprising a charge pump circuit to provide current to the write driver circuit during a transition period between current flowing through the write head in a first direction and current flowing through the write head in a second direction.

9. The write driver circuit of claim 1, wherein the write driver circuit has a constant output impedance.

10. The write driver circuit of claim 1, wherein the write driver circuit includes a balanced differential and common mode resistance.

11. The write driver circuit of claim 1, wherein the write driver circuit maintains a constant common mode voltage across the write head.

12. A method of operating a write driver circuit, the method comprising:
driving a first node of a write head with a first write driver;
providing a first feedback path to communicate with a control input and an output of the first write driver, wherein the first feedback path includes a first resistance connected between the output of the first write driver and the control input of the first write driver;
driving a second node of the write head with a second write driver;
providing a second feedback path to communicate with a control input and an output of the second write driver, wherein the second feedback path includes a second resistance connected between the output of the second write driver and the control input of the second write driver;
connecting a third resistance between the output of the first write driver and the first node of the write head; and
connecting a fourth resistance between the output of the second write driver and the second node of the write head.

13. The method of claim 12, wherein:
the first feedback patch path includes a first transistor to communicate with a first end of the first resistance and a second transistor to communicate with a second end of the first resistance; and
the second feedback path includes a third transistor to communicate with a first end of the second resistance and a fourth transistor to communicate with a second end of the second resistance.

14. The method of claim 12, further comprising:
connecting a first write current source between the output of the first write driver and the first node;
connecting a second write current source between the output of the second write driver and the second node; and
selectively driving current through the write head in a first direction with the first write current source and the second write current source.

15. The method of claim 14, further comprising:
connecting a third write current source to the first resistance;
connecting a fourth write current source to the second resistance; and
selectively driving current through the write head in a second direction with the third write current source and the fourth write current source.

16. The method of claim 15, further comprising:
decreasing a first transition period between current flowing in the first direction and current flowing in the second direction; and
decreasing a second transition period between current flowing in the second direction and current flowing in the first direction.

17. The method of claim 16, further comprising:
connecting a first common mode (CM) current source to the first resistance; and
connecting a second common mode (CM) current source to the second resistance.

18. The method of claim 17, further comprising:
connecting a first switch to the first resistance;
connecting a second switch to the second resistance; and
selectively turning on and off the first switch and the second switch during a boost period of the write driver circuit.

19. The method of claim 12, further comprising providing current to the write driver circuit during a transition period between current flowing through the write head in a first direction and current flowing through the write head in a second direction.

20. The method of claim 12, further comprising maintaining a constant common mode voltage across the write head.