# Patent

## Title
Method and apparatus for controlling LCL converters using asymmetric voltage cancellation techniques

## Abstract

A method and apparatus for LCL resonant converter control utilizing Asymmetric Voltage Cancellation is described. The methods to determine the optimal trajectory of the control variables are discussed. Practical implementations of sensing load parameters are included. Simple PI, PID and fuzzy logic controllers are included with AVC for achieving good transient response characteristics with output current regulation.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to U.S. Provisional Patent Application No. 61/451,823, filed Mar. 11, 2011.


GOVERNMENT SPONSORED RESEARCH
This invention was made with government support under contract DE-EE0003114 awarded by the Department of Energy. The government has certain rights in the invention.


TECHNICAL FIELD
The present disclosure relates to a method for improving the efficiency of inductive power transfer systems, and in particular, to controlling LCL resonant converters using asymmetric voltage cancellation techniques.
BACKGROUND
One method of realizing wireless power transfer is through a process known as Inductive Power Transfer (IPT) in which input power, in the form of electrical energy from a constant high frequency alternating current, is transformed into time varying magnetic fields according to Ampere's Law (FIG. 1). On the receiving end, the magnetic field is transformed into an induced voltage according to Faraday's Law, thus creating output power for the load. Wireless power transfer may enable electric vehicles to be continuously charged while stationary or in motion with no physical connection between the vehicle and the roadway. IPT systems may be broadly separated into three main categories, including the power supply, magnetic coupler and the pickup receiver.
DISCLOSURE OF THE INVENTION
A key to designing wireless power supplies is to convert the DC power to high frequency AC power with no or little loss and parasitic effect while keeping the cost and size low as well. In practice, zero loss is never achieved. Hence, the objective of designing power converters has been to obtain the highest possible conversion efficiency, while keeping cost, size, and parasitic effects like Electromagnetic Interference (EMI) to a minimum. Improving efficiency and reducing EMI of high-power Inductor Capacitor Inductor (LCL) resonant converters has become a significant undertaking in the area of wireless power transfer. Electrical efficiency issues are associated with conversion loss in the transmitter electronics.
With the rapid growth of the renewable energy sector, the concept of high efficiency systems is becoming more and more vital. Following this trend, being able to achieve ultra-high efficiencies is turning out to be a well-established concept. As such, modern power electronics has put key emphasis into highly efficient soft-switched converters.
MOSFET technology has grown rapidly over the past decade in their performance. These devices are used as the fundamental building block for many power electronic systems today. However, the body diode in such devices usually has very poor turn off characteristics causing huge diode reverse recovery losses especially reported in LCL converters. What is needed is a control strategy for LCL converters to improve efficiency. This includes optimal switching conditions to eliminate diode reverse recovery losses in LCL converters. Fast switching speeds and very low on state resistance of MOSFET's is needed to improve insulated gate bipolar transistor (IGBT) performance.
A new modulation technique using Asymmetric Voltage Cancellation (AVC) is disclosed for providing efficient control of high-power LCL resonant converters used in Inductive Power Transfer (IPT) systems. AVC control provides a way to avoid diode reverse recovery losses while achieving acceptable Total Harmonic Distortion (THD) and associated losses. Coupled with extra parasitic or external capacitance across the switches in the H-bridge, a fully soft switched Zero Voltage Switching (ZVS) fixed frequency resonant power converter is realized.



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates an inductive power transfer system.
FIG. 2 illustrates an exemplary LCL resonant converter with full bridge control.
FIG. 3 illustrates a map of an exemplary switch gate waveform to H-bridge output voltage.
FIG. 4 illustrates a table with various, exemplary switching transition states for H-bridge.
FIG. 5 illustrates an exemplary symmetric voltage cancellation control Vab waveform.
FIG. 6 illustrates an exemplary asymmetric duty cycle control Vab waveform.
FIG. 7 illustrates an exemplary asymmetric voltage cancellation control Vab waveform.
FIG. 8 illustrates the THD for different control angles, beta=180 and Q1=4.0.
FIG. 9 illustrates the THD for different control angles, beta=180 and Q1=1.5.
FIG. 10 illustrates the THD for different control angles, beta=90 and Q1=1.5.
FIG. 11 illustrates an exemplary LCL converter using a Current Transformer (CT) to detect bridge current.
FIG. 12 illustrates an exemplary amplitude component plot of Vab for beta=180.
FIG. 13 illustrates an exemplary phase component plot of Vab for beta=180.
FIG. 14 illustrates an exemplary amplitude component plot of a second harmonic of Vab for beta=180.
FIG. 15 illustrates an exemplary phase component plot of a second harmonic of Vab for beta=180.
FIG. 16 illustrates the relation of the N order as a function of quality factor.
FIG. 17 illustrates an exemplary flowchart for determining diode reverse recovery loss.
FIG. 18 illustrates an exemplary schematic of the Greedy salesperson algorithm.
FIG. 19 illustrates an exemplary solution of the Greedy salesperson algorithm for Q1=2.
FIG. 20 illustrates an exemplary solution of the Greedy salesperson algorithm for control angles for THD for Q1=2.
FIG. 21 illustrates an exemplary solution of the Greedy sales person algorithm for optimal THD for Q1=2.
FIG. 22 illustrates an exemplary solution of the Greedy salesperson algorithm for Q1=4.
FIG. 23 illustrates an exemplary solution of the Greedy sales person algorithm for control angles for THD for Q1=4.
FIG. 24 illustrates an exemplary solution of the Greedy sales person algorithm with a minimum THD path.
FIG. 25 illustrates the 4th order polynomial fitting for beta angle.
FIG. 26 illustrates bridge inductor current measurement sensing with a resistor or Hall Effect sensor.
FIG. 27 illustrates an exemplary phase detection circuit using PLL.
FIG. 28 illustrates an exemplary filtered bridge current waveform.
FIG. 29 illustrates a block diagram of an exemplary measuring circuit.
FIG. 30 illustrates an exemplary microcontroller input output signal diagram implementation of controller.
FIG. 31 illustrates an exemplary internal block diagram for a microcontroller implementation of AVC.
FIG. 32 illustrates an exemplary block diagram for designing an AVC controller.
FIG. 33 illustrates an exemplary soft switched fixed frequency LCL converter with extra switch output capacitance.
FIG. 34 illustrates an exemplary flowchart for determining switching capacitance values.
FIG. 35 illustrates various, exemplary bridge currents at the instances of switching.
FIG. 36 illustrates a table of exemplary component values for an LCL resonant network.
FIG. 37 illustrates an exemplary high-level control block diagram.
FIG. 38 illustrates a low-level schematic of an exemplary H-bridge half driver.
FIG. 39 illustrates an exemplary current path through the disclosed system.
FIG. 40 illustrates a high-level schematic of an exemplary LCL converter system.
FIG. 41 illustrates a schematic of an exemplary LCL resonant network.
FIG. 42 illustrates an exemplary software flow diagram.
FIG. 43 illustrates an example of an exemplary Graphical User Interface (GUI).
FIG. 44 illustrates a flow diagram of an exemplary Hardware Description Language (HDL) design logic.
FIG. 45 illustrates a table listing the total harmonic distortion improvements in an exemplary asymmetric voltage cancellation.
FIG. 46 illustrates exemplary experimental results showing that diode reverse recovery may not be avoided.
FIG. 47 illustrates exemplary experimental results showing that diode reverse recovery may be avoided.
FIG. 48 illustrates an exemplary efficiency comparison of asymmetric voltage cancellation vs. symmetric voltage cancellation.



BEST MODE(S) FOR CARRYING OUT THE INVENTION
The present disclosure covers apparatuses and associated methods for an improved Inductor Capacitor Inductor (LCL) resonant converter. In the following description, numerous specific details are provided for a thorough understanding of specific preferred embodiments. However, those skilled in the art will recognize that embodiments can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In some cases, well-known structures, materials, or operations are not shown or described in detail in order to avoid obscuring aspects of the preferred embodiments. Furthermore, the described features, structures, or characteristics may be combined in any suitable manner in a variety of alternative embodiments. Thus, the following more detailed description of the embodiments of the present invention, as illustrated in some aspects in the drawings, is not intended to limit the scope of the invention, but is merely representative of the various embodiments of the invention.
In this specification and the claims that follow, singular forms such as “a,” “an,” and “the” include plural forms unless the content clearly dictates otherwise. All ranges disclosed herein include, unless specifically indicated, all endpoints and intermediate values. In addition, “optional” or “optionally” refer, for example, to instances in which subsequently described circumstance may or may not occur, and include instances in which the circumstance occurs and instances in which the circumstance does not occur. The terms “one or more” and “at least one” refer, for example, to instances in which one of the subsequently described circumstances occurs, and to instances in which more than one of the subsequently described circumstances occurs.
The present disclosure describes a method and apparatus for an improved Inductor Capacitor Inductor (LCL) resonant converter. An LCL network is tuned for resonance at a desired frequency. LCL networks operated at resonance act as a constant AC power source. An LCL converter is usually inefficient due to diode reverse recovery loss, which is associated with the reverse bias of the body diode while in the conduction state. This results in high switching losses. The converter efficiency is also related to the loading range in which a normal operating quality factor (Q1) values makes it impossible to avoid diode reverse recovery loss. Q1 can be defined by the equation below:




  
    
      
        
          Q
          1
        
        =
        
          
            ω
            ⁢
            
              
            
            ⁢
            
              L
              1
            
          
          
            R
            
              r
              ⁢
              
                
              
              ⁢
              1
            
          
        
      
    
    
      
        (
        1
        )
      
    
  




where Rr1 is the reflected track resistance, ω is the frequency in radians and L1 is the track inductance. Existing control methods for LCL resonant converters include Symmetric Voltage Cancellation (SVC) and Asymmetric Duty Cycle (ADC) techniques. Both of these methods utilize a single control variable. The present disclosure introduces Asymmetric Voltage Cancellation (AVC), which takes advantage of three control variables for greater flexibility over SVC and ADC. This allows for control equivalent to SVC and ADC plus additional flexibility, thus by nature, AVC should be no less efficient than SVC and ADC for LCL resonant converter control. Other converters such as the full bridge series resonant converter have used AVC; however, the inventors are not aware of the application of AVC into LCL converters.

One problem in Inductive Power Transfer is Electromagnetic Interference (EMI). In this case, EMI is considered power radiated at an undesired frequency. This occurs when a signal is not perfectly sinusoidal and harmonics are introduced along with its fundamental frequency. Harmonics are sinusoidal signals at integer multiples of the fundamental frequency. This can be quantified by a well-known variable called Total Harmonic Distortion (THD), or the percentage of power contributed by the harmonics. For example, a 60 kHz operating frequency signal with a 9th harmonic (540 kHz) could interfere with AM radio.
Faraday's Law requires a changing magnetic field to induce an electromotive force. Similarly, by Ampere's Law, a changing current is required in order to create a changing magnetic field. Thus, a high frequency alternating current (AC) must be generated to transfer power through an inductive power transfer system. This means some converter or inverter must be used to convert direct current (DC) input into a desired AC output. One method for DC to AC conversion is the LCL resonant converter with full bridge control.
The LCL resonant converter, as shown in FIG. 2 is a well-known circuit that takes a DC input and produces a high frequency AC output. A desirable attribute of the LCL resonant converter is that when tuned and operated at its resonant frequency, the output current remains constant regardless of the load placed on it. This means the AC output current may be controlled without knowing the load, e.g. constant current source property. In addition, LCL converters have the advantages of high efficiency at light load (unity power factor) and harmonic filtering capabilities.
However, LCL resonant converters have a problem in their full-bridge control. The diodes in the full-bridge controller are prone to the high switching losses known as diode reverse recovery loss.
1. AVC Used in LCL Converters to Reduce Diode Reverse Recovery Losses
Diode reverse recovery loss occurs when a diode, which is forward biased, has an instantaneous voltage transition in the negative direction while current is still flowing through it. For example, the transition from state S1 to state S2 can be described with reference to FIGS. 2-4. If the current ib is negative in S1, then the state is known as S1b. The current is flowing up through D1 and D4, and Vab is positive. Since Vg1 is high, and Vg2 is low, there is no voltage across D4 in the reverse direction. Once the circuit transitions to S2b, Vg1 is high, and Vg2 is high, thus there is a high voltage across D4 in the reverse direction. Now, D4 will transition to a non-conduction state as current starts flowing through the channel of the MOSFET associated with Vg2, but for a moment D4 is conducting with a high reverse bias voltage. This phenomenon is called diode reverse recovery loss and the associated switching loss can be tens to hundreds of times of that in conduction losses for some components like power MOSFETs, which typically have particularly poor performance body diodes. This is due to the inherently poor characteristics of the body diode in the MOSFET during manufacturing. The current methods to avoid this problem are to place passive diode components (with excellent reverse recovery response) in parallel with the body diode, or to use ADC control. However, the former increases both the cost and size of the circuit and the later introduces increased harmonics into the waveform, hence increasing the THD.
There are currently two conventional control methods used for LCL resonant converters. A first method used to control current is SVC control (see FIG. 5). This method has the advantages of being easy to implement, and has very good harmonic filtering capabilities when a conduction angle of 120° is used. SVC control is very easy to implement because it only uses one control variable, namely the conduction angle σ (180°-alpha). SVC control also provides low THD because a conduction angle at 120° eliminates all third harmonic components and the symmetry eliminates all even harmonics. However, there are drawbacks with SVC, as the aforementioned switching losses with body diodes are particularly high at σ=120°, even for relatively high Q1 (Q>5) conditions. The diode reverse recovery losses are directly inversely proportional to the operating quality factor (Q1) of the circuit.
A second method used to control LCL resonant converters is ADC control (see FIG. 6). This method has the advantages of being easy to implement and avoids diode reverse recovery loss above a certain quality factor. Like SVC, ADC only has one control variable, beta. However, it has much higher THD because of the asymmetric waveform.
In contrast to SVC and ADC control, AVC control provides a solution (see FIG. 7) that is able to control the AC input to the LCL resonant converter while reducing diode reverse recovery loss. AVC control uses three variables of control namely, alpha+, beta and alpha−. It has the potential to have the combined benefits of SVC and ADC by reducing THD and avoiding diode reverse recovery loss.
2. AVC to Optimize Performance of LCL Converters
AVC control is much more difficult to implement because of the three control variables involved. Additionally, to achieve the best results, the load condition (Q1) and gamma (Lb/L1) of the LCL resonant converter should be considered (discussed further in sections 3 and 4). In addition, the reflected reactive impedance from the secondary pickup also should be considered, as will be shown later, as not all reactive loading can be compensated passively, especially in systems that exhibit variable mutual coupling conditions. Variable mutual coupling systems in inductive power transfer systems have variable heights and alignments between transmitter and receiver coils. Examples of these systems include stationary EV charging systems where drivers cannot undertake perfect parking alignment positions and power transfer to vehicles in motion. Moreover, to keep LCL converters cost effective, the accuracy of tuning components in the network cannot be too high as the manufacturing cost is directly linked with the manufacturing tolerance of these tuning components. To keep the cost of converters reasonable, some tolerances in tuning must be allowed, and the AVC algorithm must either compensate for this variation by measurement through sensors or through robust design to operate over a wide range of mistuned conditions.
In summary, an optimal AVC control algorithm may find the trajectory for the three variables, alpha+, beta, alpha− that will satisfy the avoidance of diode reverse recovery loss, under different Q1, gamma (Lb/L1), reflected impedance, and component sensitivity issues. Unfortunately, the problem is extremely complicated as there are many combinations of alpha+, beta, and alpha− that may satisfy this condition and determining the optimal solution is not simple. Some basic guidelines that may govern the optimal solution are THD, switching losses (not diode reverse recovery losses), and conduction losses.
Here are a few approaches to solve the complex problem:
A steady-state time domain analysis approach may be used to solve for the solutions of AVC. This embodiment uses state-space representation in each switching state to solve for a single period waveform of Vab, ib, and i1. A waveform solution using this approach has also been verified using SPICE modeling. For example, the LCL converter in FIG. 2 may be modeled by a set of piecewise linear state equations:

{dot over (x)}(t)=A·x(t)+B·Vd(t)  (2)

where x is the state vector, A is the system matrix, B is the input matrix, and Vd is the input converter voltage.





  
    
      
        
          x
          ⁡
          
            (
            t
            )
          
        
        =
        
          
            
              [
              
                
                  
                    
                      
                        i
                        b
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                
                
                  
                    
                      
                        V
                        b
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                
                
                  
                    
                      
                        V
                        c
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                
                
                  
                    
                      
                        i
                        1
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                
              
              ]
            
            ⁢
            
              
            
            ⁢
            A
          
          =
          
            
              
                [
                
                  
                    
                      0
                    
                    
                      
                        
                          -
                          1
                        
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          L
                          b
                        
                      
                    
                    
                      
                        
                          -
                          1
                        
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          L
                          b
                        
                      
                    
                    
                      0
                    
                  
                  
                    
                      
                        1
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          C
                          b
                        
                      
                    
                    
                      0
                    
                    
                      0
                    
                    
                      0
                    
                  
                  
                    
                      
                        1
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          C
                          1
                        
                      
                    
                    
                      0
                    
                    
                      0
                    
                    
                      
                        
                          -
                          1
                        
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          C
                          1
                        
                      
                    
                  
                  
                    
                      0
                    
                    
                      0
                    
                    
                      
                        1
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          L
                          1
                        
                      
                    
                    
                      
                        
                          -
                          
                            R
                            L
                          
                        
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          L
                          1
                        
                      
                    
                  
                
                ]
              
              ⁢
              
                
              
              ⁢
              B
            
            =
            
              [
              
                
                  
                    
                      1
                      ⁢
                      
                        /
                      
                      ⁢
                      
                        L
                        b
                      
                    
                  
                
                
                  
                    0
                  
                
                
                  
                    0
                  
                
                
                  
                    0
                  
                
              
              ]
            
          
        
      
    
    
      
        (
        3
        )
      
    
  




It is possible to define the four time intervals, as

Δ0=t1−t0 

Δ1=t2−t1 

Δ2=t3−t2 

Δ3=t4−t3  (4)

taking the four intervals into account:

Vd(Δ0)=Vdc,Vd(Δ1)=0,Vd(Δ2)=−Vdc,Vd(Δ3)=0  (5)

The time domain solution of the state equations in the configuration k is

x(tk+1)=eA·Δk·x(tk)+A−1(eA·Δk−I)B·Vd(Δk)  (6)

Four equations may be derived from (6) representing the time domain solutions for the four states, and combining the four equations into a simultaneous form provides the following matrix,




  
    
      
        
          
            [
            
              
                
                  
                    -
                    
                      e
                      
                        A
                        ·
                        
                          Δ
                          0
                        
                      
                    
                  
                
                
                  I
                
                
                  0
                
                
                  0
                
              
              
                
                  0
                
                
                  
                    -
                    
                      e
                      
                        A
                        ·
                        
                          Δ
                          1
                        
                      
                    
                  
                
                
                  I
                
                
                  0
                
              
              
                
                  0
                
                
                  0
                
                
                  
                    -
                    
                      e
                      
                        A
                        ·
                        
                          Δ
                          z
                        
                      
                    
                  
                
                
                  I
                
              
              
                
                  I
                
                
                  0
                
                
                  0
                
                
                  
                    -
                    
                      e
                      
                        A
                        ·
                        
                          Δ
                          3
                        
                      
                    
                  
                
              
            
            ]
          
          ⁡
          
            [
            
              
                
                  
                    x
                    ⁡
                    
                      (
                      
                        t
                        0
                      
                      )
                    
                  
                
              
              
                
                  
                    x
                    ⁡
                    
                      (
                      
                        t
                        1
                      
                      )
                    
                  
                
              
              
                
                  
                    x
                    ⁡
                    
                      (
                      
                        t
                        2
                      
                      )
                    
                  
                
              
              
                
                  
                    x
                    ⁡
                    
                      (
                      
                        t
                        3
                      
                      )
                    
                  
                
              
            
            ]
          
        
        =
        
          [
          
            
              
                
                  
                    
                      A
                      
                        -
                        1
                      
                    
                    ⁡
                    
                      (
                      
                        
                          e
                          
                            A
                            ·
                            
                              Δ
                              0
                            
                          
                        
                        -
                        I
                      
                      )
                    
                  
                  ⁢
                  
                    B
                    ·
                    
                      V
                      dc
                    
                  
                
              
            
            
              
                0
              
            
            
              
                
                  
                    -
                    
                      
                        A
                        
                          -
                          1
                        
                      
                      ⁡
                      
                        (
                        
                          
                            e
                            
                              A
                              ·
                              
                                Δ
                                z
                              
                            
                          
                          -
                          I
                        
                        )
                      
                    
                  
                  ⁢
                  
                    B
                    ·
                    
                      V
                      dc
                    
                  
                
              
            
            
              
                0
              
            
          
          ]
        
      
    
    
      
        (
        7
        )
      
    
  




Solving (7) will give the state vector condition at each time interval. Substituting the state vector as initial conditions into (6) provides the full time domain solution.
The control variables Beta, Alpha+, and Alpha−, and the circuit characteristics Lb, Cb, L1, C1, and Zr, as shown in FIG. 2, are used in an algorithm. The algorithm is made to iterate through the possible combinations of Beta, Alpha+, and Alpha−, along with many Q1 values (loading conditions) and fills four matrices for i1, ib, total harmonic distortion of i1, and total harmonic distortion of ib. If the combination avoids diode reverse recovery loss then the corresponding points in the matrices are filled with the root-mean square i1, and ib values, and the total harmonic distortion values. Also, the switching current at all switching transitions and the conduction current for each state are saved.
The accumulated THD data may be displayed in an acceptability matrix, as shown in FIG. 8. The white regions where diode reverse recovery loss cannot be avoided are disregarded. Since this example was done for a beta value of 180°, the diagonal line (where alpha+=alpha−) correlates to SVC control. Additionally, the point where alpha+=alpha−=0 correlates to ADC control.
Diode reverse recovery loss is impossible to avoid with SVC control if the current is controlled between approximately 6.2 A and 3.7 A, or a normalized current between 0.95 and 0.57. Diode reverse recovery loss becomes more difficult to avoid for lower Q1 values. FIG. 9 is an acceptability matrix, which may be compared to FIG. 8 to illustrate the effect of decreasing the Q1 value. The acceptability matrices clearly show that SVC control fails to avoid diode reverse recovery loss. Although a separate acceptability matrix is constructed for each different beta value, the evaluation of the acceptability matrices shows that ADC control avoids diode reverse recovery loss. FIG. 10 is another acceptability matrix, which may be compared to FIGS. 8 and 9 to illustrate the effect of changing beta.
In FIG. 10, the point at the origin corresponds to approximately 4.6 A, where the point at the origin in FIG. 9 corresponded to approximately 6.5 A. In both cases, diode reverse recovery loss is avoided. Hence, using ADC control, current has been controlled down to 72% of its maximum value while avoiding diode reverse recovery loss. This corresponds to a power transfer reduction in the system of 48.2% as there is a squared relationship between current and power. However, a terrible price has been paid in terms of THD for I1, and its value is as high as 10%. This is where AVC is proposed to provide reasonable THD, while avoiding diode reverse recovery loss.
In one embodiment, the hardware was designed for a maximum primary track current (i1) of 6.57 A RMS, and a ratio Lb/L1 of 1.5 as shown in FIG. 36. To design an LCL converter, the required X1 is determined first,




  
    
      
        
          X
          1
        
        =
        
          
            2
            ⁢
            
              2
            
            ⁢
            
              V
              dc
            
          
          
            
              π
              ⁡
              
                (
                
                  I
                  1
                
                )
              
            
            max
          
        
      
    
    
      
        (
        8
        )
      
    
  




where Vdc is the input DC voltage to the H-bridge.

Using X1, the inductance and capacitance values can be determined using,




  
    
      
        
          X
          1
        
        =
        
          
            1
            
              ω
              ⁢
              
                
              
              ⁢
              
                C
                1
              
            
          
          =
          
            
              ω
              ⁢
              
                
              
              ⁢
              
                L
                1
              
            
            =
            
              
                
                  ω
                  ⁢
                  
                    
                  
                  ⁢
                  
                    L
                    b
                  
                
                γ
              
              =
              
                1
                
                  ω
                  ⁢
                  
                    
                  
                  ⁢
                  
                    
                      C
                      b
                    
                    ⁡
                    
                      (
                      
                        γ
                        -
                        1
                      
                      )
                    
                  
                
              
            
          
        
      
    
    
      
        (
        9
        )
      
    
  




In this equation gamma is a ratio whereby γ=(Lb/L1) determines the size of Cb, which has a significant effect on the regions over which diode reverse recovery loss is avoided. Thus, gamma is an important parameter in the design of a system in which diode reverse recovery loss is avoided. The smaller the ratio Lb/L1, the larger the regions over which diode reverse recovery loss may be avoided. However, the minimum ratio that may be obtained is 1 as Cb cannot be larger than infinity. A ratio of 1.5 is large enough to keep the circuit realizable (with acceptable value of Cb), and small enough to give usable regions for diode reverse recovery avoidance. FIG. 11 shows a listing of values that may be used. The inductors are custom tuned to obtain desired values, and the capacitors are in banks giving the flexibility to fine tune.
Once all these waveforms and data have been computed, an optimal trajectory that avoids diode reverse recovery loss at the particular Q, gamma, reflected impedance and component tolerance may be determined based on the lowest weighting index calculated from THD, switching loss and conduction loss. The optimal trajectory should be control angles that will regulate the output current from a maximum designed value down to a certain predetermined amount. However, the number of points that may still satisfy this condition is very large and mapping out the optimal trajectory is difficult.

Pweighting=a0·THD+a1·Pswitching loss+a2·Pconductionloss  (10)

3. Optimal Trajectory Via Analytic Solutions

One approach to determine the optimal trajectory is via analytical function formulation. This approach is an expansion on the frequency domain spectral analysis. Here, some of the analytic techniques including graphical, calculus and optimization methods are used to solve the optimal trajectory. To carry out the frequency analysis, full frequency decomposition is used. The frequency decomposition consists of two stages, the input voltage generated by the AVC control algorithm and the frequency response of the LCL resonant network. The amplitude of the frequency components for the primary track current is:

I1(n)=Vab(n)·YV1(nω0)  (11)

where n is the nth harmonic component, YV1 is the admittance of the primary track current to the input voltage of the network, and ω0 is the fundamental resonant angular frequency.

Similarly, the bridge current is:

Ib(n)=Vab(n)·YVb(nω0)  (12)

where YVb is the admittance of the bridge current to the input voltage of the network. The computation of both variables is quite complex and each has both amplitude and phase components that must be considered.

For Vab the amplitude and phase components are:




  
    
      
        
          |
          
            
              V
              ab
            
            ⁡
            
              (
              n
              )
            
          
          |
        
        =
        
          
            
              V
              dc
            
            
              n
              ⁢
              
                
              
              ⁢
              π
            
          
          ·
          
            
              
                
                  4
                  ·
                  2
                
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁢
                      
                        
                      
                      ⁢
                      
                        α
                        +
                      
                    
                    )
                  
                
              
              -
              
                2
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁢
                      
                        
                      
                      ⁢
                      β
                    
                    )
                  
                
              
              +
              
                2
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁢
                      
                        
                      
                      ⁢
                      
                        α
                        -
                      
                    
                    )
                  
                
              
              -
              
                2
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁡
                      
                        (
                        
                          β
                          +
                          
                            α
                            -
                          
                        
                        )
                      
                    
                    )
                  
                
              
              -
              
                2
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁡
                      
                        (
                        
                          β
                          -
                          
                            α
                            +
                          
                        
                        )
                      
                    
                    )
                  
                
              
              -
              
                2
                ⁢
                
                  
                
                ⁢
                
                  cos
                  ⁡
                  
                    (
                    
                      n
                      ⁡
                      
                        (
                        
                          β
                          -
                          
                            α
                            +
                          
                          +
                          
                            α
                            -
                          
                        
                        )
                      
                    
                    )
                  
                
              
            
          
        
      
    
    
      
        (
        13
        )
      
    
  
  
    
      
        
          arg
          ⁡
          
            (
            
              
                V
                ab
              
              ⁡
              
                (
                n
                )
              
            
            )
          
        
        =
        
          
            tan
            
              -
              1
            
          
          ⁢
          
            
              
                sin
                ⁡
                
                  (
                  
                    n
                    ⁡
                    
                      (
                      
                        β
                        -
                        
                          α
                          +
                        
                      
                      )
                    
                  
                  )
                
              
              +
              
                sin
                ⁡
                
                  (
                  
                    n
                    ⁢
                    
                      
                    
                    ⁢
                    β
                  
                  )
                
              
              +
              
                sin
                ⁡
                
                  (
                  
                    n
                    ⁢
                    
                      
                    
                    ⁢
                    
                      α
                      -
                    
                  
                  )
                
              
            
            
              1
              -
              
                cos
                ⁡
                
                  (
                  
                    n
                    ⁡
                    
                      (
                      
                        β
                        -
                        
                          α
                          -
                        
                      
                      )
                    
                  
                  )
                
              
              -
              
                cos
                ⁡
                
                  (
                  
                    n
                    ⁢
                    
                      
                    
                    ⁢
                    β
                  
                  )
                
              
              +
              
                cos
                ⁡
                
                  (
                  
                    n
                    ⁢
                    
                      
                    
                    ⁢
                    
                      α
                      +
                    
                  
                  )
                
              
            
          
        
      
    
    
      
        (
        14
        )
      
    
  




The equations for both amplitude and phase are difficult to analytically predict using direct calculus methods of differentiation and integration. Hence, analytic simplification methods are used before using direct calculus methods. Here, a graphical based approach may be used first to determine the characteristics of the function before using analytical calculus techniques. FIGS. 12 and 13 show the fundamental amplitude and phase component of the Vab, respectively. In addition, the second harmonic component amplitude and phase component are shown in FIGS. 14 and 15, respectively. Other harmonic components may also be analyzed but not shown here. Plots for other β angles should also need be analyzed, but are not shown here.
The admittance of the circuit may be determined for the LCL network. Two admittances, including the primary track and bridge are considered. The bridge admittance determines whether diode reverse recovery losses are eliminated and the primary track admittance determines the fundamental current and the THD in the track current. Firstly, the bridge admittance is analyzed. For an LCL network with a certain ratio of gamma, the impedance of the network is:




  
    
      
        
          
            Z
            in
          
          ⁡
          
            (
            ω
            )
          
        
        =
        
          
            
              R
              in
            
            ⁡
            
              (
              ω
              )
            
          
          +
          
            
              jX
              in
            
            ⁡
            
              (
              ω
              )
            
          
        
      
    
    
      
        (
        15
        )
      
    
  
  
    
      
        
          
            R
            in
          
          ⁡
          
            (
            ω
            )
          
        
        =
        
          
            R
            1
          
          ⁡
          
            (
            
              1
              
                
                  
                    (
                    
                      1
                      -
                      
                        ω
                        n
                        2
                      
                    
                    )
                  
                  2
                
                +
                
                  
                    (
                    
                      
                        ω
                        n
                      
                      ⁢
                      
                        /
                      
                      ⁢
                      
                        Q
                        1
                      
                    
                    )
                  
                  2
                
              
            
            )
          
        
      
    
    
      
        (
        16
        )
      
    
  
  
    
      
        
          
            X
            in
          
          ⁡
          
            (
            ω
            )
          
        
        =
        
          j
          ⁢
          
            
          
          ⁢
          
            ω
            0
          
          ⁢
          
            
              L
              1
            
            ⁡
            
              (
              
                
                  
                    ω
                    n
                  
                  ⁢
                  γ
                
                -
                
                  
                    γ
                    -
                    1
                  
                  
                    ω
                    n
                  
                
                +
                
                  
                    
                      ω
                      n
                    
                    -
                    
                      ω
                      n
                      3
                    
                    +
                    
                      (
                      
                        
                          ω
                          n
                        
                        ⁢
                        
                          /
                        
                        ⁢
                        
                          Q
                          1
                          2
                        
                      
                      )
                    
                  
                  
                    
                      
                        (
                        
                          1
                          -
                          
                            ω
                            n
                            2
                          
                        
                        )
                      
                      2
                    
                    +
                    
                      
                        (
                        
                          
                            ω
                            n
                          
                          ⁢
                          
                            /
                          
                          ⁢
                          
                            Q
                            1
                          
                        
                        )
                      
                      2
                    
                  
                
              
              )
            
          
        
      
    
    
      
        (
        17
        )
      
    
  




where ωn is the normalized frequency and ω0 is the fundamental frequency.

For the fundamental resistance, it can be simplified to:

Rin(ω0)=Q1X1  (18)

The higher harmonic resistances are substantially lower than the fundamental and reactive impedances, and they will be ignored in the preceding analysis.
For input reactance Xin, the two later terms are comparatively close to zero at higher harmonics than compared to the first term, and the amplitude of the equation is dominated by the first term. The second harmonic can be approximated by:

Zin(2ω0)=jω0L1(2γ−0.5)  (19)

For harmonics beyond the second, it can be approximated by:

Zin(nω0)=jω0L1nγ  (20)

It should be noted here that, an important method to avoid diode reverse recovery is to introduce higher order harmonics into the bridge current waveform, because the fundamental in-phase component usually cannot avoid diode reverse recovery. Hence, this harmonic analysis is an important step that should not normally be ignored.
One question that arises is, how many harmonics need to be retained to determine the bridge current accurately? The impedance accuracy is found to be proportional to the ratio of the real current and reactive current as the reactive current into the bridge is 90° out of phase. Hence,




  
    
      
        
          
            e
            z
          
          ∝
          
            
              
                X
                in
              
              ⁡
              
                (
                
                  n
                  ⁢
                  
                    
                  
                  ⁢
                  
                    ω
                    0
                  
                
                )
              
            
            
              
                R
                in
              
              ⁡
              
                (
                
                  ω
                  0
                
                )
              
            
          
        
        =
        
          
            n
            ⁢
            
              
            
            ⁢
            γ
          
          
            Q
            1
          
        
      
    
    
      
        (
        21
        )
      
    
  




The current accuracy is:




  
    
      
        
          accuracy
          Ib
        
        ∝
        
          
            1
            ⁢
            
              /
            
            ⁢
            
              
                V
                ab
              
              ⁡
              
                (
                
                  n
                  ⁢
                  
                    
                  
                  ⁢
                  ω
                
                )
              
            
          
          
            1
            ⁢
            
              /
            
            ⁢
            
              e
              z
            
          
        
        ∝
        
          
            γ
            ⁢
            
              
            
            ⁢
            
              n
              2
            
          
          
            Q
            1
          
        
        >
        factor
      
    
    
      
        (
        22
        )
      
    
  




Using this equation, the nth harmonic required to analyze the circuit for an accuracy factor=10 is shown in FIG. 16. It was found by the inventors for typical operating conditions for one embodiment, when γ=1.5 and Q1=4, an N order of approximately 7 is required, although this varies for different operating conditions. Q1 of 4 is used because achieving diode reverse recovery losses may be avoided above Q1=4 and should not need to be analyzed.
After the order is determined, the impedance and voltage input for the LCL converter may be determined together. This may be achieved by using the inductance to approximate the impedance of the network with the complex part being the input voltage amplitude and phase components. By determining certain ratios of the amplitude and phase of the input voltage, diode reverse recovery losses may be avoided. Using these, THD in the primary track current may be determined by the admittance of the primary track.
It may be summarized that there are two problems solved here. The first is whether diode reverse recovery losses is avoided. The second computation takes the points that avoid reverse recovery loss and computes the trend with optimum THD for operation.
An illustrational flowchart is shown in FIG. 17 for the computation of reverse recovery loss avoidance. The routine starts by using the system parameters to determine the frequency components. Then a routine to determine the optimum ratio for the amplitude component is used to predict the diode reverse recovery condition over a wide range of beta, alpha+, and alpha− angle conditions. After the optimum trend is determined, the results of a set of control angles are the output of the computation routine.
After the trends for avoiding diode reverse recovery losses are determined, the solutions then become the input for a second computation routine that determines the optimum trend of control in terms of THD values. These routines do not necessarily have to take the two-stage chronological order computation. An iterative process of calculating backwards and forwards between the two stages has shown to produce more optimum results.
4. Optimal Trajectory Via Algorithms to Solve the TSP
Due to the nature of control limits, the maximum jump size of the control angles alpha+, alpha−, and beta must be constrained to a bound for adjacent normalized track currents. By introducing this bound, the optimum THD path becomes difficult to determine as the lowest THD at a local point may offset higher overall THD through a trajectory. This particular type of problem may be quantified as a Travelling Salesperson Problem (TSP). The TSP is a well-known, extremely complex problem in mathematics and computer science. With roughly 100 steps or traveling nodes, the possibility to calculate this problem in a brute force manner is practically infeasible requiring over 6*10169 comparisons. Hence, algorithms that significantly reduce computation time to determine a near optimal AVC solution are implemented without guaranteeing the absolute optimal solution. The solution computed is usually very close to the optimal for AVC. Here, a greedy sales person algorithm may be used to determine the near optimal trajectory while minimizing computation resources. Many other algorithm options to solve the TSP may also be used. Described below are some of the possible variations of the TSP algorithms, which may be used to solve for an optimal trajectory for AVC control of LCL converters.
A greedy salesman algorithm example is shown in FIG. 18. The algorithm starts at the normalized current range of I1=0.5-0.55 and the lowest THD point is determined from the data set. The algorithm then starts to look at the points in the closest neighbors (I1=0.55-0.6) and determines the lowest THD point that satisfies the constraint of a certain maximum jump angle (6 degrees in a particular case). In this case, the lowest THD point of the set of data is not selected because the jump angle is too large. This process is repeated until a complete trajectory from I1=0.5 to I1=1 is mapped out. The algorithm will use the second best THD point at the start to initiate the process again, to determine if there is another optimal trajectory that may be found. This may be repeated for N number of times, for the example of Q1=2, only one iteration is required. FIG. 19 shows the determined trajectory for AVC using the greedy salesperson algorithm. In FIG. 19, “bestAVC” is superimposed on top of AVC. An extra plot of the absolute optimum is also added for comparison purposes. Note that this is equivalent to solving the TSP and finding the best possible solution. The best possible solution in some situations may never be achieved due to the jump angle constraints, even if all the possible options are computed using brute force methods. It can be seen that the optimum without any jump angle constraint is nearly the same as the simple greedy salesperson algorithm solution. The required alpha+, alpha−, and beta angles for the greedy salesperson solution, and the absolute optimal solution without jump angle constraint, are plotted in FIGS. 20 and 21. It can be seen that the computed angles are nearly the same and in this case, the greedy salesperson algorithm is more than sufficient to obtain the most optimal solution. A similar computation was carried out for Q1=4 and the results are shown in FIG. 22. In this case, the best solution differed slightly from the greedy salesperson solution. This does not necessarily mean that the greedy salesperson algorithm is not the optimal, but it may not be as good as the best if jump angles are not constrained. The difference between the jump angles for the two is shown in FIGS. 23 and 24.
After the desired trajectory is determined, the physical realization of this may be completed using a lookup table stored in a microcontroller. However, this may require many points for different operating conditions of Q1. One method of reducing the number of points is using polynomial approximation by least squares fitting. A curve fitting example is shown in FIG. 25. Here, a fourth order polynomial is used to estimate the beta angle and it can be seen that the approximation is very accurate.
A method to determine the optimal trajectory is described below. Here, a 4th order least squares polynomial is used as an example. Only variable I1 is included in the approximation and all other variables are considered as constants and inherently incorporated into the approximation. To approximate the normalized characteristics described above, the approximation function is in the form of:

f(α+,α−,β)=a4I14+a3I13+a2I12+a1I1+a0  (23)

And the values to the polynomial may be obtained from:




  
    
      
        A
        =
        
          
            [
            
              
                
                  
                    a
                    4
                  
                
              
              
                
                  
                    a
                    3
                  
                
              
              
                
                  
                    a
                    2
                  
                
              
              
                
                  
                    a
                    1
                  
                
              
              
                
                  
                    a
                    0
                  
                
              
            
            ]
          
          =
          
            
              
                (
                
                  
                    X
                    T
                  
                  ⁢
                  X
                
                )
              
              
                -
                1
              
            
            ⁢
            
              X
              T
            
            ⁢
            Y
          
        
      
    
    
      
        (
        24
        )
      
    
  




where X is the data matrix for the alpha+, alpha−, and beta. Y is the data matrix for the normalised output data of concern such as the normalised primary track current in this case. Because X matrix is most likely not square, a direct matrix inversion is not possible. Therefore, a pseudo-inverse process is usually required where the transpose of matrix X must be added to convert it into a square matrix so that matrix inversion can take place.

Multi-variable regression methods using one polynomial to include two or more operating parameters is also an option. As an example, the least squares fit polynomial on the above problem using multi-variable regression is:

f(α+,α−,β)=a3I13+a2I12+a1I1+α0+b3Q13+b2Q12+b1Q1+c2Q12I1+c1I12Q1+d1I1Q1  (25)

In this example, third order surface approximation is given. The coefficients of the polynomials are calculated using the similar process of the pseudo matrix inverse process in (24). Note the number of coefficients in the polynomial increases dramatically for surface approximations as the combinations of the order for the polynomial must also be included.
5. Sensing Circuits for AVC
The sensing circuit may be used to measure the loading condition (Q1) and reflected reactive impedance and component tolerances. To measure the Q1 of the circuit, a simple rectifier with a current transformer measuring the bridge current is used, as shown in FIG. 11. The rms bridge current is approximately related to:




  
    
      
        
          i
          b
        
        =
        
          
            
              V
              ab
            
            ⁢
            
              R
              
                r
                ⁢
                
                  
                
                ⁢
                1
              
            
          
          
            X
            1
            2
          
        
      
    
    
      
        (
        26
        )
      
    
  




where Vab is AC input voltage to the LCL network, Rr1 is the reflected resistance of the secondary pickup and X1(=ωL1) is the reactance of the LCL network. This equation assumes no reflected reactance. Since X1 is a design value and Vab is a controller input, both variables are known and Rr1 is directly estimated by measuring ib. The relationship of Rr1 to Q1 is defined in (1) as Q1=ωL1/Rr1.

Another alternative to measuring the bridge inductor current is to use Hall Effect sensors and power resistors as shown in FIG. 26. Any use of a combination of these sensing circuit topologies is also possible.
A more advanced sensing circuit may be used to determine the reflected reactance on the primary track coil. The sensing circuit can be easily obtained by still measuring the bridge inductor current as:




  
    
      
        
          i
          b
        
        =
        
          
            
              
                V
                ab
              
              ⁢
              
                Z
                1
              
            
            
              X
              1
              2
            
          
          =
          
            
              
                V
                ab
              
              
                X
                1
                2
              
            
            ⁢
            
              (
              
                
                  R
                  
                    r
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
                +
                
                  jX
                  
                    r
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
              
              )
            
          
        
      
    
    
      
        (
        27
        )
      
    
  




where Xr1 is the reflected reactance of the secondary pickup. Hence, by measuring the phase of fundamental component of ib relative to Vab, the real and reactive reflected impedances are determined. In addition to the amplitude measurement of ib outlined previously, a phase measurement circuit is introduced in FIG. 27. A Phase Lock Loop (PLL) circuit may be used to acquire the phase of both ib and Vab and the difference between the phases is put through an OR gate. Ib and Vab will have 50% duty cycle waveforms and if they are perfectly in phase, referring only a reflected resistance, the OR gate will output 50% duty cycle. For reactive loads, ib and Vab will not be perfectly in phase, hence the OR output will have greater than 50% output. If Vab leads ib, the Xr1 must be capacitive, and similarly Xr2 will be inductive when ib leads Vab. It should be noted that the LCL networks inverts the inductive reflected impedance when measured at the bridge current side. Other circuits such as low pass filters and band pass filters can be added before the PLL to improve the accuracy of phase detection by eliminating the harmonic components. A filtered version of the waveform is shown in FIG. 28. The phase amplitude is determined for the bridge current after filtering and the fundamental amplitude and phase component of Vab are determined using (13) and (14). In addition, other gate level implementations may be used to measure the phase. Moreover, Analog to Digital Conversion (ADC) is used to sample the high frequency waveform and Digital Signal Processors (DSP) is used to measure both the amplitude and phase components in a similar way outlined by the analog circuit counterpart. Furthermore, a combination of any of these circuits in a reasonable manner can also detect and measure both the phase and the amplitude ib, hence estimating the reflected resistance and reactance of the circuit.

The summary block diagram illustrated in FIG. 29 outlines the operation of the sensor block. Firstly, the key variables of interested are measured or sampled. The amplitude and phase components of these measurements are then obtained, using but not limited to, the methods mentioned above. The amplitude and phase components are then used in the computation to determine whether diode reverse recovery can be achieved.
To maintain low cost in resonant power converters during manufacturing, tuning components with lower tolerances must be used. This adds extra reactive loading on the LCL converter and alters its performance characteristics. To compensate for this, voltage and current sensors outlined above may be used to measure the resonant capacitor voltage and primary track current. However, this may be too costly in mass manufactured systems. Another alternative is to choose the trajectory of control to avoid diode reverse recovery losses for a worst-case tuning mismatch and operate at less optimal THD, switching loss, and conduction loss characteristics during normal operation. The design procedures use both Monte-Carlo analysis and robust system design techniques. The idea behind this analysis is to simulate the LCL resonant network for a wide range of component tolerances (e.g. ±10%). A wide range of computations or simulations should be performed for all combinations of tuning components to help ensure that the worst-case condition in terms of avoiding diode reverse recovery is satisfied with sufficient margin.
6. Controllers for AVC
To achieve the optimal trajectory during operation, a control system should be practically realized. A primary control variable is the regulation of output current of the LCL converter. After modeling the converter characteristics using system identification or transient analysis techniques, a reduced order transfer function is deduced. Using this transfer function, a closed loop system with a simple Proportional Integral (PI) controller may be implemented as shown in FIG. 30. The controller acquires input from the output current measurement, along with required inputs such as ib, Vab, Vc, ic, and determines the optimal control angles for the H-bridge via a preloaded lookup table in the microcontroller, as shown in FIG. 31. Other controllers such as Proportional Integral Derivative (PID), fuzzy logic, robust controllers, state space controllers, or others may also be used. In addition, both digital and analog implementations of this control function are possible.
One of the differences of controlling an LCL converter using AVC instead of other methods is its ability to avoid diode reverse recovery under transient conditions. This is very difficult to guarantee from the steady state solutions computed in the time domain. Hence, additional deterministic operating conditions are incorporated in the controller design to avoid diode reverse recovery. This is because the gain of the system in control angle may have to change under different Q1 and other parameters. As such, nonlinearities may be introduced into the traditional controllers to achieve the required response times. To analytically solve this problem, state-plane analysis and generalized state space averaging (GSSA) may be incorporated in the controller design. A flowchart of a representative design process is shown in FIG. 32. Analysis may be used to verify whether diode reverse can be avoided based on the time domain steady state solutions. If this is not satisfied, two options are available. A first option uses a lower gain in the controller to ramp the track current at very slow speeds so the transient response and steady state is very similar. However, this is not always practical in some applications. Another option is to modify the optimal trajectory by weighting the bridge current at the instance of transition to be larger, so during transient, sufficient margin to avoid reverse recovery losses is still available. This involves changing the weightings in (10).
7. A Soft Switched Fixed Frequency LCL Converter
With the implementation of AVC, diode reverse recovery losses may be completely avoided. As such, the H-bridge in the LCL converter may only have turn-off losses of the power MOSFET's or IGBT's. With this switching characteristic, extra small capacitors or parasitic output capacitances of the power switching devices can aid in the design of a fully soft switched converter achieving Zero Voltage Switching (ZVS) conditions. A typical circuit structure is shown in FIG. 33. The ZVS condition may be achieved by using capacitors to temporarily hold the switch voltage while the current through it decreases to zero during switch turn-off conditions. This enables the voltage transition to be at a minimum during the turn-off condition, hence achieving soft-switched conditions. However, there are some design-constraints to ensure soft switching because the capacitors across the switches must be controlled with care, or a fatal shorting condition of the extra capacitors may occur and cause even higher switching losses or power device failure in extreme conditions. To ensure that the capacitor fully discharges before the switches are turned on, the following equation must be satisfied:




  
    
      
        
          C
          sn
        
        =
        
          
            
              
                i
                b
              
              ⁡
              
                (
                0
                )
              
            
            ⁢
            
              t
              dead
            
          
          
            V
            dc
          
        
      
    
    
      
        (
        28
        )
      
    
  




Where tdead is the dead time of the H-bridge (i.e. time required prior to changing switching states to avoid shoot-through currents in a branch of the H-bridge), ib(0) is the bridge inductor current at the switching instant, Vdc is the DC input voltage to the H-bridge.
The parallel capacitor across the switches may not necessarily be the same for the four switches in the H-bridge. This is because the current through the switches is different under the four switching conditions (S1, S2, S3, S4) and hence a different capacitance value is required according to (27). A flowchart shown in FIG. 34 may be used to determine the optimal capacitor values. The first stage in the flowchart is to determine the range of current values at the switching instances. An example of the currents at each of the switching transitions is shown in FIG. 35. These current values are computed from the time domain analysis technique outlined previously. The computation routine in the flowchart should determine the maximum capacitance allowed before a shorting event in the switch appears. Note that the capacitance values in each H-bridge leg are shared for two switching instants. S1 and S3 are grouped together to share one set of capacitor values and S2 and S4 are grouped together to share the other set.
A novel converter for IPT power supplies has been designed to achieve soft switching while keeping the switching frequency constant (LCL converter and AVC). This converter has substantial benefits over traditional converters in IPT where fixed frequency and soft switching cannot be easily realized at the same time. This new control technique has allowed a converter to incorporate both advantages at once.
In some configurations, the systems and methods described herein may be performed by a controller (as described previously, for example). For example, the controller may include a processor and a memory that is in electronic communication with the processor. In some configurations, the memory may store processor executable instructions that cause the processor to enable the systems and methods describe herein. For instance, the processor may execute executable instructions that cause the processor to select an alpha plus (e.g., alpha +), an alpha minus (e.g., alpha −), and a beta that reduces THD and avoids diode reverse recovery loss.
The following examples are illustrative only and are not intended to limit the disclosure in any way.
Examples
It will be appreciated that various of the above-disclosed and other features and functions, or alternatives thereof, may be desirably combined into many other different systems or applications. Also, various presently unforeseen or unanticipated alternatives, modifications, variations or improvements therein may be subsequently made by those skilled in the art, and are also intended to be encompassed by the following claims.
An overall design configuration of one embodiment of the apparatus, which has the parameter values shown in FIG. 36, is illustrated in FIG. 37. FIG. 38 is a schematic of the gate drivers. FIG. 39 illustrates a current path through the disclosed system.
FIG. 40 shows a high level block diagram of one embodiment of the system. The dotted blue line denotes isolation, as the NanoBoard 3000 controller communicates with the rest of the circuit via opto-isolators. FIG. 41 shows a resonant tank of the LCL converter.
In this embodiment, software provides a user interface for setting the desired current value, overcurrent protection, and control system. These controls are then sent to the firmware that controls the Hardware Description Language (HDL) design in the Field Programmable Gate Array (FPGA) for timing critical gate-level controls. FIG. 42 shows a general outline of the software, and FIG. 43 shows a screen shot of the Graphical User Interface (GUI).
In this embodiment, the firmware sets critical timing control for the full bridge through the HDL design interface. The control variables are passed in from the software, checked for validity, and the HDL design interface is used to modify timing. The firmware and HDL design also provide protection for the full bridge as they enforce a dead band on all switching transitions to protect against the high-side and low-side MOSFETs being turned on at the same time. An exemplary flow diagram of the firmware is provided in FIG. 44.
The disclosed AVC method and apparatus may be implemented such that diode reverse recovery loss, as shown in FIGS. 8-10, can be avoided over the same range that ADC control can avoid diode reverse recovery loss. The disclosed AVC method and apparatus also provides THD results that are similar to SVC control.
AVC benefits, in terms of THD, are summarized in FIG. 45, in which the maximum improvement and average improvement in THD over ADC and SVC control methods are shown.
Test results for an embodiment of the disclosed AVC method and apparatus are presented in FIGS. 46 and 47, which show a comparison between SVC control and AVC control with the same load (Q=2), and the same i1 (4.8 A RMS). In these waveforms the voltage (Vab), and the current (ib) are marked. This shows that SVC control does not avoid diode reverse recovery loss and AVC control, when implemented according to an embodiment of the present disclosure, does avoid diode reverse recovery loss. In the SVC waveform example (FIG. 46), the current on the first and third switching transitions is the same sign as the change in voltage (i.e. current is positive, and the voltage is rising). This shows that diode reverse recovery loss is occurring. In comparison, the AVC waveform example (FIG. 47) shows that on all switching transitions the current has the opposite sign as the change in voltage. Hence, diode reverse recovery loss is avoided.
FIG. 48 shows that AVC control is more efficient. Its efficiency is also more consistent across a wide power range.
Embodiments of the disclosed AVC control in the conditioning circuitry help achieve a highly efficient, non-interfering wireless charging system. This apparatus and method of control is much more complex than the current state of the art SVC control and ADC control schemes and provides the ability to do what SVC control and ADC control systems cannot do on their own. More specifically, AVC control provides the ability to avoid diode reverse recovery loss over a wide range of loading conditions and current values, and achieve acceptable THD.

## Claims

1. A computer-implemented method for controlling a circuit using asymmetric voltage cancellation techniques, comprising:
determining a plurality of points that avoid diode reverse recovery loss based on a loading condition and at least one circuit parameter, wherein each point comprises a combination of control variables;
determining a harmonic distortion for each of the plurality of points;
determining a trajectory of points with a minimized harmonic distortion based on the determined harmonic distortion;
controlling the circuit using the combination of control variables for at least one point on the trajectory of points; and
controlling a power level in the circuit based on the loading condition.

2. The method of claim 1, wherein the combination of control variables comprises:
an alpha plus control variable;
an alpha minus control variable; and

a beta control variable, wherein the alpha plus control variable, the alpha minus control variable, and the beta control variable enable asymmetric voltage cancellation.

3. The method of claim 1, wherein the circuit comprises:
a first inductor;
a capacitor; and
a second inductor, wherein the first inductor, the capacitor, and the second inductor are configured to form an Inductor Capacitor Inductor (LCL) converter.

4. The method of claim 3, wherein the at least one circuit parameter comprises at least one of:
a ratio of a first inductance to a second inductance, wherein the first inductance is based on the first inductor and the second inductance is based on the second inductor;
an impedance;
a reflected impedance; and
a component tolerance.

5. The method of claim 1, further comprising:
monitoring the loading condition of the circuit; and
adjusting the combination of control variables based on the loading condition.

6. The method of claim 1, further comprising:
monitoring the at least one circuit parameter of the circuit; and
adjusting the combination of control variables along the trajectory of points based on the sensed circuit parameter.

7. The method of claim 1, wherein the combination of control variables for the at least one point on the trajectory of points enables soft switching at a constant switching frequency.

8. A controller configured to reduce diode reverse recovery losses of a circuit, comprising:
a processor;
a memory in electronic communication with the processor, wherein the memory stores executable instructions that when executed by the processor cause the processor to perform the steps of:
determining a plurality of points that avoid diode reverse recovery loss based on a loading condition and at least one circuit parameter, wherein each point comprises a combination of control variables;
determining a harmonic distortion for each of the plurality of points;
determining a trajectory of points with a minimized harmonic distortion based on the determined harmonic distortion;
controlling the circuit using the combination of control variables for at least one point on the trajectory of points; and
controlling a power level in the circuit based on the loading condition.

9. The controller of claim 8, wherein the combination of control variables comprises:
an alpha plus control variable;
an alpha minus control variable; and a beta control variable, wherein the alpha plus control variable, the alpha minus control variable, and the beta control variable enable asymmetric voltage cancellation.

10. The controller of claim 8, wherein the circuit comprises:
a first inductor;
a capacitor; and
a second inductor, wherein the first inductor, the capacitor, and the second inductor are configured to form an Inductor Capacitor Inductor (LCL) converter.

11. The controller of claim 10, wherein the at least one circuit parameter comprises at least one of:
a ratio of a first inductance to a second inductance, wherein the first inductance is based on the first inductor and the second inductance is based on the second inductor;
an impedance;
a reflected impedance; and
a component tolerance.

12. The controller of claim 8, further comprising:
monitoring the loading condition of the circuit; and
adjusting the combination of control variables based on the loading condition.

13. The controller of claim 8, further comprising:
monitoring the at least one circuit parameter of the circuit; and
adjusting the combination of control variables along the trajectory of points based on the sensed circuit parameter.

14. The controller of claim 8, wherein the combination of control variables for the at least one point on the trajectory of points enables soft switching at a constant switching frequency.

15. An inductive power transfer system, comprising:
a resonant converter circuit having a transmitter coil;
a receiver coil configured to receive power from the transmitter coil; and
a controller, wherein the controller comprises a processor to perform the steps of:
determining a plurality of points that avoid diode reverse recovery loss for the resonant converter based on a loading condition and at least one circuit parameter of the resonant converter circuit, wherein each point comprises a combination of control variables;
determining a harmonic distortion for each of the plurality of points;
determining a trajectory of points with a minimized harmonic distortion based on the determined harmonic distortion;
controlling the resonant converter circuit using the combination of control variables for at least one point on the trajectory of points; and
controlling a power level in the resonant converter circuit based on the loading condition.

16. The inductive power transfer system of claim 15, wherein the combination of control variables comprises:
an alpha plus control variable;
an alpha minus control variable; and
a beta control variable, wherein the alpha plus control variable, the alpha minus control variable, and the beta control variable enable asymmetric voltage cancellation.

17. The inductive power transfer system of claim 15, wherein the resonant converter circuit comprises:
a diode;
a first inductor;
a capacitor; and
a second inductor, wherein the first inductor, the capacitor, and the second inductor are configured to form an Inductor Capacitor Inductor (LCL) converter.

18. The inductive power transfer system of claim 17, wherein the circuit parameter comprises at least one of:
a ratio of a first inductance to a second inductance, wherein the first inductance is based on the first inductor and the second inductance is based on the second inductor;
a reflected impedance; and
a component tolerance.

19. The inductive power transfer system of claim 15, wherein the processor further performs the steps of:
monitoring the loading condition of the circuit;
adjusting the combination of control variables based on the loading condition;
monitoring the at least one circuit parameter of the circuit; and
adjusting the combination of control variables along the trajectory of points based on the circuit parameter.

20. The inductive power transfer system of claim 15, wherein the combination of control variables for the point on the trajectory of points enables soft switching at a constant switching frequency of the resonant converter circuit.