# Patent

## Title
Cryptographic system including a mixed radix number generator with chosen statistical artifacts

## Abstract

A cryptographic system (1000) is provided. The cryptographic system includes a data stream receiving means (DSRM), a number generator (NG), a mixed radix accumulator (MRA) and an encryptor. The DSRM (1002) receives a data stream (DS). The NG (702) generates a first number sequence (FNS) contained within a Galois Field GF[M]. The MRA (750) is configured to perform a first modification to a first number (FN) in FNS. The first modification involves summing the FN with a result of a modulo P operation performed on a second number in FNS that proceeds FN. The MRA is also configured to perform a second modification to FN utilizing a modulo P operation. The MRA is further configured to repeat the first and second modification for numbers in FNS to generate a second number sequence (SNS). The encryptor (1004) is configured to generate a modified data stream by combining SNS and DS.

## Background
BACKGROUND OF THE INVENTION
1. Statement of the Technical Field
The inventive arrangements relate to cryptographic systems employing mixed radix conversion. More particularly, the inventive arrangements relate to a method and system for performing a mixed radix ring generation and conversion to produce a random number sequence with chosen statistical characteristics over all equivalence classes of a Galois field GF[P].
2. Description of the Related Art
Cryptographic systems can include ring generators in numerous applications. A ring generator is a simple structure over a finite field that exhaustively produces possible outputs through repeated mapping. The mapping is some combination of an additive and a multiplicative mapping, with irreducible polynomials being ideal. For example, a ring generator includes repeated computations of an irreducible polynomial f(x)=3x3+3x2+x on a finite Galois field GF[11] containing eleven (11) elements. A finite or Galois field GF[P] is a field that contains only a finite number of elements {0, 1, 2, . . . , P−1}. The finite or Galois field GF[P] has a finite field size defined by the Galois characteristic P, which is often chosen to be a prime number based on number theoretical consequences. The computations are typically implemented in digital hardware as lookup table operations, feedback loops, or multiplier structures.
Despite the advantages of such a ring generator, it suffers from certain drawbacks. For example, if the ring generator's Galois characteristic P is chosen to be a prime number (not equal to two), then computation is typically inefficient in a digital (binary) domain. Also, lookup table operations performed in the finite or Galois field GF[P] are memory intensive if the Galois characteristic P is large. Moreover, the ring generator's output values are highly deterministic. As such, knowledge of a mapping and current finite field conditions gives complete knowledge of an output sequence.
One method to mask the output sequence of a ring generator from unintended re-construction is to combine two or more ring generators via algorithms that perform bijective mappings into a larger effective domain. An example of this combination is through the Chinese Remainder Theorem (CRT) when the Galois characteristics of the individual ring generators are mutually prime. Another method is to simply truncate the ring generator output value by performing a mixed-radix conversion from a domain GF[P] to a binary domain GF[2k]. Both of these masking methods partially mask the original sequence, yet they still present statistical artifacts that may be used to re-engineer the sequence values. In cryptology, such an attempt is often called a frequency attack, whereby an individual can obtain partial information of the pseudo-random sequence mapping and state characteristics through statistical analysis. A common layman's example of this process is the word puzzles that exchange one letter for another. Knowledge of the English language gives partial knowledge that E's are more prevalent than Z's. In effect, the search is reduced from brute force to a more logical one.
In view of the forgoing, there remains a need for a cryptographic system implementing a mixed-radix conversion method that is computationally efficient in a digital (binary) domain. There is also a need for a cryptographic system implementing a mixed-radix conversion method that does not have any gross statistical artifacts. There is further a need for a cryptographic system comprising a ring generator that: (a) has an implementation that is less hardware intensive than conventional ring generator implementations; (b) yields a pseudo-random number sequence that has chosen statistical characteristics; and/or (c) has orbits that appear non-deterministic.
SUMMARY OF THE INVENTION
The invention generally concerns a cryptographic system configured to encrypt an input data stream and decrypt an encrypted data stream. In this regard, it should be understood that the cryptographic system is comprised of an encryption sequence generator and an encryptor. The encryption sequence generator is configured to generate an encryption sequence. The encryptor is configured to produce an encrypted data stream by combining an input data stream with the encryption sequence. The cryptographic system is also comprised of a decryption sequence generator and a decryptor. The decryption sequence generator is configured to generate a decryption sequence. The decryptor is configured to decrypt the encrypted data stream by performing a decryption method utilizing the encrypted data stream and the decryption sequence.
According to an aspect of the invention, the encryption sequence generator is comprised of a number generator and mixed radix accumulator. The number generator is configured to generate a first sequence of numbers contained within a Galois field GF[M]. The mixed radix accumulator is electronically connected to the number generator. The mixed radix accumulator is configured to perform a first modification to a first number in the first sequence of numbers. The first modification is achieved by summing the first number with a result of a first modulo P operation performed on a second number of the first sequence that precedes the first number. The mixed radix accumulator is also configured to perform a second modification to the first number. The second modification is comprised of a second modulo P operation. The second modification is performed subsequent to the first modification. The mixed radix accumulator is further configured to repeat the first and second modifications for a plurality of numbers of the first sequence of numbers to generate a second sequence of numbers. The second sequence of numbers is the encryption sequence.
According to an aspect of the invention, the number generator is comprised of a pseudo-random number generator. The pseudo-random number generator generates a pseudo-random sequence of numbers containing statistical artifacts relating to the generation of the first sequence of numbers. The statistical artifact is eliminated by the mixed radix accumulator.
According to another aspect of the invention, the encryptor includes at least one of a multiplier, an adder, a digital logic device and a feedback mechanism. The encryptor is further configured to perform a standard multiplication operation, a multiplication in a Galois extension field operation, an addition modulo q operation, a subtraction modulo q operation or a bitwise logic operation. The decryption sequence generator is comprised of a second number generator and a second mixed radix accumulator. The second number generator and a second mixed radix accumulator are configured in combination to generate the decryption sequence.
A correlation-based cryptographic system is also provided. This cryptographic system is comprised of a data stream source, a mixed radix accumulator and a decryption device. The data stream source is configured to generate an input data stream of a dynamic range M. The input data stream includes a first sequence of numbers with a known non-uniform probability distribution. The mixed radix accumulator is electronically connected to the data stream source. The mixed radix accumulator is configured to perform a first modification to a first number in the first sequence of numbers. This modification involves summing the first number with a result of a modulo P operation performed on a second number of the first sequence. The second number precedes the first number. M is relatively prime with respect to P. The mixed radix accumulator is also configured to perform a second modification to the first number comprising a modulo P operation. The second modification is performed subsequent to the first modification. The mixed radix accumulator is further configured to repeat the first and second modification for numbers of the first sequence of numbers to generate a second sequence of numbers. The decryption device is coupled to the mixed radix accumulator and is configured to produce decrypted data by performing a decryption method. The decryption method can implement a correlation-based mathematical structure, such as a Hidden Markov Model.
A method is further provided for encrypting and decrypting an input data stream. The method generally includes the steps of generating a first sequence of numbers contained within a Galois field GF[M] and performing a first modification to a first number in the first sequence of numbers. The first modification involves summing the first number with a result of a first modulo P operation performed on a second number of the first sequence, where the second number precedes the first number and M is relatively prime with respect to P. Thereafter, a second modification to the first number is performed. The second modification involves performing a second modulo P operation. The first and second modifications are repeated for a plurality of numbers of the first sequence of numbers to generate a second sequence of numbers. The second sequence of numbers is combined with the input data stream to generate a modified data stream (i.e., an encrypted data stream). Subsequent to generating a modified data stream, a decryption sequence is generated and a decryption method is performed. The decryption method generally involves combining the decryption sequence with the modified data stream to generate a decrypted data stream.



BRIEF DESCRIPTION OF THE DRAWINGS
Embodiments will be described with reference to the following drawing figures, in which like numerals represent like items throughout the figures, and in which:
FIG. 1 is a conceptual diagram of a conventional mixed radix conversion algorithm that is useful for understanding the invention.
FIG. 2 is a conceptual diagram of a mixed radix ring generator for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P].
FIG. 3A is a graph showing statistical simulations of a conventional mixed radix conversion algorithm that is useful for understanding the invention.
FIG. 3B is a graph showing statistical simulations of a mixed radix number generator method that is useful for understanding the invention.
FIG. 4 is a flow diagram of a mixed radix number generator method for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P].
FIG. 5 is a flow diagram of a conventional method for altering a data stream that is useful for understanding the invention.
FIG. 6 is a flow diagram of a method for increasing the security of a communications system that is useful for understanding the invention.
FIG. 7 is a block diagram of a mixed radix number generator connected to a mechanism for combining a generator output with a data steam that is useful for understanding the invention.
FIG. 8 is a block diagram of a mixed radix number generator that is useful for understanding the invention.
FIG. 9 is a block diagram of a mixed radix number generator that is useful for understanding the invention.
FIG. 10 is a block diagram of a cryptographic system that is useful for understanding the invention.
FIG. 11 is a block diagram of the encryptor of FIG. 10 that is useful for understanding the invention.
FIG. 12 is a block diagram of the decryptor of FIG. 10 that is useful for understanding the invention.
FIG. 13 is a block diagram of a correlation-based cryptographic system that is useful for understanding the present invention.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring now to FIG. 1, there is provided a conceptual diagram of a conventional mixed radix conversion algorithm that is useful for understanding the invention. In cryptographic systems, various algorithms are employed for combining a number sequence with a data stream. This combining process can be performed for encrypting or masking the data stream prior to its storage or transmission over a communications link. Such algorithms can include residue number system (RNS) operations for expressing each number of the number sequence in a Galois field GF[M] base. The finite or Galois field GF[M] has a finite field size defined by the Galois characteristic M. A Galois field GF[M] is a field that contains only a finite number of elements {0, 1, 2, . . . , M−1}. As such, all arithmetic operations performed in the finite or Galois field result in an element within that field. As such, a resulting sequence of a Galois field GF[M] operation can repeat every (M+1)th element. These RNS operations are well known to persons skilled in the art, and therefore will not be described in detail herein. However, it should be understood that these RNS operations can require a mixed radix conversion. The phrase “mixed radix conversion” as used herein refers to a conversion of a number sequence from a first number base (or radix) to a second number base (or radix). For example, a number sequence expressed in a Galois field GF[7] base is converted to a number sequence expressed in a Galois field GF[3] base as depicted in FIG. 1. Typically, mixed-radix conversion produces statistical artifacts whenever the destination radix is smaller than and does not evenly divide the starting radix.
Notably, there is a statistical non-uniformity in the statistical distribution resulting from a number sequence conversion from a first Galois field GF[M1] base to a second Galois field GF[M2] base when the two (2) number bases are not evenly divisible. For example, a random number sequence expressed in a Galois field GF[7] base is mapped to a number sequence expressed in a Galois field GF[3] base. The random number sequence expressed in a Galois field GF[7] base is defined by the set of elements {0, 1, 2, . . . , 6}. Similarly, the number sequence expressed in a Galois field GF[3] base is defined by the set of elements {0, 1, 2}. Mapping the number sequence expressed in a Galois field GF[7] base to a number sequence expressed in the Galois field GF[3] base generally involves segmenting each element {0, 1, 2, . . . , 6} by their corresponding equivalence class modulo three (3). Since the Galois field GF[3] is a finite field that contains only a finite number of elements {0, 1, 2}, there is a corresponding equivalence class for the integers zero (0), one (1), and two (2).
The mapping operations of the elements from the Galois field GF[7] to elements in a Galois field GF[3] are listed in the following Table (1).









TABLE 1





Elements From A

Equivalent Elements In


Galois Field GF[7]:
Mapping Operations:
A Galois Field GF[3]:







0
0 modulo 3
0


1
1 modulo 3
1


2
2 modulo 3
2


3
3 modulo 3
0


4
4 modulo 3
1


5
5 modulo 3
2


6
6 modulo 3
0









As illustrated in Table 1, the mapping operations result in a non-uniform distribution of the elements over the Galois field GF[3]. Specifically, the resulting sequence of the mapping operations is defined as {0 1 2 0 1 2 0}. There are three elements {0, 3, 6} from the Galois field GF[7] in an equivalence class for the integer zero (0). There are two (2) elements {1, 4} from the Galois field GF[7] in an equivalence class for the integer one (1). There are two (2) elements {2, 5} from the Galois field GF[7] in an equivalence class for the integer two (2).

By utilizing a statistical analysis, an outside party can gain partial information from a cryptographic system implementing the conventional mixed radix conversion algorithm (described above in relation to FIG. 1) and can more easily identify an original number sequence from a data stream altered by a resulting number sequence of the mapping operations. For example, if one knows the sizes of the two (2) number bases, then the attacker can use the statistical proportion of elements in the various equivalence classes to more easily identify the original number sequence from the altered data stream. Moreover, knowledge of the data message format will coincide in a statistically significant fashion with the statistical artifacts of the random number sequence. In effect, more information is provided in the data message content. As used herein, the term “statistically significant” refers to a mathematical assurance of the validity of some piece of information. As such, it is desirable to remove statistical artifacts from results derived by a mixed radix conversion algorithm so that identifying an original number sequence from an altered data stream is relatively difficult.
Accordingly, some embodiments of the present invention provide a method for removing unwanted statistical artifacts in a mixed radix conversion. One method generally includes spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P]. This even distribution of statistical artifacts can be accomplished by using a mixed-radix ring generator process. The process involves (1) generating a first random number sequence utilizing an algebraic structure defined by a Galois field GF[M], (2) modifying each random number of the first random number sequence by adding a previously computed remainder via a modulo P operation, and (3) generating a second random number sequence utilizing the modified random numbers. The second random number sequence is also generated utilizing a modulo P operation. The second random number sequence includes statistical artifacts that are distributed evenly over all equivalence classes of the Galois field GF[P].
It should be understood that such a mixed radix number generator process provides stochastic adherence to desired statistical properties rather than unconditional adherence to desired statistical properties. The phrase “stochastic adherence” refers to a behavior that converges to an ideal. The phrase “unconditional adherence” refers to a level of assurance provided by mathematical proof. It should also be understood that such a mixed radix number generator process can be used in a variety of communications system applications. For example, such a mixed radix number generator process can be implemented in a cryptographic system for altering a data stream. In such a scenario, the mixed radix number generator process provides an increased security feature to the cryptographic system. It should be noted that this mixed radix number generator process produces a random number sequence that appears to be highly non-deterministic in nature. In performing the modulo reduction, information from the original number sequence is intentionally destroyed. In effect, unintended reconstruction is made more difficult.
The present invention will now be described more fully hereinafter with reference to accompanying drawings, in which illustrative embodiments of the invention are shown. However, this invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. For example, the present invention can be embodied as a method, a data processing system or a computer program product. Accordingly, the present invention can take the form as an entirely hardware embodiment, an entirely software embodiment or a hardware/software embodiment.
Referring now to FIG. 2, there is provided a conceptual diagram of a mixed radix number generator structure which is useful for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P]. As shown in FIG. 2, the mixed radix ring generator process begins with the generation of random number sequence in random number generator 202. The random number sequence can be, but is not limited to, a pseudo-random number sequence or a pseudo-chaotic sequence generated on a Galois field of characteristic M. Such a sequence is most easily viewed as a sequence of random elements chosen from a Galois field GF[M]. In order to map an element from the Galois field GF[M] to a desired Galois field of characteristic P, the Galois field characteristic M is selected to be relatively prime to the Galois field characteristic P. The phrase “relatively prime” as used herein refers to a collection of numbers having a greatest common divisor of one (1).
The random number sequence is communicated to an adder 204. To negate the statistical anomalies described above (in relation to FIG. 1), a previous output of a modulo P operation is added to a next input from a Galois field GF[M] via a feedback structure. The feedback structure includes a delay unit 205. A result from the adding operation is then communicated to the modulo P operator 206. The modulo P operator 206 performs a modulo P operation on the result from the adding operation to generate an output value. The output of the modulo P operator is then used as the next addition input, effectively rotating the entire ring structure of GF[M]. In effect, the cumulative statistical deviation becomes significantly less noticeable since the rotation will converge to a steady-state value. It is easy to show statistically, that taking numerous such samples from a Galois field GF[P] will distribute the statistical anomalies over all the equivalence classes evenly, returning the output distribution to that of a uniform distribution. An additional option is to induce a constant rotation in addition to that of the feedback path (ideally a value that is less than P and mutually prime with {M, P}) to ensure that there are no fixed points in the conversion. In mathematical parlance, a “fixed point” is one that remains the same both at the input and the output of a mathematical operator, making repeated applications of the operator result in a constant value. For example, zero (0) is a fixed point of the traditional multiplication operator, since every number times zero (0) is zero (0).
A few numerical examples may help in seeing how the conversion works.
EXAMPLE 1
Let M=5*7=35, p=3, and an initial condition value of the unit delay be zero (0). It should be noted that the initial condition (initial output value) of the unit delay can alternatively be any of zero (0), one (1) or two (2). Note that, absent the feedback mechanism described above, the outputs of the modulo P operation is a stream of values that have a statistical artifact within a Galois field GF[P]. If the distribution of the outputs of the random number generation are truly uniform, then the first two (2) equivalence classes of the Galois filed GF[P] will be larger by one (1) element than the third (3rd) equivalence class. This is easily seen from the computation of 35 modulo 3=(3*11+2) modulo 3=2 modulo 3. The feedback (i.e., delay) in FIG. 2 spreads this statistical non-uniformity in the Galois field GF[P] about all three (3) of its equivalence classes.
If the outputs of a first random number generation is a stream defined as {23 8 19 31 06 13 21 21 . . . }, then the corresponding output of a modulo three (3) operation without feedback would be [2 2 1 1 0 0 1 0 0 . . . ]. Note that multiple inputs in this case map to the same output, which makes the reverse mapping more difficult. The output of the modulo three (3) operation with unit delay feedback as shown in FIG. 2 is {2 1 2 0 0 0 1 1 1 . . . }. The difference of numbers on this small scale may appear negligible, yet the feedback is spreading the non-uniformity of the mixed-radix conversion about the equivalence classes of GF[P].
In order to fully appreciate the non-uniformity which can exist with more conventional systems, and the improvement obtained with the arrangement described in FIG. 2, consider a scenario in which the random number generator 202 in FIG. 2 generates 1,000,000 randomly chosen outputs from a uniform distribution of GF[M], where M=35. The Galois field GF[P] is selected to be a Galois field GF[3]. The first random number sequence is comprised of one million (1,000,000) randomly drawn elements from the Galois field GF[M]. If the conventional mixed radix conversion algorithm (described above in relation to FIG. 1) is employed, then the mapping operations result in a non-uniform distribution of the elements over the Galois field GF[3]. A graph is provided in FIG. 3A that illustrates the results of these mapping operations as obtained from a MATLAB® simulation. MATLAB® is a common numerical simulation and analysis tool. The graph shows that the elements zero (0) and one (1) appear more frequently in the output as compared to the value two (2). If the mixed radix number generator process (described above in relation to FIG. 2) is employed with a fixed rotation offset of one (1), then the statistical artifacts are spread almost evenly over all equivalence classes of a Galois field GF[3]. A graph is provided in FIG. 3B that illustrates the results of the mixed radix number generator process of FIG. 2 as obtained from a MATLAB® simulation. The graph in FIG. 3B shows a uniform distribution of the elements zero (0), one (1) and two (2) in the output sequence.
Mixed Radix Number Generator Method
Referring now to FIG. 4, there is provided a flow diagram of a mixed radix number generator method 400 for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P]. The flow diagram is an alternative expression of the concept which is shown in FIG. 2. As shown in FIG. 4, the method 400 begins with step 402 and continues with step 404. In step 404, a relatively large first Galois field GF[M] is selected. The relative sizes of M and P can take any value and retain the statistical properties described in this application. The value of M is typically chosen to be orders of magnitude larger than P, but that is not a requirement for the embodiment to function correctly. Step 404 also involves selecting a second Galois field GF[P] which is smaller than the first Galois field GF[M]. Step 404 further involves selecting the Galois field characteristic M to be mutually prime with respect to the Galois field characteristic P. The phrase “mutually prime” as used herein refers to two (2) or more integers having no common integer divisor except one (1).
After step 404, the method 400 continues with step 406. In step 406, a first random number sequence is generated utilizing a ring structure defined by the relatively large Galois field GF[M]. Still, the invention is not limited in this regard. For example, the first random number sequence can also be generated utilizing a ring structure defined by a punctured Galois field GF′ [M]. As used herein, the term “punctured” means at least one element has been discarded in a Galois field GF[M] that exceed an integer multiple of a desired characteristic.
Referring again to FIG. 4, the first random number sequence includes the random numbers RN1, RN2, . . . , RNN. The random number sequence can be, but is not limited to, a pseudo-random number sequence or a pseudo-chaotic number sequence. In this regard, it should be understood that a random number generator (RNG) can be employed for generating a random number sequence on the relatively large Galois field GF[M] or a punctured Galois field GF′ [M]. RNGs are well known to persons skilled in the art, and therefore will not be described in detail herein. However, it should be understood that any RNG known in the art can be used without limitation.
Subsequently, the method 400 continues with step 408. Step 408 and a subsequent step 410 (described below) collectively provide a means for removing unwanted statistical artifacts in a mixed radix conversion. Step 408 and the subsequent step 410 (described below) also collectively provide a means for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P]. This even distribution of statistical artifacts provides stochastic adherence to a desired statistical property, namely a uniform distribution of elements from the Galois field GF[M] over the Galois field GF[P]. Further, step 408 and the subsequent step 410 (described below) also collectively provide a means for inducing chosen statistical artifacts over the equivalence classes of a Galois field GF[P].
In step 408, arithmetic operations are performed to combine each random number RN1, RN2, . . . , RNN of the first random number sequence with a result of a modulo P operation. P is the Galois field characteristic of a Galois field GF[P]. The modulo P operation utilizes a preceding random number RN1, RN2, . . . , RNN of the first random number sequence. The arithmetic operations can be generally defined by the mathematical Equations (1) through (4).

RN1′=RN1+IC  (1)

RN2′=RN2+RN1′ modulo P  (2)

RN3′=RN3+RN2′ modulo P  (3)

. . .

RNN′=RNN+RNN-1′ modulo P  (4)

where RN1′ is a modified first random number derived from a first arithmetic operation. RN2′ is a modified second random number derived from a second arithmetic operation. RN3′ is a modified third random number derived from a third arithmetic operation. RNN′ is a modified N h random number derived from an Nth arithmetic operation. RNN-1′ is a second to last modified random number derived from a second to last arithmetic operation. RN1 is a first random number of the first random number sequence. RN2 is a second random number of the first random number sequence. RN3 is a third random number of the first random number sequence. RNN is a last random number of the first random number sequence. P is a modulus having a value selected to be a positive integer defining a finite field size of a Galois field GF[P]. IC is an initial condition drawn on GF[P].

An alternative embodiment of step 408 is to combine each random number RN1, RN2, . . . , RNN of the first random number sequence with a result of a modulo P operation plus a fixed offset. P is the Galois field characteristic of a Galois field GF[P]. The modulo P operation utilizes a preceding random number RN1, RN2, . . . , RNN of the first random number sequence. The arithmetic operations can be generally defined by the mathematical Equations (5) through (8).

RN1′=RN1+C+IC modulo P  (5)

RN2′=RN2+RN1′+C modulo P  (6)

RN3′=RN3+RN2′+C modulo P  (7)

. . .

RNN′=RNN+RNN-1′+C modulo P  (8)

where RN1′ is a modified first random number derived from a first arithmetic operation. RN2′ is a modified second random number derived from a second arithmetic operation. RN3′ is a modified third random number derived from a third arithmetic operation. RNN′ is a modified Nth random number derived from an Nth arithmetic operation. RNN-1′ is a second to last modified random number derived from a second to last arithmetic operation. RN1 is a first random number of the first random number sequence. RN2 is a second random number of the first random number sequence. RN3 is a third random number of the first random number sequence. RNN is a last random number of the first random number sequence. P is a modulus having a value selected to be a positive integer defining a finite field size of a Galois field GF[P]. IC is an initial condition drawn on GF[P]. C is a constant chosen to rotate the effective output in a manner to eliminate any fixed points.

After step 408, the method 400 continues with step 410. It should be understood that step 410 is performed to generate a second random number sequence. This second random number sequence has evenly distributed statistical artifacts over all equivalence classes of the second Galois field GF[P]. Step 410 involves performing arithmetic operations utilizing the modified random numbers RN1′, RN2′, RN3′, . . . , RNN′ derived from the arithmetic operations performed in step 408.
These arithmetic operations can be defined by the mathematical Equations (9) through (12).

R1=RN1′ modulo P  (9)

R2=RN2′ modulo P  (10)

R3=RN3′ modulo P  (11)

. . .

R3=RNN-1′ modulo P  (12)

where R1 is a result derived from a first arithmetic operation. R2 is a result derived from a second arithmetic operation. R3 is a result derived from a third arithmetic operation. RN is a result derived from a last arithmetic operation. RN1′ is a modified first random number derived from a first arithmetic operation performed in step 408. RN2′ is a modified second random number derived from a second arithmetic operation performed in step 408. RN3′ is a modified third random number derived from a third arithmetic operation performed in step 408. RNN′ is a modified Nth random number derived from an Nth arithmetic operation performed in step 408. P is a modulus having a value selected to be a positive integer defining a finite field size of a Galois field GF[P]. It should be understood that each of the results R1, R2, . . . , RN is an element {0, 1, 2, . . . , P−1} from the Galois field GF[P]. It should be understood that the second random number sequence is defined by a set of random numbers, namely R1, R2, . . . , RN.

Referring again to FIG. 4, the method 400 continues with step 412. In step 412, the method 400 ends. It should be understood that the method 400 is one method for removing unwanted statistical artifacts in a conventional mixed radix conversion. However, the invention is not limited in this regard and any other mixed radix number generator method configured for spreading statistical artifacts evenly over all equivalence classes of a Galois field GF[P] can be used without limitation.
Method for Altering a Data Stream
Referring now to FIG. 5, there is provided a flow diagram of a conventional method 500 for altering a data stream that is useful for understanding the invention. As shown in FIG. 5, the method 500 begins with step 502 and continues with step 504. In step 504, a random number sequence is generated. It should be understood that the sequence of random numbers are contained within a relatively large Galois field GF[M]. After generating the random number sequence, step 506 is performed where a portion of the random number sequence is selected.
After step 506, the method 500 continues with step 508. In step 508, the portion of the random number sequence is combined with the input data stream thereby altering the input data stream. In this regard, it should be understood that the portion of the random number sequence has a size that is greater than or equal to that of the input data stream, i.e., when they are expressed in the same number base (or radix). As such, the method 500 can be modified accordingly. For example, the method 500 can include a conversion step prior to the step 508. The conversion step can involve converting the portion of the random number sequence from a size GF[M] to a size n if the input data stream is of a size GF[n] or GF[n/d], where d is an even divisor of n. Subsequently, step 510 is performed where the method 500 ends.
As should be understood, a relatively large Galois field GF[M] provides a certain degree of security to the conventional method 500. In this regard, it should be appreciated that the Galois field GF[M] is a field that contains only a finite number of elements {0, 1, 2, . . . , M−1}. The Galois field GF[M] has a finite field size defined by the Galois characteristic M. As such, an output sequence can repeat every Mth element. This repetitive behavior can produce correlations thereby making a decoding of an altered data stream relatively easy when M is small. Consequently, it is desirable to select a relatively large Galois field GF[M].
It should also be appreciated that selecting a portion of the random number sequence also provides a certain degree of security to the conventional method 500. For example, a random number sequence is generated on a Galois field GF[M]. As an example, assume that the random number sequence contains five hundred (500) bits. If a portion of the random number sequence is selected to include only sixteen (16) of the five hundred (500) bits to alter a data stream, then it becomes more difficult to determine the Galois field GF[M] employed for generating the random number sequence. Still, it is desirable to further increase the security of the method.
Referring now to FIG. 6, there is provided a method 600 for increasing a security of a cryptographic system. As shown in FIG. 6, the method 600 begins with step 602 and continues with step 604. In step 604, a relatively large Galois field GF[M] is selected. As should be understood, a large Galois field can minimize the likelihood that an attacker of a cryptographic system can determine the Galois field GF[M] or any associated mapping employed for generating an original random number sequence from an altered data stream. The associated mapping can include, but is not limited to, the selection of an initial condition (IC) for mathematical Equation (5), a permutation-based mapping of elements within the Galois field, or a time-dependant change in the statistics or radix of the underlying arithmetic. In effect, the large Galois field GF[M] can provide a certain degree of security to a cryptographic system implementing the method 600. Stated in an alternate fashion, the security of a random number sequence is largely defined by the dynamic range of the output value (number of bits or digits) and the apparent randomness.
Thereafter, step 606 is performed where a first random number sequence is generated utilizing a ring structure defined by the Galois field GF[M]. Still, the invention is not limited in this regard. For example, the first random number sequence can also be generated utilizing a ring structure defined by a punctured Galois field GF′ [M]. Each random number of the sequence is defined by an element of the Galois field GF[M] or the punctured Galois field GF′ [M]. In step 608, a portion of the first random number sequence is selected. This step provides a higher degree of security to a cryptographic system implementing method 600. In this regard, it should be appreciated that it becomes more difficult to determine the Galois field GF[M] when only a portion of the random number sequence is used to alter an input data stream.
Step 610 also involves performing arithmetic operations to generate a second random number sequence. This second random number sequence has statistical artifacts evenly distributed over all equivalence classes of the second Galois field GF[P]. According to a preferred embodiment of the invention, these arithmetic operations can be the mixed radix number generator process described above in relation to FIG. 2. Still, it should be appreciated that the invention is not limited in this regard. Any other suitable technique can be used for this purpose.
Referring again to FIG. 6, the method 600 continues with step 612. In step 612, the second random number sequence is communicated to a device, such as a multiplier. The second random number sequence is combined with an input data stream to form an altered data stream. The input data stream is of a size GF(n) or GF(n/d), where d is an even divisor of n. In this regard, it should be understood that the second random number sequence and the input data stream have the same size, i.e., they are expressed in the same number base (or radix) and contain the same number of digits. Thereafter, step 616 is performed where the method 600 ends.
A person skilled in the art will appreciate that method 600 is one method for increasing a security of a cryptographic system. However, the invention is not limited in this regard and any other method implementing the present invention can be used without limitation.
Hardware Implementations
There are a variety of ways to implement the method 400 (described above in relation to FIG. 4) for removing unwanted statistical artifacts in a conventional mixed radix conversion algorithm. For example, the mixed radix number generator method 400 can be implemented utilizing a mixed radix accumulator arrangement similar to the one shown in FIG. 2. The mixed radix number generator can be deployed in a cryptographic system for altering a data stream. In such a scenario, the mixed radix number generator can provide an increased security feature to the cryptographic system. Such a mixed radix number generator is described below in relation to FIG. 7.
Referring now to FIG. 7, there is provided a block diagram of a mixed radix number generator 700. The mixed radix number generator 700 is comprised of a random number generator 702, a mixed radix accumulator 750, and an external device 710. The random number generator 702 can be, but is not limited to, a ring generator, a punctured ring generator, or a chaos generator. If the random number generator 702 is a ring generator, then the random number generator 702 is comprised of hardware and/or software configured to generate a random number sequence utilizing an algebraic structure defined by a Galois field GF[M]. If the random number generator is a punctured ring generator, then the random number generator 702 is comprised of hardware and/or software configured to generate a random number sequence utilizing a ring structure defined by a punctured Galois field GF′ [M]. Accordingly, the output of the random number generator 702 can be a random element from the Galois field GF[M] or a random element from the punctured Galois field GF′ [M]. In order to map an element from the Galois field GF[M] or the punctured Galois field GF′ [M] to a desired Galois field characteristic P, the Galois field characteristic M is selected to be relatively prime to the Galois field characteristic P. Also, the Galois field characteristic M is selected to be greater than the Galois field characteristic P.
The random number generator 702 is also comprised of hardware and/or software configured to communicate a random number of a random number sequence to the mixed radix accumulator 750. The mixed radix accumulator 750 is configured to perform an arithmetic operation to generate a second random number. The arithmetic operation involves computing a remainder value utilizing the random number received from the random number generator 702. Accordingly, the mixed radix accumulator 750 is comprised of an adder 704, an arithmetic operator 706 and a delay 708.
The adder 704 is comprised of hardware and/or software configured to receive a random number from the random number generator 702 and a time delayed remainder from the delay 708 (described below). The adder 704 is also comprised of hardware and/or software configured to perform an addition operation using the random number received from the random number generator 702 and the time delayed remainder received from the delay 708 (described below). The adder 704 is also comprised of hardware and/or software configured to communicate the sum of the addition operation to the arithmetic operator 706.
The arithmetic operator 706 is comprised of hardware and/or software configured to perform arithmetic operations. The arithmetic operations can involve performing modulo operations. Modulo operations are well known to those skilled in the art, and therefore will not be described in detail herein. However, it should be appreciated that modulo operations can generally be defined by a mathematical equation: R=S modulo P, where R is a remainder derived from a modulo operation. S is a random number input to the arithmetic operator 706. P is a modulus having a value selected to be a positive integer defining a finite field size of a Galois field GF[P]. It should be understood that the remainder R is an element from the Galois field GF[P].
The arithmetic operator 706 is further comprised of hardware and/or software configured to communicate the remainder R to the external device 710 and the delay 708. The external device 710 can be a combiner configured for combing the remainder with input data or a digital data stream. For example, the external device is a multiplier in one embodiment of the invention. The delay 708 is comprised of hardware and software configured to delay the remainder R received from the arithmetic operator 706 by z−N or N clock cycles, where z−1 is a one (1) sample clock period delay or unit delay and N is a positive integer value. z−N is an N clock period delay. For example, the delay 708 is configured to delay the remainder R by one (1) clock cycle. Still, the invention is not limited in this regard.
A person skilled in the art will appreciate that the mixed radix generator 700 is one architecture of a mixed radix generator implementing the present invention. However, the invention is not limited in this regard and any other mixed radix generator architecture implementing the present invention can be used without limitation.
It should be understood that the method and system for a mixed radix number generator described in relation to FIGS. 1-7 is not limited with regard to the size or composition of the number P. For example, P can be selected so that P is equal to the product of p1·p2·, . . . , pk, where all of the k factors are mutually prime with respect to M and each other. This characteristic of the system can facilitate certain alternative embodiments which provide for k individual outputs, each of which can offer similar statistical behavior as compared to the system described above in reference to FIGS. 1-7. Such a mixed radix generator is provided in FIG. 8.
A Mixed Radix Accumulator with Multiple Outputs
Referring now to FIG. 8, there is provided a block diagram of an alternative embodiment of a mixed radix number generator 800 which provides multiple outputs. The mixed radix number generator 800 is comprised of a random number generator 802 and a mixed radix accumulator 850. The random number generator 802 can be, but is not limited to, a ring generator, a punctured ring generator, or a chaos generator. If the random number generator 802 is a ring generator, then the random number generator 802 is comprised of hardware and/or software configured to generate a random number sequence utilizing an algebraic structure defined by a Galois field GF[M]. If the random number generator is a punctured ring generator, then the random number generator 802 is comprised of hardware and/or software configured to generate a random number sequence utilizing a ring structure defined by a punctured Galois field GF′ [M]. Accordingly, the output of the random number generator 802 can be a random element from a Galois field GF[M] or a random element from a punctured Galois field GF′ [M].
In order to map an element from the Galois field GF[M] or the punctured Galois field GF′ [M] to a desired Galois field characteristic P, the Galois field characteristic M is selected to be relatively prime to the Galois field characteristic P, where P is equal to the product of p1·p2·, . . . , ·pk. The Galois field characteristic M is also selected to be mutually prime with the factors p1, p2, . . . pk of the Galois field characteristic P. The Galois field characteristic M is further selected to be greater than the Galois field characteristic P.
The random number generator 802 is also comprised of hardware and/or software configured to communicate random numbers of a random number sequence to the mixed radix accumulator 850. The mixed radix accumulator 850 advantageously has a configuration which is similar to the mixed radix accumulator 750 and performs similar functions. In this regard, the mixed radix accumulator is configured to perform an arithmetic operation to generate a second random number. The arithmetic operation involves computing a remainder value utilizing the random number received from the random number generator 802. Accordingly, the mixed radix accumulator 850 is also comprised of an adder 804, an arithmetic operator 806, and a delay 808.
The random number generator 802 also includes a plurality of arithmetic operators 8101, 8102, . . . , 810k. Each of the arithmetic operators 8101, 8102, . . . , 810k is comprised of hardware and/or software configured to perform arithmetic operations. The arithmetic operations can involve performing modulo operations. According to a preferred embodiment, the modulo operations are defined by the mathematical equation R modulo p, where R is a remainder derived from a modulo operation performed at the arithmetic operator 806, and p is one of the factors p1, p2, . . . , pk of the Galois field characteristic P. Each of the arithmetic operators 8101, 8102, . . . , 810k is also_comprised of hardware and/or software configured to produce one of k outputs. Each of the arithmetic operators 8101, 8102, . . . , 810k provides as an output an element of a Galois field GF[p1] through GF[pk] whose collective combination is isomorphic to GF[P] and which can be forwarded to an external device (not shown). The external device can be any device configured for combing the remainder with input data. For example, in one embodiment the external device is a multiplier. Most significantly, each sequence provided as one of the k outputs from arithmetic operators 8101, 8102, . . . , 810k will have uniformly distributed outputs which are free of unwanted statistical artifacts.
A person skilled in the art will appreciate that the mixed radix generator 800 is one architecture of a mixed radix number generator implementing the present invention. However, the invention is not limited in this regard and any other mixed radix generator architecture implementing the present invention can be used without limitation. According to one such embodiment, the delay 808 can be replaced with a finite impulse response (FIR) or an infinite impulse response (IIR) filter, where all operations are performed using modified Galois Field (GF) arithmetic.
Multi-rate Implementation of Mixed Radix Number Generator
Referring now to FIG. 9, there is provided a second alternative embodiment of the invention. The second alternative embodiment is a multi-rate implementation of a mixed radix number generator 900. The multi-rate implementation can involve either periodically sampling the output from a random number generator or sampling such output at a higher rate as compared to the set of desired outputs. Once again, this leads to an accumulation of values that cannot easily be reconstructed by an observer.
As illustrated in FIG. 9, the mixed radix generator 900 is comprised of a random number generator 902 and a mixed radix accumulator 950. The random number generator 902 and the mixed radix accumulator 950 are similar to the corresponding structures 802, 850 described above in relation to FIG. 8. Accordingly, the mixed radix accumulator 950 can also be comprised of an adder 908, an arithmetic operator 910, and a delay 918. A set of arithmetic operator units 9121, 9122, . . . , 912k can also be provided for performing operations similar to those arithmetic operator units 8101, 8102, . . . , 810k in FIG. 8. Multi-rate processing is well understood by those skilled in the art, and therefore will not be described in detail herein.
The mixed radix generator 900 also includes an adder 904, a delay 906 and a rate changer 960. The adder 904 is comprised of hardware and/or software configured to receive a random number from the random number generator 902 and a time delayed output from the delay 906 (described below). The adder 904 is also comprised of hardware and/or software configured to perform an addition operation using the random number received from the random number generator 902 and the time delayed output received from the delay 906. The adder 904 is also comprised of hardware and/or software configured to communicate the sum of the addition operation to the delay 906.
The delay 906 is comprised of hardware and software configured to delay the sum received from the adder 904 by N clock cycles. Still, the invention is not limited in this regard. The delay 906 is also comprised of hardware an software configured to communicate a time delayed output (i.e., a time delayed sum) to the adders 904 and rate changer 960. The rate changer 960 can be configured to perform down sampling operations and/or decimation operations. Down sampling and decimation operations are well known to those skilled in the art, and therefore will not be described in great detail herein.
A person skilled in the art will appreciate that the mixed radix generator 900 is one architecture of a mixed radix generator implementing the present invention. However, the invention is not limited in this regard and any other mixed radix generator architecture implementing the present invention can be used without limitation.
Cryptographic System
Referring now to FIG. 10, there is illustrated one embodiment of a cryptographic system 1000 which could be used to implement the inventive arrangements. The cryptographic system 1000 is comprised of a data stream source 1002, an encryption device 1004 and a decryption device 1006. The data stream source 1002 can be comprised of hardware and/or software configured to generate a data stream. The data stream can include payload data, such as voice data, video data, user identification data, signature data and/or the like. The data stream can also be a digital data stream. The data stream source 1002 is also comprised of hardware and/or software configured to communicate the data stream to the encryption device 1004.
The encryption device 1004 is comprised of hardware and/or software configured to generate an encryption sequence. The encryption sequence is a random number sequence having chosen statistical artifacts over all equivalence classes of a Galois Field GF[P]. The encryption device 1004 is also comprised of hardware and/or software configured to perform actions to encrypt (or modify) the data stream using the encryption sequence. The encryption device 1004 is further comprised of hardware and/or software configured to communicate the modified data stream to the decryption device 1006. The encryption device 1004 will be described in greater detail below in relation to FIG. 11.
The decryption device 1006 is comprised of hardware and/or software configured to generate a decryption sequence. The decryption sequence is a random number sequence having chosen statistical artifacts over all equivalence classes of a Galois Field GF[P]. Depending on the characteristics of the primes used in the mixed radix conversion, the decryption sequence can be the same as the encryption sequence generated by the encryption device 1004. Otherwise, the decryption sequence is chosen in a complementary fashion based on the combination method between the encryption sequence and the data stream. The decryption device 1006 is also comprised of hardware and/or software configured to perform actions to decrypt the received modified data stream. Such decryption actions are well known to persons skilled in the art, and therefore will not be described in detail herein. The decryption device 1006 is also comprised of hardware and/or software configured to communicate the decrypted data to an external device (not shown). The decryption device 1006 will be described in greater detail below in relation to FIG. 12.
Referring now to FIG. 11, there is provided a block diagram of the encryption device 1004 of FIG. 10. As shown in FIG. 11, the encryption device 1004 is comprised of a data stream receiving means (DSRM) 1102, a mixed radix generator 700 and an encryptor 1104. Each of the listed components 1100, 1104 is well known to those skilled in the art, and therefore will not be described in detail herein. However, a brief discussion of the encryption device 1004 is provided to assist a reader in understanding the present invention.
Referring again to FIG. 11, the DSRM 1102 is configured to receive a data stream from an external device (not shown). The DSRM 1102 is also configured to communicate the data stream to the encryptor 1104. In this regard, it should be appreciated that the DSRM 1102 is electronically connected to the encryptor 1104.
The mixed radix generator 700 is generally configured to generate an encryption sequence. The encryption sequence is a random number sequence having chosen statistical artifacts over all equivalence classes of a Galois Field GF[P]. The discussion provided above in relation to FIG. 7 is sufficient for understanding the mixed radix generator 700. The mixed radix generator 700 is also configured to communicate the encryption sequence to the encryptor 1104. In this regard, it should be appreciated that the mixed radix generator 700 is electronically connected to the encryptor 1104.
The encryptor 1104 is configured to generate a modified data stream by incorporating or combining the encryption sequence with the data stream. More particularly, the encryptor 1104 is configured to perform a combination method for masking the data stream. The combination method may be a standard multiplication, multiplication on a Galois extension field, addition modulo q, subtraction modulo q, bitwise logic operations or any other standard combination method. In this regard, it should be appreciated that the encryptor 1104 can include a multiplier, an adder, a digital logic device, a feedback mechanism or a similar combining function device.
A person skilled in the art will appreciate that the encryption device 1004 illustrates an exemplary architecture of an encryption device implementing the present invention. However, the invention is not limited in this regard and any other encryption device architecture can be used without limitation. For example, the mixed radix generator 700 can alternatively be a mixed radix generator similar to that shown in FIGS. 8-9.
Referring now to FIG. 12, there is illustrated one embodiment of the decryption device 1006 of FIG. 10. The decryption device 1006 is comprised of a modified data stream receiving means (MDSRM) 1202, a ring generator 700 and a decryptor 1204. Each of the listed components 1202, 1204 is well known to persons skilled in the art, and therefore will not be described in detail herein. However, a brief description of the decryption device 1006 is provided to assist a reader in understanding the invention.
Referring again to FIG. 12, the MDSRM 1202 is comprised of hardware and/or software configured to receive a modified data stream from an external device, such as the encryption device 1004 (described above in relation to FIG. 10). The MDSRM 1202 is also comprised of hardware and/or software configured to communicate the modified data stream to the decryptor 1204. In this regard, it should be appreciated that the MDSRM 1202 is electronically connected to the decryptor 1204.
The mixed radix generator 700 is generally configured to generate a decryption sequence. The decryption sequence is a random number sequence chosen based on the encryption sequence and combination methods. The discussion provided above in relation to FIG. 7 is sufficient for understanding the mixed radix generator 700. The mixed radix generator 700 is also configured to communicate the decryption sequence to the decryptor 1204. In this regard, it should be appreciated that the mixed radix generator 700 is electronically connected to the decryptor 1204. The decryptor 1204 is configured to generate decrypted data by performing a decryption method utilizing the modified data stream and decryption sequence. Decryption methods are well known to persons skilled in the art, and therefore will not be described in detail herein.
A person skilled in the art will appreciate that the decryption device 1006 illustrates an exemplary architecture of a decryption device implementing the present invention. However, the invention is not limited in this regard and any other decryption device architecture can be used without limitation.
A Correlation-Based Cryptographic System Implementation
The present invention provides for an encryption method whereby information is required to decrypt an encrypted (or modified) data stream. The information is a function of an internally generated random number sequence and statistical signal processing. By taking plaintext with a known non-uniform probability distribution and using the same as an input to a mixed radix accumulator, the data transmitted may be compressed to further make reconstruction by an unintended party more difficult. The term “compressed” as used in present context means that an input data stream is truncated modulo a pre-defined radix, reducing the dynamic range of the data representation. The selection of the prime number used in a feedback loop of the mixed radix accumulator may be implemented as a deterministic function of time to obscure the characters of an input data stream. The deterministic function of time is determined by an independent random number sequence.
The present invention can also provide for a decryption method implementing a Hidden Markov Model (HMM) or other similar correlation-based mathematical structure. HMMs are well known to persons skilled in the art, and therefore will not be described in detail herein. However, it should be understood that HMMs can be used to construct sequences of decisions based on data that is partially ambiguous. For example, if one is processing English language text, the letter “q” is encountered, and there is some ambiguity with respect to whether the next letter in the sequence is a “d”, “j”, or “u”, then the HMM in English would indicate that the next letter is “u”.
In the present context, an encryption means of inputting a data stream of a dynamic range M into a mixed radix accumulator of characteristic P provides intentional destruction of the plaintext that can be only probabilistically recovered during a decryption process. If the statistical distribution of the plaintext is known at an encryption and decryption device, then an HMM (or other correlation-based mathematical structure) can be used to probabilistically reconstruct the original plaintext from the ciphertext.
Referring now to FIG. 13, there is illustrated one embodiment of a correlation-based cryptographic system 1300 which could be used to implement the above described inventive arrangements. As shown in FIG. 13, the cryptographic system 1300 is comprised of a digital data stream source 1302, an encryption device 1304 and a decryption device 1306. The digital data stream source 1302 is comprised of hardware and/or software configured to generate a data stream. The data stream includes plaintext with a known non-uniform probability distribution. In this regard, it should be understood that the data stream includes a sequence of values ranging from zero (0) to M−1, where M is the characteristic of a Galois field GF[M]. The data stream source 1302 is also comprised of hardware and/or software configured to communicate the data stream to the encryption device 1304.
The encryption device 1004 is comprised of hardware and software implementing an encryption method whereby information is required to decrypt a modified data stream. The information is a function of an internally generated random number sequence and statistical signal processing. In this regard, it should be appreciated that the encryption device 1004 is comprised of a data stream receiving means (DSRM) 1308 and a mixed radix accumulator 750.
The DSRM 1308 is configured to receive a data stream from an external device 1302. The DSRM 1308 is also configured to communicate the data stream to the mixed radix accumulator 750. Accordingly, the DSRM 1308 is electronically connected to the mixed radix accumulator 750.
The mixed radix accumulator 750 is described in detail above in relation to FIG. 7. The discussion provided above is sufficient for understanding the mixed radix accumulator 750. However, it should be noted that the mixed radix accumulator 750 is comprised of hardware and/or software configured to perform arithmetic operations to generate a modified data stream. The arithmetic operations involve computing remainder values utilizing numerical values received from the DSRM 1308. The arithmetic operations also involve modulo operations defined by a mathematical equation: R=S modulo P. R, S and P are defined above in relation to FIG. 7.
However, there are additional conditions placed on the value of P. These conditions include: (a) a fixed value of P that is greater than or equal to the value of M; (b) a value of P that is a fixed value less than M; (c) a time-varying value of P that is constrained to values greater than or equal to M; and (d) a time-varying value of P that may at any point in time be less than M. If P is a fixed value greater than or equal to M, then the result of the mixed radix operations can be decrypted utilizing a symmetric mixed radix accumulator (SMRA). The SMRA has an architecture similar to the mixed radix accumulator 750. However, the SMRA includes a subtractor rather than an adder.
If P is a fixed value less than M, then the result of the mixed radix operations can be decrypted utilizing a probabilistic reconstruction process. This probabilistic reconstruction process relies on knowledge of a statistical distribution for decryption. In this formulation, the decrypted plaintext may map to two (2) or more different possible plaintext values. Adjudication between the set of possible values is required. For example, if the set of possible plaintext is the characters from the English alphabet, then a given input may decrypt to a possible set of {B,T}. There is no immediate information provided as to which output is correct. If a next output decrypts to a possible set {G,H}, then the possible two-tuples of decrypted values are {BG, BH, TG, TH}. The HMM algorithm will use the decrypted values {BG, BH, TG, TH} to estimate {TH} as the most likely sequence of values. In other cases, the correlation algorithm may search for a pre-determined sequence of values used to convey or mask other information, such as key exchange information.
If P is a time-varying value constrained to values greater than or equal to M, then the result of the mixed radix operations can be decrypted uniquely by a modified mixed radix accumulator architecture. Each value in the decryption sequence is likewise modulated as a deterministic function of time. Correlation algorithms are adjusted for a coherent variation in time. If an unintended outsider does not have knowledge of the time-varying sequence, he will find it significantly more computationally difficult to decrypt or forge a transmitted message.
If P is a time-varying value that may at any point in time be less than M, then the result of the mixed radix operations can be decrypted using a modified mixed radix accumulator structure. In addition to adjusting the time-varying P sequence, a correlation based algorithm is applied. The correlation based algorithm further complicates an ability of an attacker to decrypt or mimic a transmitted message.
Referring again to FIG. 13, the mixed radix accumulator 750 is also comprised of hardware and software configured to communicate a modified data stream to the decryption device 1306. The decryption device 1306 is configured to decrypt the received modified data stream. In this regard, it should be appreciated that the decryption device 1306 is comprised of hardware and software implementing an HMM or other similar correlation-based mathematical structure. The decryption device 1306 is also configured to communicate the decrypted data to an external device (not shown).
A person skilled in the art will appreciate that the correlation-based cryptographic system 1300 illustrates an exemplary architecture of a cryptographic system implementing the present invention. However, the invention is not limited in this regard and any other cryptographic system architecture can be used without limitation. For example, the correlation-based cryptographic system 1300 can be adjusted in accordance with the mixed radix generator architectures of FIG. 8 and FIG. 9. In such a scenario, the random number generator 802 of FIG. 8 can be replaced with a data stream source. Similarly, the random number generator 902 of FIG. 9 can be replaced with a data stream source.
In light of the foregoing description of the invention, it should be recognized that the present invention can be realized in hardware, software, or a combination of hardware and software. A method of performing a mixed radix ring generation and conversion to produce a random number sequence with chosen statistical characteristics over all equivalence classes of a Galois field can be realized in a centralized fashion in one processing system, or in a distributed fashion where different elements are spread across several interconnected processing systems. Any kind of computer system, or other apparatus adapted for carrying out the methods described herein, is suited. A typical combination of hardware and software could be a general purpose computer processor, with a computer program that, when being loaded and executed, controls the computer processor such that it carries out the methods described herein. Of course, an application specific integrated circuit (ASIC), and/or an FPGA could also be used to achieve a similar result.
The present invention can also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which, when loaded in a computer system, is able to carry out these methods. Computer program or application in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following a) conversion to another language, code or notation; b) reproduction in a different material form. Additionally, the description above is intended by way of example only and is not intended to limit the present invention in any way, except as set forth in the following claims.
The invention described and claimed herein is not to be limited in scope by the preferred embodiments herein disclosed, since these embodiments are intended as illustrations of several aspects of the invention. Any equivalent embodiments are intended to be within the scope of this invention. Indeed, various modifications of the invention in addition to those shown and described herein will become apparent to those skilled in the art from the foregoing description. Such modifications are also intended to fall within the scope of the appended claims.

## Claims

1. A cryptographic system, comprising:
a data stream receiving circuit configured to receive an input data stream;
a number generator circuit configured to generate a first sequence of numbers contained within a punctured Galois field GF′[M] in which at least one element of a plurality of elements comprising a Galois field GF[M], has been removed;
a mixed radix accumulator circuit electronically connected to said number generator circuit and configured to
(1) perform a first modification to a first number in said first sequence of numbers comprising summing said first number with a result of a first modulo P operation plus a fixed offset performed on a second number of said first sequence that proceeds said first number, where a value of M is mutually prime with respect to a value of P and all of a plurality of relatively prime factors of P including p1, p2, p3 . . . , pk,
(2) subsequent to said first modification, perform a second modification to said first number comprising a second modulo P operation, and
(3) repeating said first and second modification for a plurality of numbers comprising said first sequence of numbers to generate a second sequence of numbers;

a plurality of arithmetic operator circuits each configured to perform a third modification on said second sequence of numbers for simultaneously generating a plurality of output number sequences from said second sequence of numbers, said third modification comprising a plurality of modulo p operations simultaneously performed upon each number in said second sequence of numbers to generate said plurality of output number sequences, where p includes a plurality of values selected from a group comprising p1, p2, p3, . . . , pk; and
an encryptor circuit electronically connected to said data stream receiving circuit and said plurality of arithmetic operator circuits, said encryptor circuit configured to generate a modified data stream by incorporating or combining at least one of said plurality of output number sequences with said input data stream.

2. The cryptographic system according to claim 1, wherein said number generator circuit comprises a pseudo-random number generator configured to generate a pseudo-random sequence of numbers containing statistical artifacts relating to said generation of said first sequence of numbers, and wherein said statistical artifact is eliminated by said mixed radix accumulator circuit.

3. The cryptographic system according to claim 1, wherein said number generator circuit is configured to exhaustively produce said first sequence of numbers by using a mapping which is periodically repeated.

4. The cryptographic system according to claim 3, wherein said mapping includes a combination of an additive mapping and a multiplicative mapping.

5. The cryptographic system according to claim 4, wherein said additive mapping and said multiplicative mapping in combination include repeated computations of an irreducible polynomial over said Galois field GF[M].

6. The cryptographic system according to claim 1, wherein said second number precedes said first number by one position.

7. The cryptographic system according to claim 1, wherein said second number precedes said first number by N positions, where N is greater than 1.

8. The cryptographic system according to claim 1, wherein said first sequence of numbers is limited to a finite number of elements M defined by said Galois field GF[M], said second sequence of numbers has statistical artifacts that are evenly distributed over a plurality of equivalence classes of said Galois field GF[P], and wherein said plurality of equivalence classes include an equivalence class for each integer 0, 1, . . . , P−1.

9. The cryptographic system according to claim 1, wherein said first sequence is operated upon by a filter structure configured to perform calculations inside a Galois field of equal size to the second sequence.

10. The cryptographic system according to claim 1, wherein said encryptor circuit includes at least one of a multiplier, an adder, a digital logic device and a feedback mechanism.

11. The cryptographic system according to claim 1, wherein said encryptor circuit is configured to perform a standard multiplication operation, a multiplication in a Galois extension field operation, an addition modulo q operation, a subtraction modulo q operation or a bitwise logic operation.

12. The cryptographic system according to claim 1, further comprising a second number generator circuit and a second mixed radix accumulator circuit configured in combination to generate a decryption sequence.

13. The cryptographic system according to claim 12, further comprising a decryptor circuit coupled to said second mixed radix accumulator circuit, said decryptor circuit configured to produce decrypted data by performing a decryption method utilizing said modified data stream and said decryption sequence.

14. A cryptographic system, comprising:
a data stream generating circuit configured to generate an input data stream including a first sequence of numbers with a known non-uniform probability distribution and contained within a punctured Galois field GF′[M] in which at least one element of a plurality of elements comprising a Galois field GF[M], has been removed;
a mixed radix accumulator circuit electronically connected to said data stream generating circuit and configured to
(1) perform a first modification to a first number in said first sequence of numbers comprising summing said first number with a result of a modulo P operation plus a fixed offset performed on a second number of said first sequence that proceeds said first number, where a value of M is mutually prime with respect to a value of P and all of a plurality of relatively prime factors of P including p1, p2, p3, . . . , pk,
(2) subsequent to said first modification, perform a second modification to said first number comprising a modulo P operation, and
(3) repeating said first and second modifications for a plurality of numbers comprising said first sequence of numbers to generate a second sequence of numbers;

a plurality of arithmetic operator circuits each configured to perform a third modification on said second sequence of numbers for simultaneously generating a plurality of output number sequences from said second sequence of numbers, said third modification comprising a plurality of modulo p operations simultaneously performed upon each number in said second sequence of numbers to generate said plurality of output number sequences, where p includes a plurality of values selected from a group comprising p1, p2, p3, . . . , pk; and
a cryptographic circuit configured to combine at least one of said plurality of output number sequences with a data signal to encrypt or decrypt said data signal.

15. The cryptographic system according to claim 14, wherein P is greater than M, P is equal to M, or P is a fixed value less than M.

16. The cryptographic system according to claim 14, wherein P is a time-varying value constrained to values greater than M, P is a time-varying value constrained to values equal to M, or P is a time-varying value less than M at a given point in time.

17. The cryptographic system according to claim 14, wherein said cryptographic circuit comprises a decryption device coupled to said plurality of arithmetic operator circuits and configured to produce decrypted data by performing a decryption method implementing a correlation-based mathematical structure.

18. The cryptographic system according to claim 17, wherein said correlation-based mathematical structure is a Hidden Markov Model.

19. A method for encrypting and decrypting an input data stream, comprising the steps of:
receiving, by at least one electronic circuit, an input data stream;
generating, by said electronic circuit, a first sequence of numbers contained within a punctured Galois field GF′[M] in which at least one element of a plurality of elements comprising a Galois field GF[M], has been removed;
performing, by said electronic circuit, a first modification to a first number in said first sequence of numbers comprising summing said first number with a result of a first modulo P operation plus a fixed offset performed on a second number of said first sequence that proceeds said first number, where a value of M is relatively prime with respect to a value of P and all of a plurality of relatively prime factors of P including p1, p2, p3, . . . , pk;
performing, by said electronic circuit, a second modification subsequent to said first modification to said first number comprising a second modulo P operation;
repeating, by said electronic circuit, said first and second modifications for a plurality of numbers comprising said first sequence of numbers to generate a second sequence of numbers;
performing, by said electronic circuit, a third modification on said second sequence of numbers for simultaneously generating a plurality of output number sequences from said second sequence of numbers; and
generating, by said electronic circuit, a modified data stream by combining at least one of said plurality of output number sequences with said input data stream;
wherein said third modification comprises a plurality of modulo p operations simultaneously performed upon each number in said second sequence of numbers to generate said plurality of output number sequences, where p includes a plurality of values selected from a group comprising p1, p2, p3, . . . , pk.

20. The method according to claim 19, wherein said generating step further comprises performing a standard multiplication operation, a multiplication in a Galois extension field, an addition modulo q operation, a subtraction modulo q operation, or a bitwise logic operation.

21. The method according to claim 19, further comprising generating, by said electronic circuit, a decryption sequence, wherein said decryption sequence is a random number sequence having chosen statistical artifacts over all equivalence classes of a Galois Field GF[P].

22. The method according to claim 21, further comprising generating, by said electronic circuit, a decrypted data stream by performing a decryption method utilizing said modified data stream and said decryption sequence.