# Patent

## Title
Methods and circuits for asymmetric distribution of channel equalization between devices

## Abstract

A transceiver architecture supports high-speed communication over a signal lane that extends between a high-performance integrated circuit (IC) and one or more relatively low-performance ICs employing less sophisticated transmitters and receivers. The architecture compensates for performance asymmetry between ICs communicating over a bidirectional lane by instantiating relatively complex transmit and receive equalization circuitry on the higher-performance side of the lane. Both the transmit and receive equalization filter coefficients in the higher-performance IC may be adaptively updated based upon the signal response at the receiver of the higher-performance IC.

## Background
FIELD OF THE INVENTION
The present invention relates generally to the field of communications, and more particularly to high speed electronic signaling within and between integrated circuit devices.
BACKGROUND
The performance of many digital systems is limited by the interconnection bandwidth within and between integrated circuit devices (ICs). High performance communication channels between ICs suffer from many effects that degrade signals. Primary among them are frequency dependent channel loss (dispersion) and reflections from impedance discontinuities, both of which lead to inter-symbol interference (ISI). Attempts to address these effects have employed various equalization schemes at the transmitter and receiver. Ideally, transmit and receive equalization work together to mitigate the degradation imposed by the channel, and thus allow increased data rates and/or reduced probability of communication errors.
In some systems, memory systems for example, the communicating ICs have an asymmetry to them that complicates optimization of the transmit and receive equalization schemes applied to counter the effects of the corresponding channel. For example, a memory controller that communicates with one or more memory devices may benefit from a fabrication technology that is different from that best suited for manufacturing the memory devices. It is therefore often the case that a memory controller can employ circuitry that exhibits significantly higher performance in speed and power than that of the associated memory device or devices. This process performance asymmetry between the communicating ICs complicates the task of optimizing equalization between the two types of devices.



BRIEF DESCRIPTION OF THE DRAWINGS
The subject matter disclosed is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
FIG. 1 illustrates an asymmetrical signaling system 100 in accordance with one embodiment.
FIGS. 2A and 2B depict hypothetical waveforms illustrative of signals 152 and 149 on respective receiver pads Rx1N and Rx2N.
FIG. 3 depicts a high-speed communication system 300 in accordance with another embodiment.
FIG. 4A depicts equalization control circuitry 340 in accordance with one embodiment.
FIG. 4B details an embodiment of a tap-value generator 425 of FIG. 4A that generates a tap value using a sign-sign, least-mean-squared (LMS) algorithm.
FIGS. 5A through 5D are hypothetical waveform diagrams used in connection with FIGS. 3 and 4A to illustrate the process of applying appropriate receive coefficients RXα[2:1] to DFE 325 to correct for ISI introduced over channel 125.
FIG. 6 is a flowchart 600 outlining a process by which calibration block 410 may calculate pre-cursor transmit coefficient TXα[−1].
FIGS. 7A through 7D are hypothetical waveform diagrams used to illustrate the effects of applying the above-derived transmit coefficients to signals on transmit channel 120.
FIG. 8 depicts an asymmetrical signaling system 800 in accordance with another embodiment.
FIG. 9 depicts an asymmetrical signaling system 900 in accordance with yet another embodiment.
FIG. 10 depicts three memory topologies 1000, 1005, and 1010 that incorporate asymmetrical signaling systems in accordance with various embodiments.



DETAILED DESCRIPTION
FIG. 1 illustrates an asymmetrical signaling system 100 in accordance with one embodiment. System 100 includes a first integrated circuit (IC) device 105 coupled to a second IC device 110 via a high-speed signal lane 115. In this example, lane 115 includes a transmit channel 120 and a receive channel 125, which may comprise circuit-board traces. The transmit and receive channels may be implemented over the same conductor or set of conductors in other embodiments. Device 105 may be fabricated using a process that affords considerably higher transmit and receive circuit density and speed performance than the process employed in fabricating device 110. In one embodiment, for example, the minimum feature size for input/output transistors on device 105 is less than 50% of the minimum feature size for input/output transistors on device 110. In other embodiments, device 105 has at least twice the number of interconnect layers as device 110, allowing more compact implementation of complex circuits. Communication system 100 accommodates the resulting performance asymmetry between devices 105 and 110 by instantiating the majority of the complex equalization circuitry on device 105. Transmit and receive channels 120 and 125 can thus support the same relatively high symbol rate without burdening the second device 110 with the area and power required to support complex equalization circuits.
Performance asymmetry between communicating devices might be desirable for reasons other than or in addition to process differences. For example, market demands may weigh more heavily on one of a pair of communicating devices, making it economically advantageous to minimize the complexity of that device. Also, total system cost can be reduced where the performance-enhanced circuitry can be instantiated on one or a relative few devices that communicate with a greater number of less sophisticated devices.
Device 105 includes a transmitter Tx1 that transmits data received from an internal transmit-data input node TxD1 over channel 120 via a first transmitter pad Tx1N, and further includes a receiver Rx1 that receives data from channel 125 via a first receiver pad Rx1N. Device 110 includes a second transmitter Tx2 that transmits data to receiver Rx1 via a second transmitter pad Tx2N, channel 125, and first receiver pad Rx1N. Device 110 further includes a second receiver RX2 that receives the data transmitted from transmitter Tx1 via first transmitter pad Tx1N, channel 120, and a second receiver pad Rx2N.
Transmitter Tx1 includes an output driver 141 and a multi-tap transmit equalizer 142. Transmit equalizer 142 is composed of a transmit pipe 143 and an array of one or more output drivers or sub-drivers 147 in the depicted embodiment. Output driver 141 and sub-drivers 147 function collectively to drive an equalized version of a transmit data signal TxD1 onto transmitter pad Tx1N, which may be a bond pad of device 105. The particular transmit equalizer in this embodiment may also be referred to as a finite-impulse-response (FIR) equalizer. Equalizers on the transmit-side of a communication channel are sometimes referred to as “pre-emphasis equalizers” or “de-emphasis equalizers” because they emphasize or de-emphasize signal components prior to transmission over the channel in order to mitigate the degrading effects of the channel. For example, transmit equalization, typically a flattening of the total amplitude response over a frequency band of interest, can be accomplished by amplifying (emphasizing) the signal frequency components most sensitive to channel loss, by attenuating (deemphasizing) signal components that are less sensitive to channel loss, or by a combination of the two. The goal of equalization is typically to reduce or minimize the effects of ISI observed at the receive side of the channel (e.g. at pad or pads Rx2N). Equalization is typically accomplished by adjusting a characteristic of a signal in order to mitigate the effects of ISI.
Channels 120 and 125 are assumed to act as simple low-pass filters in this example. For each transmitted symbol, equalization signals from sub-drivers 147 combine with the main signal from driver 141 to selectively deemphasize low-frequency signal components relative to high-frequency signal components, and thus to compensate in advance for the low-pass nature of channel 120. Transmitter Tx1 therefore transmits a signal 148 with a relatively low signal-to-ISI ratio (SIR) on node Tx1N. Channel 120 filters out much of the ISI, and the resulting propagated signal arrives at node Rx2N of receiver Rx2 as a relatively high SIR waveform, signal 149. The transmit signal Tx1N conveyed over channel 120 may be a binary, differential, AC-coupled voltage signal. Other embodiments may employ signals that are e.g. single-ended, multilevel, DC coupled, or current driven. Moreover, the frequency response of a given channel may differ considerably from a simple low-pass filter. Many variations will be evident to those skilled in the art.
Each of sub-drivers 147 is either a pre-tap sub-driver or post-tap sub-driver. If driver 141 has already transmitted the symbol value at the input to a given sub-driver, that sub-driver is a post-tap sub-driver; if driver 141 has yet to transmit the symbol value at the input to the sub-driver, that sub-driver is a pre-tap driver. Transmit pipe 143 might select, for example, N post-tap drivers and one pre-tap driver; accordingly, the signal at transmitter pad Tx1N would have a signal level according to data values having symbol latencies of −1, 0, 1, 2, . . . , N, where the symbol latency of a given data value refers to the number of symbol times by which the data value of the sub-driver lags that through the main driver 141. In an alternate embodiment the entire driver can be realized as a high-speed digital-to-analog converter (DAC) structure which can drive arbitrarily complex waveforms (to the DAC resolution), and the pre-emphasis may be computed in the digital domain on signals that are provided to the DAC inputs.
Different numbers of post-tap and pre-tap drivers may be provided in alternative embodiments, thereby allowing for transmit equalization based on values having different symbol latencies with respect to the main tap. The respective tap weights of sub-drivers 147 can be controlled by application of transmit coefficients TxCo to a corresponding port. Each of the transmit coefficients may be adjusted over a range of values to tailor transmitter Tx1 to a particular channel and noise environment. Such adjustments can be applied once, e.g. at power-up, or can be adapted periodically during system operation to account for changes in the system environment that may impact performance. Methods and circuits for setting transmit coefficients in accordance with some embodiments are discussed below.
Transmitter Tx2 transmits a signal 150 having a relatively high SIR at node Tx2N as can be observed by the relatively clean opening of the eye diagram. Channel 125 induces ISI and loss that degrades signal 150, and thus presents a signal 152 having a relatively low SIR on node Rx1N. An equalizer 154 within receiver Rx1 equalizes signal 152 to compensate for the channel ISI, and thus produces an equalized signal Veq. Continuous-time equalizers, decision-feedback equalizers (DFE), and partial response DFE equalizers, among others, are types of equalizers known to those skilled in the art that may be used for equalizer 154. A differential amplifier 156 compares equalized signal Veq with a reference voltage Vr, and a sampler 158 periodically samples the output of amplifier 156 to recover the data RxD1 expressed in signal TxD2 from transmitter Tx2.
Receiver Rx1 additionally includes a signal monitor 160 and equalization control circuitry 162. Signal monitor 160 provides an error signal Err that can be used as a measure of the signal ISI remaining on equalized signal Veq. Equalization control circuitry 162 employs error signal Err and in some embodiments the recovered data RxD1 to adjust receive coefficients RxCo that control equalizer 154 to minimize the ISI on equalized signal Veq.
Control circuitry 162 further adjusts transmit coefficients TxCo to transmitter Tx1 to minimize the ISI on signal 149, which is at the far end of channel 120. In other words, control circuitry 162 adjusts transmit equalizer 142 such that the waveform conditioning induced on signal 148 closely compensates for the undesired ISI imposed by channel 120, and therefore minimizes the impact of channel-induced ISI at node Rx2N of device 110 based on the behavior of the receive equalizer in Receiver Rx1.
Transmit coefficients TxCo may be generated based upon the characteristics of transmit channel 120. In some such embodiments, a signal monitor on receiver Rx2 and a backchannel communication link may be used to communicate error signal measurement information from device 110 to 105. In the depicted embodiment, control circuitry 162 instead derives transmit coefficients TxCo from the characteristics of receive channel 125. Such derivations may be used where the transmit and receive channels exhibit similar characteristics: e.g. frequency-dependent attenuation, dispersions, and/or reflections. Such assumptions are particularly valid when channels 120 and 125 are the same channel and transmission is bi-directional, or when channels 120 and 125 are portions of a parallel bus between device 105 and device 110. Deriving transmit coefficients from receive-channel characteristics reduces or eliminates the need for evaluating signal quality at receiver Rx2, which in turn reduces the requisite complexity of second IC device 110.
Turning now to second IC device 110, receiver Rx2 and transmitter Tx2 are each part of a transceiver 164 that conveys data to and from some core logic (not shown), such as one or more blocks of dynamic random-access memory cells. Receiver Rx2 may be simple relative to receiver Rx1, and here includes a preamplifier 170 and a sampler 175. Preamplifier 170 may support data threshold-voltage adjustments and sampler 175 may support timing adjustments, in which case the sample voltage and timing of receiver Rx2 may be centered within received data eyes at the input of sampler 175. Though not shown, receiver Rx2 can additionally include some simple receive-equalization circuitry, though this can be less complex—and consequently less expensive and area-intensive—than the circuitry of receiver Rx1. Transmitter Tx2 can likewise provide some transmit equalization, but the circuitry employed for this purpose can be less complex than the circuitry transmitter Tx1 employs for this purpose. For example, transmitter Tx2 can have fewer filter taps than transmitter Tx1, or have fixed tap settings that are known to provide a minimal baseline of equalization.
FIGS. 2A and 2B depict hypothetical waveforms illustrative of signals 152 and 149 on respective receiver pads Rx1N and Rx2N. Each waveform includes a respective signal eye that exhibits a signal-to-interference ratio (SIR) at the sample instant. Given that there are a number of ways to measure the SIR of a signal, the present disclosure refers to the particular measure of interest here as the “eye SIR,” or just SIR. Each reference to an SIR pertains to this particular measure.
In FIG. 2A, the voltage levels labeled Lev1 and Lev0 represent the average levels representing logic ones and logic zeros, respectively. The standard deviations of the voltage levels in cases where a logic one or a logic zero is received are denoted by σ1 and σ0, respectively. The separation between Lev1 and receiver threshold Vr is the amount of received “signal” for a logic one, and the ratio between this amount and σ1 may be used to compare the signal and interference levels when a logic one is received. Similarly, the ratio of the separation between Lev0 and Vr to σ0 may be used when a logic zero is received. The lower of these two ratios is usually a critical factor in the bit error rate of the receiver. Therefore, we define the SIR in equation form:

SIR=Min(|Lev1−Vr|/σ1,|Lev0−Vr|/σ0)  Eq. 1

Transmitter Tx2 is relatively unsophisticated, so the signal at node Rx1N exhibits considerable noise (e.g. ISI) as a result of the dispersion and reflections of channel 125. As shown, signal 152 at receiver pad Rx1N exhibits a relatively low SIR. In contrast, the relatively sophisticated equalizer of transmitter Tx1 compensates for the attenuation of write channel 120 in advance of transmission. The resulting signal 149 at receiver pad Rx2N therefore exhibits a relatively high SIR as compared with that of signal 152. In one embodiment, the SIR at receiver pad Rx2N is at least 30% higher than the SIR at receiver pad Rx1N. Other embodiments may adapt equalizers for similar objectives, such as maximizing the signal-to-noise difference (vertical eye opening) instead of the signal-to-noise ratio, maximizing the horizontal eye opening relative to jitter, or minimizing the overall bit-error rate (BER) of the channel.
The symbol rates of signals conveyed over channels 120 and 125 may be maintained substantially equal despite the performance asymmetry between devices 105 and 110. The sophisticated equalization employed by transmitter Tx1 allows for a high-quality (high SIR) signal at node Rx2N, and thus facilitates use of a relatively simple receiver Rx2, and the sophisticated equalization employed by receiver Rx1 allows receiver Rx1 to correctly interpret low-quality (low SIR) signals, and thus facilitates use of a relatively simple transmitter Tx2.
FIG. 3 depicts a high-speed communication system 300 in accordance with another embodiment. System 300 includes first and second IC devices 305 and 310 separated by a signal lane 315. The embodiment of FIG. 3 is in some ways like system 100 of FIG. 1, like-numbered elements being the same or similar.
First device 305 includes a transmitter 320 that supports transmit equalization, e.g. of the type discussed above in connection with FIG. 1. Device 305 additionally includes a receive equalizer 325, a data sampler 330, a signal monitor 335, and equalization control circuitry 340. Second device 310 is similar to second device 110 of FIG. 1: a detailed discussion of device 310 is therefore omitted for brevity.
Transmitter 320 includes a three-tap transmit equalizer, which in turn includes a FIFO buffer 321 and three coefficient multipliers 322. The transmit equalizer is a finite impulse response (FIR) equalizer in this example, though other types of equalizers may be used instead of or in addition to an FIR. Buffer 321 presents pre-tap data TDN+1, current (main) data TDN, and post-tap data TDN−1 to respective coefficient multipliers 322. Multipliers 322 multiply the outputs of buffer 321 by respective tap coefficients TXα[1, 0, −1], and the sum of the outputs of multipliers 322 is presented on pad or pads Tx1N as the output of transmitter 320.
Receive equalizer 325 supports two post-cursor filter taps in this embodiment, though more or fewer may be used in other embodiments. Equalizer 325 is a decision-feedback equalizer (DFE) in this example, though other types of equalizers may be used instead of or in addition to a DFE. For example, equalizer 325 may include one or more partial-response DFE (PrDFE) taps, for example of the type described in published U.S. Patent App. No. 20050111585 to Stojanovic et al. entitled “Partial Response Receiver.” A buffer 345 presents first post-tap data RDN−1 (first post cursor) and second post-tap data (second post cursor) data RDN−2 to respective coefficient multipliers 346. Multipliers 346 multiply the outputs of buffer 345 by respective tap coefficients RXα[2,1], and the sum of the outputs of multipliers 346 is subtracted from the incoming signal at pad or pads RxN1 to produce an equalized signal Veq. Alternatively, receive equalizer 325 could be implemented as a direct continuous-time, linear equalizer with tunable coefficients. In general, an equalizer can adjust the SIR at a particular node in the receiver to achieve some desired characteristic, e.g. a low bit-error rate or, as in the case of a PrDFE, can speculatively apply multiple ISI corrections and later select the appropriate correction to achieve the desired characteristic.
An amplifier 350 within signal monitor 335 compares signal Veq with a selected data level Dlev, outputting a signal indicative of a logic one (zero) if Veq is greater than (less than) level Dlev. A sampler 355 periodically captures the output from amplifier 350 on rising edges of a receive clock signal RClk to produce a series of error samples ErrN. Error samples ErrN are conveyed to equalizer control circuitry 340 as measures of signal ISI for equalized signal Veq.
Amplifier 156 compares signal Veq with reference voltage Vr (e.g. zero volts), outputting a signal indicative of a logic one (zero) if Veq is greater than (less than) level Vr. Sampler 158 periodically captures the output from amplifier 156 on rising edges of receive clock signal RClk to produce a series of data samples DataN. Data samples DataN are conveyed to equalizer control circuitry 340 and to any other circuitry (not shown) to which the received data RxD1 is directed. In accordance with the depicted embodiment, control circuitry 340 employs the data and error samples to derive data level Dlev, transmit equalization coefficients TXα[1,0,−1] for transmitter 320, and receive equalization coefficients RXα[2,1] for receive equalizer 325.
FIG. 4A depicts equalization control circuitry 340 in accordance with one embodiment. Control circuitry 340 includes a tap controller 400, a data filter 405, transmit calibration block 410, a transmit-coefficient generator 415, and a DAC 417. Tap controller 400 includes a series of synchronous storage elements 420 and tap-value generators 425 that together generate, from data and error samples DataN and ErrN, tap coefficients RXα[2,1,0]. Tap value RXα[0] is a digital measure of the average amplitude of the received data symbols DataN−1, which DAC 417 converts into voltage Dlev. Tap values RXα[2,1] are the receive coefficients for equalizer 325.
The error comparisons that produce error signals ErrN are based upon the upper signal level defined by voltage Dlev and applied via amplifier 350. Tap controller 400 thus only updates the tap values RXα[2,1,0] based upon measurements that take place when the data sample DataN−1 is a logic one. Data filter 405 therefore prevents updates to tap controller 400 when the sample DataN−1 is a logic zero. Other embodiments can include a second comparator/sampler pair to generate error samples when DataN−1 is a logic zero, such as by comparing the incoming signal Veq with the lower data level −Dlev, or the reference voltage to comparator 350 can be varied over a number of values or ranges of values to facilitate additional testing and error-correction methods.
Receive coefficients RXα[2,1,0] are adjusted to account for the transfer characteristics of receive channel 125. The calibrated receive coefficients RXα[2,1,0] are therefore measures of the transfer function for channel 125. Assuming transmit channel 120 and receive channel 125 exhibit similar transfer characteristics, receive coefficients RXα[2,1,0] are also a measure of the transfer characteristics of transmit channel 120. Devices in accordance with some embodiments use receive coefficients to derive suitable transmit coefficients. In the embodiment of FIG. 4A, this derivation additionally takes into account a pre-cursor receive coefficient RXα[−1] produced by calibration block 410 but not used for receive-side equalization in this example. Coefficient generator 415 may then derive transmit coefficients from receive coefficients e.g. in a manner detailed below.
FIG. 4B details an embodiment of a tap-value generator 425 of FIG. 4A that generates a tap value using a sign-sign, least-mean-squared (LMS) algorithm. Other algorithms, such as linear or gradient-descent LMS, can be used in other embodiments. Generator 425 includes an XNOR gate 430, a multiplier 435 that multiplies the output of XNOR gate 430 by a constant μ, an adder 440, and a register 445. XNOR gate 430 compares the corresponding data and error samples and presents its output to multiplier 435. The output of XNOR gate 430 represents a logic one for true and a logic negative one for false. The data and error samples represent the signs of the sampled values, so XNOR gate 430 has the effect of multiplying the signs and presenting the resulting product to multiplier 435. Multiplier 435 multiplies the product from XNOR gate 430 by a selected step size μ, which may be tailored for the selected filter tap. Adder 440 adds the output from multiplier 435 to the current contents of register 445, which is then updated with the new count. Register 445 thus accumulates a count representative of the alpha value for the filter tap associated with the data samples of a particular latency.
FIGS. 5A through 5D are hypothetical waveform diagrams used in connection with FIGS. 3 and 4A to illustrate the process of applying appropriate receive coefficients RXα[2,1] to DFE 325 to correct for ISI introduced over channel 125. FIG. 5A depicts an idealized transmit pulse 500 for which the value expressing the current data sample DN at transmitter pad Tx2N is normalized to a value of one (1.0) and the prior and subsequent data samples DN−1 and DN+1 are each normalized to a value of zero (0.0). FIG. 5B depicts, as a waveform 505, a version of transmit pulse 500 filtered by receive channel 125 and appearing at pad Rx1N. As compared with pulse 500, pulse 505 is attenuated to a maximum amplitude of 0.5 for the current data sample DN, the corrupted version of which is labeled cDN. The pulse is further corrupted by channel ISI, which leads to erroneous positive signal amplitudes of approximately cDN+1=0.12 and cDN+2=0.02 at the two succeeding symbol times, and cDN−1=0.05 at the preceding symbol time. The objective of receive equalization is, in part, to compensate for the ISI effects at the symbol times succeeding the main symbol time.
FIG. 5C is a waveform diagram 510 in which a receive-coefficient waveform 515 is shown with the shape of pulse 505 of FIG. 5B to illustrate how the receive coefficients are applied to compensate for ISI imposed by channel 125. In the example, the channel 125 imposed ISI components cDN+1 and cDN+2 of respective amplitudes 0.12 and 0.02 at the two symbol times succeeding reception of corrupted data symbol cDN. DFE 325 therefore subtracts a coefficient waveform 515 from the received pulse 505 to cancel the ISI: DFE 325 subtracts DataN*RXα[1] from the received signal one symbol time after cDN and subtracts DataN*RXα[2] from the received signal two symbol times after cDN. In this example, RXα[0] is about 0.50, RXα[1] about 0.12, and RXα[2] about 0.02.
FIG. 5D depicts an equalized waveform 520 that is the sum of waveforms 505 and 515 of FIG. 5C. Ideally, the compensation provided by DFE 325 exactly counteracts the ISI associated with the prior data symbols without adversely impacting the current symbol. In practice, however, the application of receive coefficients may impact the current symbol eDN. Furthermore, ISI associated with the first pre-cursor tap is not cancelled in this example, and therefore leaves a noise artifact cDN−1 in waveform 520 one symbol time prior to receipt of the current symbol. The two post-tap artifacts are cancelled in this example, however, leaving equalized signal values eDN+1 and eDN+2 of amplitude zero.
Returning to FIG. 4A, coefficient generator 415 employs receive coefficients RXα[1,0,−1] to calculate transmit coefficients TXα[1,0,−1]. In the description thus far, however, tap controller 400 has calculated only two of the three receive coefficients employed by coefficient generator 415. The following discussion shows how equalization control circuitry 340 of FIG. 3 can calculate a pre-cursor receive-channel coefficient RXα[−1] in accordance with one embodiment.
FIG. 6 is a flowchart 600 outlining a process by which calibration block 410 may calculate pre-cursor receive-channel coefficient RXα[−1]. First, in step 605, the receive coefficients RXα[2,1,0] are calculated in the manner detailed above. In some embodiments, step 605 is accomplished by first holding values RXα[2,1] constant until value RXα[0] reaches equilibrium, at which time voltage Dlev represents a measure of the average symbol amplitude for signal Veq. With reference to FIG. 3, voltage Dlev is considered to represent the amplitude of signal Veq when error signal ErrN−1 is equally likely to express a logic one or a logic zero when the corresponding sampled data symbol DataN−1 represents a logic one. Once voltage Dlev is established, the other two tap-value generators are enabled to find the remaining receive coefficients RXα[2,1]. Once calibrated, the values of receive coefficients RXα[2,1] are held constant (step 607).
Next, in step 610, data filter 405 is set to enable Dlev adjustment when incoming data expresses the pattern “10” (i.e., symbol DataN−1=1 and succeeding symbol DataN=0). Per decision 615 and step 620, error samples ErrN−1 are collected and coefficient RXα[0] adjusted until ErrN−1 is again 50% 1's and 50% 0's when this pattern is detected. Using the circuitry of FIG. 4A, these adjustments occur automatically as tap controller 400 finds the coefficient RXα[0], and consequently the level Dlev, specific to “10” data patterns. In step 625, calibration block 410 then stores the value of coefficient RXα[0] as RXα10. The process of steps 610 through 625 is repeated for data pattern “11”. That is, in step 630 data filter 405 is set to enable Dlev adjustment when incoming data expresses the pattern “11” (i.e., symbol DataN−1=1 and succeeding symbol DataN=1). Per decision 635 and step 640, error samples ErrN−1 are collected and coefficient RXα[0], and consequently level Dlev, is adjusted until ErrN−1 is again 50% 1's and 50% 0's. Calibration block 410 then, in step 645, stores the new value of RXα[0] as RXα11.
With coefficients RXα[2,1] calibrated, the difference between values RXα11 and RXα10 can largely be attributed to two times the ISI associated with the first pre-cursor filter position. Filter coefficient RXα[−1] can therefore be calculated using this difference (step 650). In some embodiments the difference may be scaled, as by multiplying the difference by a constant C, or may be otherwise adjusted, for example, to compensate for different transmit characteristics between the controller and memory device. Other embodiments employ similar techniques to calculate additional pre- or post-cursor transmit or receiver filter coefficients. Returning to the hypothetical example of FIGS. 5A through 5D, it may be seen that corrupted data sample cDN−1 has a value of about 0.05, so coefficient RXα[−1] is set to 0.05.
Transmitter 320 of FIG. 3 typically has a maximum output power that is divided among its three taps. For illustrative purposes, that output power may be normalized to a value of one. Coefficient generator 415 (FIG. 4A) is therefore constrained, in this embodiment, such that the sum of the absolutes values of the three filter coefficients TXα[1,0,−1], which represents the total power output of the transmitter, is equal to one. In equation form:

|TXα[1]|+|TXα[0]|+|TXα[−1]|=1  Eq. 2

Assuming similar transmit and receive channels, the following relationships between the transmit and receive coefficients can be used in the embodiment to approximately correct for ISI in channel 120:

TXα[1]/TXα[0]=−RXα[1]/RXα[0]  Eq. 3

TXα[−1]/TXα[0]=−RXα[−1]/RXα[0]  Eq. 4

Combining equations two through four and solving for each transmit coefficient gives:

TXα[1]=(−RXα[1]/RXα[0])/(1+|RXα[1]/RXα[0]|+|RXα[−1]/RXα[0]|)  Eq. 5

TXα[0]=(1+|RXα[1]/RXα[0]|+|RXα[−1]/RXα[0]|)−1  Eq. 6

TXα[−1]=(−RXα[−1]/RXα[0])/(1+|RXα[1]/RXα[0]|+|RXα[−1]/RXα[0]|)  Eq. 7

The transmit coefficients, including one or more pre-emphasis coefficients, can thus be derived using receive coefficients as a measure of transmit-channel characteristics. In the example discussed above in connection with FIGS. 5A-5D, the hypothetical receive coefficients RXα[1,0,−1] were about 0.12, 0.5, and 0.05, respectively. Applying these results to equations five through seven gives approximately: TXα[1]=−0.18, TXα[0]=0.75, and TXα[−1]=−0.07.

A more comprehensive solution if RXα[−2] and RXα[2] are measured (using a similar method to that in FIG. 6) is to solve the following matrix equation for TXα[1], TXα[0], and TXα[−1]:




  
    
      
        
          [
          
            
              
                0
              
              
                1
              
              
                0
              
            
          
          ]
        
        =
        
          
            [
            
              TX
              ⁢
              
                
              
              ⁢
              
                α
                ⁡
                
                  [
                  
                    -
                    1
                  
                  ]
                
              
              ⁢
              TX
              ⁢
              
                
              
              ⁢
              
                α
                ⁡
                
                  [
                  0
                  ]
                
              
              ⁢
              TX
              ⁢
              
                
              
              ⁢
              
                α
                ⁡
                
                  [
                  1
                  ]
                
              
            
            ]
          
          ·
          
             
            
              [
              
                
                  
                    
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            0
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            1
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            2
                            ]
                          
                        
                      
                    
                  
                
                
                  
                    
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            
                              -
                              1
                            
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            0
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            1
                            ]
                          
                        
                      
                    
                  
                
                
                  
                    
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            
                              -
                              2
                            
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            
                              -
                              1
                            
                            ]
                          
                        
                      
                      ,
                      
                        RX
                        ⁢
                        
                          
                        
                        ⁢
                        
                          α
                          ⁡
                          
                            [
                            0
                            ]
                          
                        
                      
                    
                  
                
              
              ]
            
          
        
      
    
    
      
        Eq
        .
        
          
        
        ⁢
        8
      
    
  




This solution must then be normalized to a total amplitude of one by dividing the solution by |TXα[1]|+|TXα[0]|+|TXα[−1]|. This techniques can be used generally for any number of taps on the transmitter equalizer or receive DFE. For example, the matrix of equation 8 may be extended and solved for cases where additional ISI components are measured and additional TX FIR taps are available. In an alternate embodiment, a simple mapping table, which can be realized through a table-lookup ROM, RAM, or through firmware, can provide the means to set TX equalizer coefficients from RX equalizer coefficients.

FIGS. 7A through 7C are hypothetical waveform diagrams used to illustrate the effects of applying the above-derived transmit coefficients to signals on transmit channel 120. FIG. 7A depicts an idealized transmit pulse 700 for which the value expressing the current data sample DN at transmitter pad Tx1N is normalized to a value of one (1.0) and the respective prior and subsequent data samples DN−1 and DN+1 are normalized to values of zero (0.0). As noted previously, transmit channel 120 is presumed to be similar to receive channel 125 for which receive coefficients RXα[1,0,−1] were derived. This is important, as the expected similarity of the transfer characteristics between the receive and transmit channels supports the assumption that transmit equalizer coefficients can be derived from the receive equalizer coefficients and/or ISI measurements. Based upon this assumption, the channel filtered version of pulse 700, as it appears at pad Rx2N, is expected to be relatively similar to pulse 505 of FIG. 5B, and has been illustrated accordingly in FIG. 7B. In other words, assuming the same normalized transmit pulse from transmitters Tx1 and Tx2, receiver pad Rx2N will see a pulse response with substantially the same ISI as would be seen at receiver pad Rx1N. In the example of FIG. 5B, the receive channel 125 of lane 115 attenuated symbol DN by half, resulting in a corrupted symbol cDN. The receive channel additionally imposed ISI components cDN+2=0.02, cDN+1=0.12, and cDN−1=0.05, so pulse 705 of FIG. 7B is assumed to have the same ISI components.
FIG. 7C is a waveform diagram 710 in which a pulse waveform 715 is shaped by application of the transmit coefficients calculated by applying receive coefficients RXα[1,0,−1] to equations two through seven: TXα[1]=−0.18, TXα[0]=0.75, and TXα[−1]=−0.07. Waveform 715 is pre-emphasized using these tap values to produce a transmit-equalized pulse in which the combined output power of pre-emphasized values pDN−1, pDN, and pDN+1 is one. Ideally, the pre-emphasis provided by the transmit equalizer exactly counteracts the ISI induced by channel 120 without adversely impacting the current symbol.
FIG. 7D is a waveform diagram 720 depicting a pulse 725 at pad Rx2N. Pulse 725 is the shape of the pulse received at Rx2N when waveform 715 of FIG. 7C is transmitted from Tx1N and subsequently filtered by channel 120. The current received value of symbol rDN is attenuated to about 0.35, while the pre- and post-tap values rDN−1 and rDN+1 are reduced to approximately zero. Transmitter 320 does not compensate for post-tap corruption at time N+2, so pulse 725 exhibits a non-zero artifact rDN+2. Convolution of the transmitted waveform in FIG. 7C with the response of the channel also results in small non-zero artifacts rDN−2 and rDN+3.
FIG. 8 depicts a system 800 in accordance with another embodiment. System 800 includes a first IC 805 coupled to a second IC 810 via a bidirectional communication channel 815. IC 805 includes transmitter 820 with an M tap FIR equalizer that communicates transmit signals TxD1 to a corresponding receiver 825 on IC 810. Receiver 825 on IC 810 includes from zero to R receive DFE taps, where R is less than X. IC 805 additionally includes receiver 830 with an X-tap DFE that receives pre-emphasized transmissions of signals TxD2 from a corresponding transmitter 835 on IC 810. Transmitter 835 on IC 810 includes from zero to Y transmitter FIR taps, where Y is less than M. In some embodiments, each of M and X is greater than the number of taps in either receiver 825 or transmitter 835. Transmit coefficients TxCo can be derived from characteristics of the receive signal, e.g. in the manner described above.
The complete channel transfer function from IC 805 to IC 810, which includes characteristics of transmitter 820 and receiver 825 (e.g. gain, bandwidth, and edge-rate) may not precisely match the complete channel transfer function in the opposite direction. This may be true even in the case where the channel wire is identical in both directions. The coefficient mapping between receiver 830 and transmitter 820 can be altered to accommodate such differences, however. For example, if transmitter 835 has a known, fixed transfer function, that transfer function can be de-convolved from the transmit filter settings for transmitter 820 using e.g. equation 8. Similarly, if receiver equalizer 825 has a known transfer function, it too can be de-convolved from the transmit filter settings. Adjustments can then be made to the coefficient mapping between receiver 830 and transmitter 820 via table-lookup or other methods.
FIG. 9 depicts a system 900 in accordance with yet another embodiment. System 900 is similar to system 800 of FIG. 8, like-numbered elements being the same or similar. In system 900, however, IC 805 communicates with a plurality of IC devices 810 via a multi-drop bus 905. FIG. 9 illustrates an additional benefit of embodiments in which relatively complex transmit and receive circuitry are instantiated on one end of a signal lane. In the depicted example, one complex transmitter and one complex receiver are instantiated on IC 805 so that each instance of IC 810 can be implemented using a relatively simpler receiver/transmitter pair. Complexity of one IC can therefore be used to simplify a plurality of other ICs. As in the example of FIG. 8, transmit coefficients TxCo can be derived from characteristics of the receive signal.
FIG. 10 depicts four memory topologies 1000, 1005, 1010, and 1012 that incorporate asymmetrical signaling systems in accordance with some of many possible embodiments. Topology 1000 includes a memory controller 1015, a memory buffer 1020, and a number N of memory ICs 1025[N:1]. Memory buffer 1020 includes transmit and receive circuitry 1030 that is relatively complex as compared with the corresponding transceiver circuitry on memory ICs 1025[N:1]. The system of topology 1000 can thus support relatively high symbol rates without burdening memory ICs 1025[N:1] with the area and power required to support complex equalization circuits.
Topology 1005 is similar to topology 1000, like-numbered elements being the same or similar. In topology 1005, a memory buffer 1035 includes two sets of transmit and receive circuitry 1030: one to communicate with memory controller 1015 and another to communicate with memory ICs 1025[N:1]. The system of topology 1000 can thus support relatively high symbol rates without burdening memory ICs 1025[N:1] or memory controller 1015 with the area and power required to support complex equalization circuits.
Topology 1010 includes a memory controller 1040, an optional memory buffer 1045, and a number N of memory ICs 1050[N:1]. Memory controller 1040 includes transmit and receive circuitry 1055 that is relatively complex as compared with the corresponding transceiver circuitry on buffer 1045 and/or memory ICs 1050[N:1]. The system of topology 1010 can thus support relatively high symbol rates without burdening buffer 1045 and/or memory ICs 1050[N:1] with the area and power required to support complex equalization circuits.
Topology 1012 includes a memory controller 1056, two or more memory buffers 1060, and a number of memory ICs 1065 for each buffer 1060. Each memory buffer 1060 includes transmit and receive circuitry 1030 to communicate with memory controller 1055. In other embodiments memory buffer 1060 may communicate with memory ICs 1065 via transmit and receive circuitry that is the same or similar to circuitry 1030.
It can be observed that in any of these embodiments which include multiple memory devices connected to a single TX/RX block that multiple coefficients may be stored and used for equalization. Each of the multiple coefficients may be tailored for the individual channels between the controller and each memory device. These coefficients can be stored in a memory, a register file or using other means. The coefficients may then be selected for use based on the memory device with which the controller is communicating.
In the foregoing description and in the accompanying drawings, specific terminology and drawing symbols are set forth to provide a thorough understanding of the present invention. In some instances, the terminology and symbols may imply specific details that are not required to practice the invention. For example, the interconnection between circuit elements or circuit blocks may be shown or described as multi-conductor or single conductor signal lines. Each of the multi-conductor signal lines may alternatively be single-conductor signal lines, and each of the single-conductor signal lines may alternatively be multi-conductor signal lines. Signals and signaling paths shown or described may be single-ended or differential, and embodiments of the invention may be adapted for use with binary or multilevel-pulse-amplitude-modulated (multi-PAM) signals.
An output of a process for designing an integrated circuit, or a portion of an integrated circuit, comprising one or more of the circuits described herein may be a computer-readable medium such as, for example, a magnetic tape or an optical or magnetic disk. The computer-readable medium may be encoded with data structures or other information describing circuitry that may be physically instantiated as an integrated circuit or portion of an integrated circuit. Although various formats may be used for such encoding, these data structures are commonly written in Caltech Intermediate Format (CIF), Calma GDS II Stream Format (GDSII), or Electronic Design Interchange Format (EDIF). Those of skill in the art of integrated circuit design can develop such data structures from schematic diagrams of the type detailed above and the corresponding descriptions and encode the data structures on computer readable medium. Those of skill in the art of integrated circuit fabrication can use such encoded data to fabricate integrated circuits comprising one or more of the circuits described herein.
While the present invention has been described in connection with specific embodiments, the invention should not be so limited. For example,

    
    
        1. Receivers in accordance with the invention can incorporate a variable-gain amplifier to provide DC-offset or automatic-gain control. Such amplifiers can be configurable or can be controlled e.g. using Dlev to establish and maintain desired DC signal levels.
        2. Transmitters in accordance with the invention can likewise incorporate a pre-distorted offset to provide compensation for any receiver DC-offset or automatic-gain control. Such transmitter pre-distortion can be configurable or can be controlled e.g. using Dlev mapped and scaled as appropriate for the transmitter.
        3. Transmitters and receivers could use test or training patterns in lieu of live data to calibrate transmit and receive coefficients.
        4. Other types of equalizers, such as passive or active continuous time analog filters or transversal filters, could be used instead of or in addition to the above-described equalizers.
        5. It may be the case that other circumstances drive the desire to put equalization on one device. Cost, complexity, experience, and desire to use standard devices on one end could each be reasons to asymmetrically distribute the equalization burden.

Moreover, some components are shown directly connected to one another while others are shown connected via intermediate components. In each instance the method of interconnection, or “coupling,” establishes some desired electrical communication between two or more circuit nodes, or terminals. Such coupling may often be accomplished using a number of circuit configurations, as will be understood by those of skill in the art. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing description. Only those claims specifically reciting “means for” or “step for” should be construed in the manner required under the sixth paragraph of 35 U.S.C. §112.

## Claims

1. A first integrated circuit to communicate with a second integrated circuit over at least one conductive path, the first integrated circuit comprising:
a transmitter to transmit information from the first integrated circuit to the second integrated circuit over a first conductive path, the transmitter including a transmit equalizer;
a receiver to receive information from the second integrated circuit over one of the first conductive path, or a second conductive path; and
a circuit to generate equalization settings for the transmit equalizer responsive to inter-symbol interference affecting the transmission of the information transmitted to the first integrated circuit from the second integrated circuit.

2. The first integrated circuit of claim 1, where the second integrated circuit comprises a memory device, and where:
the first integrated circuit is embodied as a memory controller integrated circuit;
the transmitter is to transmit the information from the memory controller integrated circuit to the memory device; and
the receiver is to receive information at the memory controller integrated circuit from the memory device.

3. The first integrated circuit of claim 2, where the information transmitted from the memory controller integrated circuit to the memory device is to exhibit deemphasized low frequency signal components relative to the information to be received by the receiver.

4. The first integrated circuit of claim 3, where the transmit equalizer includes a pre-cursor tap to apply equalization dependent upon a to-be-transmitted bit of information.

5. The first integrated circuit of claim 2, where the memory controller integrated circuit further comprises a receive equalizer to provide equalization to information received from the memory device substantially matching the equalization applied to the information transmitted from the memory controller integrated circuit to the memory device.

6. The first integrated circuit of claim 2, where:
the first conductive path is a bidirectional signaling link;
the receiver is to receive the information from the memory device over the first conductive path; and
the memory controller integrated circuit further comprises a receive equalizer to provide equalization to the information received from the memory device over the first conductive path, where the equalization to be provided by the receive equalizer substantially matches the equalization to be provided to the information transmitted from the memory controller integrated circuit to the memory device.

7. The first integrated circuit of claim 6, where the equalization to be provided by each of the transmit equalizer and the receive equalizer is to compensate for frequency-dependent channel loss associated with physical characteristics of the bidirectional signaling link.

8. The first integrated circuit of claim 7, where the receive equalizer includes a continuous-time equalizer.

9. The first integrated circuit of claim 1, where the receiver includes a data level sampler and a data filter, the equalization settings to be generated based on an output of the data level sampler when the information received by the receiver from the second integrated circuit matches a pattern determined by the data filter.

10. The first integrated circuit of claim 1, where the first integrated circuit further comprises a receive equalizer to equalize information received by the receiver from the second integrated circuit.

11. The first integrated circuit of claim 10, where the receive equalizer includes a continuous-time equalizer.

12. The first integrated circuit of claim 10, where the receive equalizer includes a partial response decision feedback equalizer.

13. The first integrated circuit of claim 10, where the circuit to generate equalization settings is to generate receive equalization setting for the receive equalizer and is further to use a mapping table to generate transmit equalization settings from the receive equalization settings.

14. The first integrated circuit of claim 1, where:
the receiver is to receive information from the second integrated circuit over a second conductive path; and
the transmit equalizer is to apply equalization based on measured characteristics of the information received over the second conductive path to the information transmitted by the first integrated circuit over the first conductive path.

15. A memory controller integrated circuit, comprising:
a transmitter to transmit write data from the memory controller integrated circuit to a memory device over a first conductive path, the transmitter including a transmit equalizer;
a receiver to receive data from the memory device over one of the first conductive path, or a second conductive path; and
means for generating transmit equalization settings responsive to inter-symbol interference affecting the transmission of data to the memory controller integrated circuit from the memory device.

16. A memory controller integrated circuit to communicate with a memory device over at least one conductive path, comprising:
a transmitter to transmit information from the memory controller integrated circuit over a first conductive path, the transmitter including a transmit equalizer;
a receiver to receive information from the memory device over one of the first conductive path, or a second conductive path, the receiver including a receive equalizer; and
a circuit to generate settings for the receive equalizer and settings for the transmit equalizer based on measurement of signal parameters associated with the information transmitted to the memory controller integrated circuit from the memory device.

17. The memory controller integrated circuit of claim 16, where the information transmitted from the memory controller integrated circuit to the memory device is to exhibit deemphasized low frequency signal components relative to the information to be received by the receiver.

18. The memory controller integrated circuit of claim 17, where the transmit equalizer includes a pre-cursor tap to apply equalization dependent upon a to-be-transmitted bit of information.

19. The memory controller integrated circuit of claim 18, where the circuit to generate settings is to generate receive equalization setting for the receive equalizer and is further to use a mapping table to generate transmit equalization settings from the receive equalization settings.

20. The memory controller integrated circuit of claim 16, where the transmitter and the receiver each communicate with the memory device using the first conductive path and where equalization applied by each of the transmit equalizer and the receive equalizer is to compensate for frequency-dependent channel loss associated with physical characteristics of the first conductive path.

21. The memory controller integrated circuit of claim 16, where the receive equalizer includes a continuous-time equalizer.

22. The memory controller integrated circuit of claim 16, where the receiver includes a data level sampler and a data filter, the equalization settings to be generated based on an output of the data level sampler when the information received by the receiver matches a pattern determined by the data filter.

23. The memory controller integrated circuit of claim 16, where:
the receiver is to receive information from the device over a second conductive path; and
the transmit equalizer is to apply equalization based on measured characteristics for the second conductive path to the information transmitted by the memory controller integrated circuit over the first conductive path.

24. A memory controller integrated circuit to communicate with a memory device over at least one conductive path, comprising:
a transmitter to transmit information from the memory controller integrated circuit over a first conductive path, the transmitter including a transmit equalizer;
a receiver to receive information from the memory device over one of the first conductive path, or a second conductive path, the receiver including a receive equalizer; and
a circuit to generate equalization settings based on measurements of information transmitted to the memory controller integrated circuit from the memory device;
where the memory controller integrated circuit is to apply at least some of the settings to the receive equalizer to adjust receive equalization and at least some of the settings to the transmit equalizer to adjust transmit equalization.

25. The memory controller integrated circuit of claim 24, where:
the first conductive path is a bidirectional signaling link and the receiver is to receive information from the memory device over the bidirectional signaling link; and
the equalization applied by each of the transmit equalizer and the receive equalizer is to compensate for frequency-dependent channel loss associated with physical characteristics of the first conductive path.

26. The memory controller integrated circuit of claim 24, where:
the receiver is to receive information from the device over a second conductive path; and
the transmit equalizer is to apply equalization based on measured characteristics for the second conductive path to the information transmitted by the memory controller integrated circuit over the first conductive path.

27. The memory controller integrated circuit of claim 26, where the receive equalizer includes a continuous-time equalizer.

28. The memory controller integrated circuit of claim 26, where the transmit equalizer includes a pre-cursor tap to apply equalization dependent upon a to-be-transmitted bit of information.

29. A method of operation in a signaling system in which a memory controller is to communicate with a memory device using at least one conductive path, the memory controller having a transmitter to transmit data to the memory device and a receiver to receive data from the memory device, and a transmit equalizer to equalize the data transmitted by the transmitter, the method comprising:
receiving the data from the memory device using the receiver;
measuring at least one signal parameter representing the data as received from the memory device at the receiver;
adjusting a setting of the transmit equalizer responsive to the at least one signal parameter.

30. The method of claim 29, where the at least one conductive path is bidirectional and the transmitter and receiver each exchange respective data with the memory device over a common bidirectional path, and where method further comprises adjusting settings of each of the transmit equalizer and a receive equalizer, respectively, responsive to the at least one signal parameter.

31. The method of claim 29, where the transmitter is to communicate with the memory device over a first conductive path and the receiver is to communicate with the memory device over a second conductive path, and adjusting the setting includes adjusting a setting for data transmitted by the memory controller over the first conductive path based upon measured characteristics of data transmitted over the second conductive path.