# Patent

## Title
Cell region layout of semiconductor device and method of forming contact pad using the same

## Abstract

A cell region layout of a semiconductor device formed by adding active regions in the outermost portion of a cell region, and a method of forming a contact pad using the same are provided. The layout and the method include a first active region formed at the outermost portion of the cell region, and having the same shape as that of an inner active region located inwardly from the outermost portion of the cell region, and a third active region formed by adding at least two second active regions having shapes different from that of an inner active region. Further, an insulating layer fills a portion below a bit line passing the third active region. A lifting phenomenon occurring where an active region is not formed can be prevented by adding the active regions at the outermost portion of the cell region, and a bridge phenomenon occurring when bit lines or a bit line contact and a gate line electrically contact can be suppressed by filling a portion below a bit line with an insulating layer.

## Background
CROSS-REFERENCE TO RELATED PATENT APPLICATION
This application claims the benefit of Korean Patent Application No. 10-2005-0030430, filed on Apr. 12, 2005, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, to a layout of an outermost cell region of a semiconductor device and a method of forming a contact pad using the same.
2. Description of the Related Art
With the development of highly integrated semiconductor devices in recent years, the size of a pattern in a cell region of the device has been reduced. Various resolving power technology such as a phase shift method or modified illumination method is employed in order to form a fine pattern. However, a pattern may be transferred at the outermost portion of a cell region with an undesirable result due to optical diffraction or interference.
FIG. 1 is a plan view illustrating a conventional layout including a cell region.
Referring to FIG. 1, a cell region “a” includes an active region defined by an isolation layer 10. An outermost portion of the cell region a is divided into a first outermost portion “c” and a second outermost portion “b”. The first outermost portion c is disposed in parallel with a sense amplifier 22 spaced from the first outermost portion c by a predetermined distance. The second outermost portion b is disposed in parallel with a word line drive portion 20 spaced from the second outermost portion b by a predetermined distance. A corner of the cell region a is included in the first outermost portion c.
The first outermost portion c includes a first active region 14 having the same shape as that of an inner active region 12 disposed inwardly from the first outermost portion. Further, the first outermost portion c includes at least two second active regions 16a, 16b spaced from the first active region 14 and adjacent thereto by a predetermined distance, and having respective shapes different from that of the inner active region 12 disposed inwardly from the first outermost portion c.
An active region disposed at the outermost portion of the cell region a, specifically, an active region formed at the first outermost portion c, has an incomplete shape, as if the inner active region 12 is formed incompletely. Because of that, since the size of the second active regions 16a, 16b is smaller than that of the inner active region 12, the second active regions 16a, 16b on the mask cannot be transferred on the substrate appropriately. Furthermore, a lifting phenomenon may occur, in which the second active region patterned on the mask is not transferred on the substrate. The lifting phenomenon may also occur in the second outermost portion b.
FIG. 2 is a plan view illustrating a conventional method of forming a contact pad in a cell region.
Referring to FIG. 2, a gate line 30 extends to form an acute angle with the longitudinal direction of the inner active region 12. A bit line 36 meets the gate line 30 vertically, and contacts and passes a bit line contact pad 34. A lower electrode contact pad 32 is formed on the active region between the gate lines 30. However, there may occur a problem in which a contact pad to connect the bit line on the second active regions 16a, 16b, or a capacitor lower electrode is not formed well.
SUMMARY OF THE INVENTION
The present invention provides a cell region layout for ensuring proper formation of an active region in an outermost portion of a cell region.
The present invention also provides a method of forming a contact pad to form a reliable structure at an outermost portion of a cell region.
According to an aspect of the present invention, there is provided a cell region layout of a semiconductor device including a cell region having an active region or area defined by an isolation layer. The cell region layout includes a first active region formed at a first outer portion of the cell region, and having the same shape as that of an inner active region located inwardly from the first outer portion of the cell region. The cell region layout also includes a third active region formed at the outer portion of the cell region and adjacent to at least one end of the first active region by a predetermined distance, and formed by adding at least two second active regions having shapes different from that of the inner active region.
The outer portion of the cell region may include a first outermost portion disposed adjacent to a sense amplifier aligned in parallel with the outer portion and spaced therefrom by a predetermined distance. In the first outermost portion, the first active region and the third active region may alternately and repeatedly aligned.
The outermost portion of the cell region may include a second outermost portion adjacent to a word line drive portion aligned in parallel with and spaced from the outer portion by a predetermined distance. The second outermost portion may include a fifth active region having a shape different from that of the active region or area disposed inwardly from the outer portion.
According to another aspect of the present invention, there is provided a method of forming a contact pad of a semiconductor device including forming a first active region at an outer portion of a cell region where an active area defined by an isolation layer is formed, the first active region having the same shape as that of an inner active region disposed inwardly from the outer portion of the cell region, and concurrently, forming a third active region by adding at least two second active regions disposed in parallel with and adjacent to at least one end of the first active region at the outer portion of the cell region by a predetermined distance, the second active region having a shape different from that of the inner active region. The method includes forming a first bit line contact pad on the first active region and below a first bit line passing over the first active region, to be connected with the first bit line, and concurrently, forming an insulating layer on the third active region and below a second bit line passing over the third active region.
The operation of forming a first active region and a third active region may include sequentially forming a pad oxide layer and a nitride layer for a mask on the semiconductor substrate, forming a first photoresist pattern on the nitride layer for a mask to define the first and third active regions, removing the nitride layer for a mask and the pad oxide layer, using the first photoresist pattern as an etch mask, thereby forming a pattern for a mask exposing the semiconductor substrate, etching the semiconductor substrate as the shape of the pattern for a mask, thereby forming an isolation region, and filling the isolation region with an insulating layer for isolation, thereby forming an isolation layer.
Two lower electrode contact pads and one first bit line contact pad may be formed on the first active region of the first outermost portion.
Two lower electrode contact pads may be formed on the third active region. The operation of forming two lower electrode contact pads may include forming a gate line including a gate insulating layer and a gate electrode on the semiconductor substrate having the third active region, forming an interlayer insulating layer on the overall surface of the semiconductor substrate having the gate line formed thereon, forming a second photoresist pattern defining the two lower electrode contact pads on the interlayer insulating layer, removing the interlayer insulating layer using the second photoresist pattern as an etch mask, thereby forming a contact hole exposing the semiconductor substrate, and burying the contact hole with a conductive material, thereby forming the two lower electrode contact pads.
One lower electrode contact pad may be formed on the second active region. The operation of forming one lower electrode contact pad may include forming a gate line including a gate insulating layer and a gate electrode on the semiconductor substrate having the third active region, forming an interlayer insulating layer on the overall surface of the semiconductor substrate having the gate line formed thereon, forming a second photoresist pattern defining the one lower electrode contact pad on the interlayer insulating layer, removing the interlayer insulating layer using the second photoresist pattern as an etch mask, thereby forming a contact hole exposing the semiconductor substrate, and burying the contact hole with a conductive material, thereby forming the one lower electrode contact pad.
The outermost portion of the cell region may include a second outermost portion adjacent to a word line drive portion aligned in parallel with and spaced from the outermost portion by a predetermined distance.



BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, features and advantages of the invention will be apparent from the more particular description of preferred aspects of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention. In the drawings, the thickness of layers and regions are exaggerated for clarity.
FIG. 1 is a plan view illustrating a conventional layout including a cell region.
FIG. 2 is a plan view illustrating a conventional method of forming a contact pad in a cell region.
FIGS. 3A and 3B are plan views illustrating a layout including a cell region according to an embodiment of the present invention.
FIG. 4A is a plan view illustrating a method of forming a contact pad according to an embodiment of the present invention, and FIGS. 4B through 4E are sectional views taken along lines of 4B-4B, 4C-4C, 4D-4D, and 4E-4E, respectively, of FIG. 4A.



DETAILED DESCRIPTION OF THE INVENTION
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
Embodiments of the present invention are directed to enlarging an active region by adding the active regions located in the outermost portion of a cell region (see FIGS. 3A and 3B), and filling a bit line with an insulating layer instead of a contact pad in order to prevent electrical connection between a bit line formed in the enlarged active region and a gate line (see FIGS. 4A through 4E).
FIGS. 3A and 3B are plan views illustrating a layout including a cell region according to an embodiment of the present invention.
Referring to FIGS. 3A and 3B, a cell region a includes an active region or area defined by an isolation layer 102. An outermost portion of the cell region a is divided into a first outermost portion c and a second outermost portion b. The first outermost portion c is disposed in parallel with a sense amplifier 116 spaced from the first outermost portion c by a predetermined distance. The second outermost portion b is disposed in parallel with a word line drive portion 114 spaced from the second outermost portion b by a predetermined distance. A corner of the cell region a is included in the first outermost portion c.
The cell region a may include a plurality of active regions aligned on a straight line extending to form an acute angle with a gate line 130 (FIG. 4A) formed on the cell region a. Alternately, the cell region a may include active regions aligned in zigzag configuration on two adjacent straight lines extending to form an acute angle with a gate line 130 (FIG. 4A) formed on the cell region a.
The first outermost portion c includes a first active region 106 having the same shape as that of an inner active region 104 disposed inwardly from the first outermost portion c. Further, the first outermost portion c includes a third active region 110 disposed adjacent to the first active region 106 spaced from at least one end of the first active region 106 by a predetermined distance, and formed by adding at least two or more second active regions 108a, 108b having shapes different from that of the inner active region 104.
In the first active region 106 and the third active region 110, a pad oxide layer (not shown) and a nitride layer for a mask (not shown) are sequentially stacked on a semiconductor substrate 100. Then, a first photoresist pattern (not shown) is formed on the nitride layer for a mask to define the first and third active regions 106, 110. The nitride layer for a mask and the pad oxide layer are removed using the first photoresist pattern as an etch mask, thereby forming a pattern for a mask exposing the semiconductor substrate 100. The semiconductor substrate 100 is etched as the shape of the pattern for a mask, thereby forming an isolation region. The isolation region is filled with an insulating layer for isolation, thereby forming the isolation layer 102. The first outermost portion c may be aligned with the first active region 106 and the third active region 110, which are alternately repeatedly aligned.
Further, the first outermost portion c may include fourth active regions 120, 122, which are formed by adding the first active region 106 and each of the second active regions 108a, 108b. The second outermost portion b may include a fifth active region 112 having a different shape from that of the inner active region 104. At least one or more third active region 110 may be formed where the first outermost portion c and the second outermost portion b meet.
FIG. 4A is a plan view illustrating a method of forming a contact pad according to an embodiment of the present invention, and FIGS. 4B through 4E are sectional views taken along lines of 4B-4B, 4C-4C, 4D-4D, and 4E-4E, respectively, of FIG. 4A. A first bit line 150 passes a first active region 106 of a first outermost portion c having the same shape as that of an inner active region 104. A second bit line 154 passes an active region of the first outermost portion c, for example, the third active region 110, having a different shape from that of the inner active region 104. A cell region a where the first active region 106 and the third active region 110 are formed will be described in reference to FIGS. 4A through 4E.
Referring to FIGS. 4A and 4B, two lower electrode contact pads 138 and one first bit line contact pad 139 are formed on the first active region 106 of the first outermost portion c. A gate line 130 including a gate insulating layer 131, a gate electrode 132, a capping layer 133, and a spacer 134 is formed on a semiconductor substrate 100 including the first active region 106 by a typical formation method. Then, a first interlayer insulating layer 136 is formed on the overall surface of the semiconductor substrate 100 having the gate line 130 formed thereon. A second photoresist pattern (not shown) defining two lower electrode contact pads 138 and a first bit line contact pad 139 is formed on the first interlayer insulating layer 136. The first interlayer insulating layer 136 is removed using the second photoresist pattern as an etch mask, thereby forming a contact hole exposing the semiconductor substrate 100. The contact hole is buried with a conductive material, thereby forming two lower electrode contact pads 138 and one first bit line contact pad 139.
Then, a first bit line 150 is formed on the first bit line contact pad 139. The first bit line 150 may be composed of a bit line material layer 151, a protecting layer 152, and a spacer 153. Then, a second interlayer insulating layer 156 is formed to cover the first bit line 150.
Referring to FIGS. 4A and 4C, two lower electrode contact pads 138 may be formed on the third active region 110. For convenience of description herein, a portion d including the third active region 110 is partially illustrated in section. A gate line 130 including a gate insulating layer and a gate electrode is formed on the semiconductor substrate 100 including the third active region 110. Then, a first interlayer insulating layer 136 is formed on the overall surface of the semiconductor substrate 100 having the gate line 130 formed thereon. A second photoresist pattern (not shown) defining two lower electrode contact pads 138 is formed on the first interlayer insulating layer 136. The first interlayer insulating layer 136 is removed using the second photoresist pattern as an etch mask, thereby forming a contact hole exposing the semiconductor substrate 100. The contact hole is buried with a conductive material, thereby forming two lower electrodes contact pads 138.
The contact pad is not formed below the second bit line 154, and a lower portion below the second bit line 154 is filled with the first interlayer insulating layer 136, so as to form a first interlayer insulating layer region 143. Then, a second bit line 154 is formed on the first interlayer insulating layer region 143. The second bit line 154 may be composed of a bit line material layer 151, a protecting layer 152, and a spacer 153. Then, a second interlayer insulating layer 156 is formed to cover the second bit line 154.
Referring to FIGS. 4A and 4D, one lower electrode contact pad 138 may be formed on the second active region 108b. A gate line 130 including a gate insulating layer and a gate electrode is formed on the semiconductor substrate 100 having the second active region 108b. A first interlayer insulating layer 136 is formed on the overall surface of the semiconductor substrate 100 having the gate line 130 formed thereon. A second photoresist pattern (not shown) defining one lower electrode contact pad 138 is formed on the first interlayer insulating layer 136. The first interlayer insulating layer 136 is removed using the second photoresist pattern as an etch mask, thereby forming a contact hole exposing the semiconductor substrate 100. The contact hole is buried with a conductive material, thereby forming one lower electrode contact pad 138.
The contact pad is not formed below the second bit line 154, and a lower portion below the second bit line 154 is filled with the first interlayer insulating layer 136, so as to form a first interlayer insulating layer region 143. In some cases, the first interlayer insulating layer region 143 may be filled with a conductive material, thereby forming a second bit line contact pad 141. Then, a second bit line 154 is formed on the first interlayer insulating layer region 143. The second bit line 154 may be composed of a bit line material layer 151, a protecting layer 152, and a spacer 153. Then, a second interlayer insulating layer 156 is formed to cover the second bit line 154.
Referring to FIGS. 4B through 4D, the second bit line contact pad 141 is not formed, but instead, the first interlayer insulating layer region 143 may be filled with the first interlayer insulating layer 136. The active region at the outermost portion of the added cell region a has an enlarged shape in comparison with an inner active region 104. Further, the active region has an incomplete shape in comparison with an inner active region 104. Because of that, if a second bit line contact pad is formed during a subsequent process, there may occur a bridge phenomenon in which electrical contact may be generated between bit lines or between a bit line and a gate line. Thus, if the second bit line contact pad is not formed, the bridge phenomenon may be prevented.
Referring to FIGS. 4A and 4E, a fifth active region 112 may be formed in a second outermost portion b, and the fifth active region 112 has a shape different from that of the active region 104 located inwardly from the second outermost portion b. One lower electrode contact pad 138 and one second bit line contact pad 141 may be formed on the fifth active region 112 by the same method as that of the contact pad formed on the first active region 106. In FIG. 4E, the second bit line contact pad 141 may not be formed in order to prevent the bridge phenomenon. Since the active region of the second outermost portion b is uniformly aligned in comparison with the active region of the first outermost portion c, the bridge phenomenon may not occur. Thus, the second bit line contact pad 141 may be formed on the active region of the second outermost portion b.
The second photoresist patterns used in FIGS. 4B through 4E are the same, and the contact pads may be formed concurrently.
As described above, in the cell region layout of a semiconductor device and a method of forming a contact pad according to the present invention, a lifting phenomenon, which may occur where an active region is not formed, can be prevented by adding active regions of the outermost portion of the cell region.
Further, a bridge phenomenon, which may occur due to electric contact between bit lines or between a bit line and a gate line, can be prevented by forming an insulating layer on the added active region of the outermost portion of the cell region instead of a bit line contact pad.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

## Claims

1. A cell region layout of a semiconductor device comprising:
a cell region having active regions defined by an isolation layer;
a plurality of inner active regions located inwardly from a first outermost portion of the cell region;
a plurality of first active regions formed at the first outermost portion of the cell region, wherein each of the plurality of first active regions has the same shape as that of each of the plurality of the inner active regions; and
a plurality of second active regions formed at the first outermost portion of the cell region wherein each of the plurality of second active regions has a different shape from that of each of the plurality of inner active regions and is adjacent to at least one end of the first active region by a predetermined distance,
wherein the plurality of the inner active regions are arranged in a plurality of rows, and
wherein each of the plurality of the second active regions is spaced apart from the plurality of rows and is disposed on and extends between lines extending from at least two of the plurality of rows, wherein the at least two of the plurality of rows are adjacent to each other.

2. The cell region layout of a semiconductor device according to claim 1, wherein the cell region includes a plurality of active regions aligned along two adjacent straight lines extending to form an acute angle with a gate line formed on the cell region.

3. The cell region layout of a semiconductor device according to claim 1, wherein the first outermost portion is disposed adjacent to a sense amplifier aligned in parallel with the the first outermost portion and spaced therefrom by a predetermined distance.

4. The cell region layout of a semiconductor device according to claim 3, wherein the first outermost portion has the first active region and the second active region alternately and repeatedly aligned.

5. The cell region layout of a semiconductor device according to claim 3, wherein each of the plurality of the second active regions is formed by adding at least two third active regions and wherein the first outermost portion comprises a fourth active region formed by adding the first active region and one of the third active regions.

6. The cell region layout of a semiconductor device according to claim 1, wherein the cell region comprises a second outermost portion adjacent to a word line drive portion aligned in parallel with and spaced from the second outermost portion by a predetermined distance.

7. The cell region layout of a semiconductor device according to claim 6, wherein the second outermost portion comprises a fifth active region having a shape different from that of each of the plurality of the inner active regions disposed inwardly from the second outermost portion.

8. The cell region layout of a semiconductor device according to claim 6, wherein at least one second active region is disposed where the first outermost portion and the second outermost portion meet.