# Patent

## Title
Voltage and temperature sensor for a serializer/deserializer communication application

## Abstract

The present invention relates generally to integrated circuits. More particularly, the present invention provides a circuit and method for sensing a voltage and/or temperature from an integrated circuit device such as a Serializer/Deserializer (SerDes) integrated circuit device. But it will be recognized that the technique can be used for monitoring other system on chip devices, such as micro-controllers, digital signal processors, microprocessors, networking devices, application specific integrated circuits, and other integrated circuit devices that may desire on-chip temperature and/or voltage sensing capability.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
The present invention is a continuation of and claims priority to U.S. application Ser. No. 13/802,219, filed Mar. 13, 2013, which is hereby incorporated by reference. The present application is also related to U.S. application Ser. No. 14/021,955, filed Sep. 9, 2013, which is a continuation in part of U.S. application Ser. No. 13/802,219, filed Mar. 13, 2013, and hereby incorporated by reference herein.


BACKGROUND OF THE INVENTION
The present invention relates generally to integrated circuits. More particularly, the present invention provides a circuit and method for sensing a voltage and/or temperature from an integrated circuit device such as a Serializer/Deserializer (SerDes) integrated circuit device. But it will be recognized that the technique can be used for monitoring other system on chip devices, such as micro-controllers, digital signal processors, microprocessors, networking devices, application specific integrated circuits, and other integrated circuit devices that may desire on-chip temperature and/or voltage sensing capability.
Integrated circuits have proliferated through the years. As feature sizes become smaller, certain types of devices have become larger, leading to temperature related problems. That is, a large networking or processing device consumes a large amount of power, which is often dissipated as thermal energy such as heat. Heat is problematic and is desirably controlled and monitored. Unfortunately, conventional devices often lack suitable thermal sensing devices. That is, conventional temperature sensing devices are non-existent in many integrated circuit devices. At best, conventional sensing devices often use a diode device to monitor current information to extract temperature information from other non-integrated integrated circuit devices. The diode device is configured with an analog to digital convert to transmit the temperature information. The converter is often expensive, large, and difficulty to scale and manufacture in an efficient manner. Other limitations include difficulty in calibration, monitoring, and often require multi-point calibration, which leads to additional costs during the manufacture of the integrated circuit.
From the above, it is seen that techniques for improving temperature sensing and monitoring integrated circuits are highly desirable.
BRIEF SUMMARY OF THE INVENTION
The present invention relates generally to integrated circuits. More particularly, the present invention provides a circuit and method for sensing a voltage and/or temperature from an integrated circuit device such as a Serializer/Deserializer (SerDes) integrated circuit device. But it will be recognized that the technique can be used for monitoring other system on chip devices, such as micro-controllers, digital signal processors, microprocessors, networking devices, application specific integrated circuits, and other integrated circuit devices that may desire on-chip temperature and/or voltage sensing capability.
Benefits are achieved over conventional techniques. Among other things, the voltage/temperature sensor devices according to the embodiments of the present invention can be integrated with the underlying devices they measure. Temperature and voltage information at multiple locations of integrated circuits can be quickly and efficiently measured. It is to be appreciated that these sensors are compatible with existing manufacturing processes and thus can be easily adopted. Depending upon the specific embodiment, one or more of these benefits may be achieved. Of course, there can be other variations, modifications, and alternatives.
The present invention achieves these benefits and others in the context of known memory technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.



BRIEF DESCRIPTION OF THE DRAWINGS
The following diagrams are merely examples, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this process and scope of the appended claims.
FIG. 1 is a simplified block diagram of a system on a chip integrated circuit device according to an embodiment of the present invention.
FIG. 2 is a block diagram of a sensing device with a multiplexer according to an embodiment of the present invention.
FIG. 3 is a simplified flow diagram illustrating the operation of a sensing device according to embodiments of the present invention.
FIG. 4 is a simplified schematic diagram illustrating a VT sensor according to an embodiment of the present invention.
FIG. 5 is a simplified schematic diagram illustrating a delay core according to an embodiment of the present invention.



DETAILED DESCRIPTION OF THE INVENTION
The present invention relates generally to integrated circuits. More particularly, the present invention provides a circuit and method for sensing a voltage and/or temperature from an integrated circuit device such as a Serializer/Deserializer (SerDes) integrated circuit device. But it will be recognized that the technique can be used for monitoring other system on chip devices, such as micro-controllers, digital signal processors, microprocessors, networking devices, application specific integrated circuits, and other integrated circuit devices that may desire on-chip temperature and/or voltage sensing capability. Additionally, such techniques can be used for a variety of applications such as network and/or computer storage systems, computer servers, hand held computing devices, portable computing devices, computer systems, network appliances and/or switches, routers, and gateways, and the like.
An integrated circuits such as SerDes typically have multiple locations that may heat up to a temperature greater than the optimal operating temperature. In various embodiments, the present invention provides sensing techniques for measuring these locations. FIG. 1 is a simplified block diagram of a system on a chip integrated circuit device according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. As shown in FIG. 1, an integrated circuits comprises multiple locations that may need temperature and voltage sensing. For example, the integrated circuit in FIG. 1 is a SerDes device that includes a receiver and a transmitter, and it also has receiving lanes (e.g., RX Lanes) and transmission lanes (e.g., TX lanes). Sensors 102 and 108 are positioned within a proximity of TX lanes at the receiver end. Sensors 104 and 106 are positioned within a proximity of TX lanes at the transmission end. Sensors 103 and 107 are positioned at the center portion of the integrated circuit. For example, the sensors detects temperature and/or voltage information and sends the information to the voltage-temperature (VT) core 101 as current levels. The VT core 101, as described below, is configured to process the current information and generates a digital read out of temperature information. In various embodiments, the sensors are capable of measure temperature from about 0 C to over 110 C.
It is to be appreciated that the VT core 101 can be integrated to the integrated circuit. In addition to the SerDes device as shown, the VT core 101 can be integrated with other types of devices, such as SerDes device, a DDR register device, a DSP device, a controller device, a microcontroller device, an ASIC device, or others. For example, an integrated communication device (e.g., SerDes device) is configured on a silicon bearing substrate. The device has a transmitter module and a receiver module, both of which are also configured on the silicon bearing substrate. Additionally, the device comprises a phase lock loop module that is also configured on the silicon bearing substrate. A digital logic core is configured on the same silicon bearing substrate as components of communication device. A voltage and temperature sensing module (e.g., the VT core that connects to the sensors) is configured on the substrate as well. An example of the voltage and temperature sensing module is illustrated in FIG. 2 and described below.
FIG. 2 is a block diagram of a sensing device with a multiplexer according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. The voltage-temperature (VT) core 200 in FIG. 2 can be implemented as an integrated sensing device, and as shown receives a plurality of inputs from sensors (e.g., sensors 102-108 in FIG. 1). In a specific embodiment, analog components of the VT core 200 are on regulated power supply that reduces the possibility of introducing jitters.
In various embodiments, the VT core 200 and the sensors shown in FIG. 1 are manufactured using the same processes (e.g., 40 nm process, 28 nm process, etc.) as the integrated circuit that they measure. The sensor inputs are representative of voltage and/or temperature readings in the form of current levels. The multiplexer 206 is a part of the VT core 200 that allows the VT core 200 to selectively process the VT readings from the sensors one at a time. Depending on the application, the VT core 200 can have a large number of sensors. The selected current information (i.e., representative of temperature and/or voltage) is received by the reference generator 208. For example, the reference generator 208 as shown comprises a comparator and provides an output voltage Vtrip. The reference generator 208 is electrically coupled to the output of the multiplexer 206 and is configured to generate a signal proportional to the current information.
The VT core 200 comprises, among other components, a clock device, which is not shown in FIG. 2. The clock device is configured to generate at least a first clock signal and a second clock signal. The second clock signal is 180 degrees out of phase of the first clock signal. The VT core 200 further comprises delay cores 203 and 204. The first delay core 203 includes a first delay core output, and it is coupled to the clock device to receive the first clock signal. The second delay core 204 has a second delay core output. The second delay core is configured to receive the second clock signal. As shown in FIG. 2, the first delay core 203 is coupled to the second delay core 204 and shares a common feedback voltage (Vcmfb). Delay cores 203 and 204 are both connected to the common feedback signal. Together, the first delay core 203 and the second delay core 204 generate a differential signal that has a common mode representing a temperature reading during the temperature measurement mode, or a voltage reading during the voltage measurement mode. The lower portion of FIG. 2 provides a detailed view of delay core 203. For example, the delay core 204 is similarly configured.
The VT core 200 also includes a common load feedback (CMFB) circuit 211. The CMFB circuit 211 provides the common feedback voltage Vcmfb, which is coupled to the first delay core 203 and the second delay core 204. The CMFB circuit 211 is coupled to a voltage extractor 212. The voltage extractor 212 is also coupled to the outputs of the first delay core 203 and the second delay core 204. For example, the voltage extractor 212 comprises resistors configured in series. Depending on the implementation, the voltage extractor 212 can have different load configurations as well.
A common mode generator circuit 208 is coupled to the common load feedback circuit 211. The common mode generator circuit is configured to operate in a voltage measurement mode or a temperature measurement mode. A load equalizer device 205 is coupled to the second delay core 204 output and the common load voltage extractor 212 as shown.
A comparator device 202 is coupled to the first delay core 203 output and the common load voltage extractor 212. The comparator device 202 is configured to convert a first waveform 210 from the common mode voltage extractor to a second waveform. As shown at the bottom portion of FIG. 2, the first waveform 210 is a triangular waveform. The triangular waveform, as illustrated in FIG. 2, is a function of Vref=Vtrip+i*R. The principle of operation is described in more details below. With the help of the reference generator 208 that provides Vtrip voltage, the triangular waveform is provided from the delay core 203 and contains current information. Reading the triangular waveform and the Vtrip voltage (from the reference generator 208), the comparator 202 is configured to generate a square waveform (not shown in FIG. 2). The square waveform from the comparator 202 and a clock signal are coupled together by the logic gate 201 to generate a pulse width modulated signal 209. The clock signal can be generated by a pulse width generator. In a specific embodiment, the clock signal has a frequency of greater than 2 MHz. For example, the logic gate 201 is an AND gate. The output from the logic gate 201 can be used as a data signal that represents voltage and/or temperature reading of the sensors.
FIG. 3 is a simplified flow diagram illustrating the operation of a sensing device according to embodiments of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. For example, the method illustrated in FIG. 3 can be implemented using the exemplary device shown in FIGS. 1 and 2, and various steps may be added, removed, repeated, modified, replaced, and/or overlapped. The method starts at step 301. For example, a temperature and voltage sensing device is started and initiated at step 301. For example, certain variables and/or parameters of the sensing device may be calibrated and/or adjusted at step 301. At step 302, current information from a remote sensing site within the integrated circuit device is transferred to a reference generator. In an embodiment, a multiplexer is used to select different current information from a number of sensing devices. The current information can be from one of many sensors that are connected to a VT core, which includes a reference generator. For example, the reference generator is configured to provide a reference voltage that can be used. As described above, the remote sensing site is provided on a spatial portion of one of a plurality of integrated circuit modules provided on the integrated circuit device. For example, the current information is a variable across an operating range of the integrated circuit device.
At step 303, the current information is received by the reference generator. The reference generator is configured to generate a signal proportional to the current information using the reference generator, at step 304. For example, the signal is a function of a reference voltage, current information from the sensing site, and known resistance (or impedance) value of one or more electrical components of the VT core. At step 305, the generated signal is transferred to a common mode feedback circuit, which is coupled to a first delay core and a second delay core. For example, the connections between the common feedback circuit and the delay cores are illustrated in FIG. 2. At step 306, an average voltage of a period waveform is adjusted using the generated signal at the common mode feedback. For example, the average voltage of the period waveform is a function of the reference voltage and current information received from the sensing site. The periodic waveform is converted to a PWM signal that is representative of the current information at a comparator device, at step 307. For example, the PWM signal can be generated by using the period waveform and a clock signal. The period waveform can be a triangular waveform, a square waveform, or a sinusoidal waveform. The PWM signal, depending on the need, may be transferred to a remote device that is not a part of the integrated circuit.
The PWM signal can be processed and used to provide digital information that represents temperature and/or voltage information embedded in the current information. In a specific embodiment, the pulse width modulated signal is received, and the pulse width modulated signal is used in a counter device to output digital information representative of the current information. As described above, the current information is associated with a temperature or a voltage of the remote sensing site. In an implementation, the pulse width modulated signal is received and processed by a low pass filter device.
In various embodiments, a calibration process is used to provide temperature calibration and measurement. During the calibration mode (which may be necessary as a one-time setup), the current reading from the sensor is calibrated to temperature reading. Running the constant current source at known current level and obtain a current reading from the sensor at a known temperature, the relationship between current reading and the temperature reading is determined. For example, a ratio (e.g., or referred to as “gain”) between the current reading and the temperature level is determined and stored for later measurements. When measuring the temperature reading, the ratio is multiplied with a temperature difference from a reference temperature. For example, the following formula is used:

Temp=Tc+Gain*{Delay2−Delay1}

Voltage calibration and measurement processes are performed similarly as the temperature calibration. A ratio (or “gain”) between current reading and the voltage level is determined and stored for later measurements. When measuring the voltage reading, the ratio is multiplied with a voltage difference from a reference voltage. For example, the following formula is used:

Voltage=1V+Gain*{Delay2−Delay1}

As an example, the principle of operation for the temperature measurement is illustrated in the formulae below:



  
    
      y
      ⁡
      
        (
        t
        )
      
    
    =
    
      mt
      +
      
        
          V
          off
        
        ⁡
        
          (
          T
          )
        
      
    
  




  
    
      Y
      0
    
    =
    
      
        y
        ⁡
        
          (
          
            t
            x
          
          )
        
      
      =
      
        
          mt
          x
        
        +
        
          
            V
            off
          
          ⁡
          
            (
            T
            )
          
        
      
    
  




  
    
      
        t
        x
      
      ⁡
      
        (
        T
        )
      
    
    =
    
      
        
          Y
          0
        
        -
        
          
            V
            off
          
          ⁡
          
            (
            T
            )
          
        
      
      m
    
  




  
    
      Delay
      ⁡
      
        (
        T
        )
      
    
    =
    
      
        
          t
          x
        
        ⁡
        
          (
          
            T
            c
          
          )
        
      
      -
      
        
          t
          x
        
        ⁡
        
          (
          T
          )
        
      
    
  




  
    
      where
      ⁢
      
        
      
      ⁢
      
        T
        c
      
    
    =
    
      
        27
        ⁢
        °
        ⁢
        
          
        
        ⁢
        
          C
          .
          
            

          
          ⁢
          
            Delay
            ⁡
            
              (
              T
              )
            
          
        
      
      =
      
        
          
            
              V
              off
            
            ⁡
            
              (
              T
              )
            
          
          -
          
            
              V
              off
            
            ⁡
            
              (
              
                T
                c
              
              )
            
          
        
        m
      
    
  




  
    
      where
      ⁢
      
        
      
      ⁢
      m
    
    =
    
      
        I
        
          cons
          ⁢
          
            
          
          ⁢
          2
        
      
      C
    
  




  
    
      
        V
        off
      
      ⁡
      
        (
        T
        )
      
    
    =
    
      
        R
        off
      
      *
      
        (
        
          IPTAT
          -
          
            I
            
              cons
              ⁢
              
                
              
              ⁢
              1
            
          
        
        )
      
    
  




  
    IPTAT
    =
    
      
        
          kT
          *
          
            ln
            ⁡
            
              (
              N
              )
            
          
        
        
          qR
          p
        
      
      =
      
        
          
            
              kT
              c
            
            *
            
              ln
              ⁡
              
                (
                N
                )
              
            
          
          
            qR
            p
          
        
        +
        
          
            
              k
              ⁡
              
                (
                
                  T
                  -
                  
                    T
                    c
                  
                
                )
              
            
            *
            
              ln
              ⁡
              
                (
                N
                )
              
            
          
          
            qR
            p
          
        
      
    
  




  
    
      IPTAT
      ⁡
      
        (
        
          T
          c
        
        )
      
    
    =
    
      I
      
        cons
        ⁢
        
          
        
        ⁢
        1
      
    
  




  
    
      
        V
        off
      
      ⁡
      
        (
        T
        )
      
    
    =
    
      
        
          R
          off
        
        ⁢
        
          k
          ⁡
          
            (
            
              T
              -
              
                T
                c
              
            
            )
          
        
        *
        
          ln
          ⁡
          
            (
            N
            )
          
        
      
      
        qR
        p
      
    
  




  
    
      Delay
      ⁡
      
        (
        T
        )
      
    
    =
    
      
        C
        *
        
          R
          off
        
        ⁢
        
          k
          ⁡
          
            (
            
              T
              -
              
                2
                ⁢
                
                  T
                  c
                
              
            
            )
          
        
        *
        
          ln
          ⁡
          
            (
            N
            )
          
        
      
      
        
          qR
          p
        
        *
        
          I
          
            cons
            ⁢
            
              
            
            ⁢
            2
          
        
      
    
  




  
    TempGain
    =
    
      
        
          dDelay
          ⁡
          
            (
            T
            )
          
        
        dT
      
      =
      
        
          
            C
            *
            
              R
              off
            
            ⁢
            k
            *
            
              ln
              ⁡
              
                (
                N
                )
              
            
          
          
            
              qR
              p
            
            *
            
              l
              
                cons
                ⁢
                
                  
                
                ⁢
                2
              
            
          
        
        =
        
          
            C
            *
            
              R
              off
            
            ⁢
            
              I
              
                cons
                ⁢
                
                  
                
                ⁢
                1
              
            
          
          
            
              T
              c
            
            *
            
              I
              
                cons
                ⁢
                
                  
                
                ⁢
                2
              
            
          
        
      
    
  




  
    
      
        where
        ⁢
        
          
        
        ⁢
        
          nominal
          :
          
            

          
          ⁢
          C
        
      
      =
      
        11
        ⁢
        
          
        
        ⁢
        pF
      
    
    ,
    
      

    
    ⁢
    
      
        R
        off
      
      =
      
        
          8.8
          ⁢
          
            
          
          ⁢
          K
          ⁢
          
            
          
          ⁢
          Ω
          ⁢
          
            
          
          ⁢
          
            I
            
              cons
              ⁢
              
                
              
              ⁢
              1
            
          
        
        =
        
          
            40
            ⁢
            
              
            
            ⁢
            μ
            ⁢
            
              
            
            ⁢
            A
            ⁢
            
              
            
            ⁢
            
              I
              
                cons
                ⁢
                
                  
                
                ⁢
                2
              
            
          
          =
          
            
              20
              ⁢
              
                
              
              ⁢
              μA
              ⁢
              
                
              
              ⁢
              
                T
                c
              
            
            =
            
              300
              ⁢
              
                
              
              ⁢
              K
            
          
        
      
    
  




  
    
      Therefore
      ⁢
      
        
      
      ⁢
      TempGain
    
    =
    
      645
      ⁢
      
        
      
      ⁢
      ps
      ⁢
      
        /
      
      ⁢
      C
    
  



The principle for the calibration process is illustrated by the formulae below:



  
    Measure
    ⁢
    
      
    
    ⁢
    I
    ⁢
    
      
    
    ⁢
    1
    ⁢
    
      
    
    ⁢
    at
    ⁢
    
      
    
    ⁢
    Room
    ⁢
    
      
    
    ⁢
    Temperature
  




  
    
      I
      ⁢
      
        
      
      ⁢
      1
    
    =
    
      
        IPTAT
        ⁡
        
          (
          
            T
            c
          
          )
        
      
      =
      
        
          
            kT
            c
          
          *
          
            ln
            ⁡
            
              (
              M
              )
            
          
        
        
          q
          *
          R
          ⁢
          
            
          
          ⁢
          1
        
      
    
  




  
    
      I
      ⁢
      
        
      
      ⁢
      2
    
    =
    
      
        IPTAT
        ⁡
        
          (
          
            
              T
              c
            
            +
            
              Δ
              ⁢
              
                
              
              ⁢
              
                T
                2
              
            
          
          )
        
      
      =
      
        
          
            k
            ⁡
            
              (
              
                
                  T
                  c
                
                +
                
                  Δ
                  ⁢
                  
                    
                  
                  ⁢
                  
                    T
                    2
                  
                
              
              )
            
          
          *
          
            ln
            ⁡
            
              (
              M
              )
            
          
        
        
          q
          *
          R
          ⁢
          
            
          
          ⁢
          1
        
      
    
  




  
    Or
    ⁢
    
      
    
    ⁢
    change
    ⁢
    
      
    
    ⁢
    the
    ⁢
    
      
    
    ⁢
    calibration
    ⁢
    
      
    
    ⁢
    code
    ⁢
    
      
    
    ⁢
    
      “
      m
      ”
    
    ⁢
    
      
    
    ⁢
    times
    ⁢
    
      
    
    ⁢
    so
    ⁢
    
      
    
    ⁢
    that
  




  
    
      I
      ⁢
      
        
      
      ⁢
      2
    
    =
    
      
        IPTAT
        ⁡
        
          (
          
            
              T
              c
            
            +
            
              Δ
              ⁢
              
                
              
              ⁢
              
                T
                2
              
            
          
          )
        
      
      =
      
        
          
            m
            ⁡
            
              (
              
                kT
                c
              
              )
            
          
          *
          
            ln
            ⁡
            
              (
              M
              )
            
          
        
        
          q
          *
          R
          ⁢
          
            
          
          ⁢
          1
        
      
    
  




  
    Measure
    ⁢
    
      
    
    ⁢
    I
    ⁢
    
      
    
    ⁢
    2
    ⁢
    
      
    
    ⁢
    and
    ⁢
    
      
    
    ⁢
    Delay
    ⁢
    
      
    
    ⁢
    2
  




  
    
      Δ
      ⁢
      
        
      
      ⁢
      
        T
        2
      
    
    =
    
      
        T
        c
      
      *
      
        (
        
          
            
              I
              ⁢
              
                
              
              ⁢
              2
            
            
              I
              ⁢
              
                
              
              ⁢
              1
            
          
          -
          1
        
        )
      
    
  




  
    Similarly
    ,
    
      

    
    ⁢
    
      
        I
        ⁢
        
          
        
        ⁢
        3
      
      =
      
        
          IPTAT
          ⁡
          
            (
            
              
                T
                c
              
              +
              
                Δ
                ⁢
                
                  
                
                ⁢
                
                  T
                  3
                
              
            
            )
          
        
        =
        
          
            
              k
              ⁡
              
                (
                
                  
                    T
                    c
                  
                  +
                  
                    Δ
                    ⁢
                    
                      
                    
                    ⁢
                    
                      T
                      3
                    
                  
                
                )
              
            
            *
            
              ln
              ⁡
              
                (
                M
                )
              
            
          
          
            q
            *
            R
            ⁢
            
              
            
            ⁢
            1
          
        
      
    
  




  
    Or
    ⁢
    
      
    
    ⁢
    change
    ⁢
    
      
    
    ⁢
    the
    ⁢
    
      
    
    ⁢
    calibration
    ⁢
    
      
    
    ⁢
    code
    ⁢
    
      
    
    ⁢
    
      “
      n
      ”
    
    ⁢
    
      
        
      
      ⁢
      
        
      
    
    ⁢
    times
    ⁢
    
      
    
    ⁢
    so
    ⁢
    
      
    
    ⁢
    that
  




  
    
      I
      ⁢
      
        
      
      ⁢
      3
    
    =
    
      
        IPTAT
        ⁡
        
          (
          
            
              T
              c
            
            +
            
              Δ
              ⁢
              
                
              
              ⁢
              
                T
                3
              
            
          
          )
        
      
      =
      
        
          
            n
            ⁡
            
              (
              
                kT
                c
              
              )
            
          
          *
          
            ln
            ⁡
            
              (
              M
              )
            
          
        
        
          q
          *
          R
          ⁢
          
            
          
          ⁢
          1
        
      
    
  




  
    Measure
    ⁢
    
      
    
    ⁢
    I
    ⁢
    
      
    
    ⁢
    3
    ⁢
    
      
    
    ⁢
    and
    ⁢
    
      
    
    ⁢
    Delay
    ⁢
    
      
    
    ⁢
    3
  




  
    
      Δ
      ⁢
      
        
      
      ⁢
      
        T
        3
      
    
    =
    
      
        T
        c
      
      *
      
        (
        
          
            
              I
              ⁢
              
                
              
              ⁢
              3
            
            
              I
              ⁢
              
                
              
              ⁢
              2
            
          
          -
          1
        
        )
      
    
  




  
    
      Δ
      ⁢
      
        
      
      ⁢
      T
    
    =
    
      
        T
        c
      
      *
      
        (
        
          
            
              I
              ⁢
              
                
              
              ⁢
              3
            
            -
            
              I
              ⁢
              
                
              
              ⁢
              2
            
          
          
            I
            ⁢
            
              
            
            ⁢
            1
          
        
        )
      
    
  




  
    
      Δ
      ⁢
      
        
      
      ⁢
      Delay
    
    =
    
      
        Delay
        ⁢
        
          
        
        ⁢
        3
      
      -
      
        Delay
        ⁢
        
          
        
        ⁢
        2
      
    
  




  
    Therefore
    ,
    
      

    
    ⁢
    
      TempGain
      =
      
        
          Δ
          ⁢
          
            
          
          ⁢
          Delay
        
        
          Δ
          ⁢
          
            
          
          ⁢
          T
        
      
    
  




  
    is
    ⁢
    
      
    
    ⁢
    calculated
    ⁢
    
      
    
    ⁢
    from
    ⁢
    
      
    
    ⁢
    above
    ⁢
    
      
    
    ⁢
    
      measurements
      .
    
  



It is to be appreciated that devices according to embodiments of the present invention can be implemented in various ways. As described above, sensor devices can be manufactured as integrated part of the underlying integrated circuits they measure. FIG. 4 is a simplified schematic diagram illustrating a VT sensor according to an embodiment of the present invention. FIG. 5 is a simplified schematic diagram illustrating a delay core according to an embodiment of the present invention. These diagrams merely provide an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications.
While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.

## Claims

1. A single integrated circuit device comprising:
a substrate member comprising silicon bearing material;
an integrated communication device configured on the substrate member;
a voltage and temperature core configured on the substrate member in communication with a sensing device that is within a proximity of the integrated communication device, the voltage and temperature core comprising:
a clock device comprising a first clock signal and a second clock signal;
a first delay core comprising a first delay core output, the first delay core being coupled to the first clock signal and receiving input of the first clock signal;
a second delay core comprising a second delay core output, the second delay core being coupled to the second clock signal and receiving input of the second clock signal, and coupled to the first delay core, the second clock signal being 180 degrees out of phase of the first clock signal;
a common load feedback circuit coupled to the first delay core and being coupled to the second delay core through a common mode voltage extractor coupled to the first delay core output and the second delay core output;
a common mode generator circuit coupled to the common load feedback circuit, the common mode generator circuit being configured to operate in a voltage measurement mode or a temperature measurement mode;
a load equalizer device coupled to the second delay core output and common load voltage extractor;
a comparator device coupled to the first delay core output and the common load voltage extractor, the comparator device configured to convert a first waveform from the common mode voltage extractor to a second waveform;
a pulse width modulated signal generator coupled to an output of the of the comparator device to output a third waveform; and
an input coupled to a reference generator;
a multiplexer device coupled to the input of the sensing device; and
a plurality of lines configured for transferring information, where the plurality of lines being numbered from 1 through N, where N is an integer greater than 2, each of the plurality of lines being connect to input of the sensing device through the multiplexer device, wherein the voltage and temperature core, the sensing device, and the integrated communication device are formed using a first nanometer-length manufacturing process.

2. The device of claim 1 wherein the first waveform is a triangular waveform; wherein the second waveform is a square waveform; and wherein the third wave form is a pulse width modulated signal.

3. The device of claim 1 wherein the first delay core comprises a first common mode feedback signal; and the second delay core comprises a second common mode feedback signal; the first delay core and the second delay core generates a differential signal that has a common mode representing a temperature reading during the temperature measurement mode or a voltage reading during the voltage measurement mode.

4. The device of claim 1 wherein the first delay core and the second delay core generates a differential signal that has a common mode representing a temperature reading during the temperature measurement mode or a voltage reading during the voltage measurement mode.

5. The device of claim 1 wherein the single integrated circuit device is one of a SerDes device, a DDR register device, a DSP device, a controller device, or a microcontroller device, or an ASIC device.

6. The device of claim 1 wherein the input is configured to receive current information ranging from about 100 mA to about 1 A.

7. A method for measuring a temperature reading using a sensing device within an integrated circuit communication device, the method comprising:
forming the sensing device, the integrated circuit communication device, a reference generator, a common mode feedback circuit, a first delay core, a second delay core, and a comparator device using a first nanometer-length manufacturing process on a substrate member;
transferring a current information from the sensing device at a remote sensing site within the integrated circuit communication device to the reference generator, the remote sensing site being provided on a spatial portion of one of a plurality of integrated circuit modules provided on the integrated circuit communication device;
receiving the current information at the reference generator;
generating a signal proportional to the current information using the reference generator;
transferring the generated signal to the common mode feedback circuit, the common mode feedback circuit being coupled to the first delay core and the second delay core;
using the generated signal at the common mode feedback circuit to adjust an average voltage of a periodic waveform, the average voltage being representative of the current information; and
converting the periodic waveform at the comparator device to output a pulse-width modulated signal representative of the current information.

8. The method of claim 7 further comprising receiving the pulse width modulated signal and using the pulse width modulated signal in a counter device to output digital information representative of the current information, the current information being associated with a temperature or a voltage of the remote sensing site.

9. The method of claim 7 further comprising receiving the pulse width modulated signal and using the pulse width modulated signal in a low pass filter device to output digital information representative of the current information, the current information being associated with a temperature or a voltage of the remote sensing site.

10. The method of claim 7 wherein periodic waveform is selected from a triangular waveform, a square waveform, or a sinusoidal waveform.

11. The method of claim 7 wherein the current information is a variable across an operating range of the integrated circuit device.

12. The method of claim 7 further comprising transferring the pulse-width modulated signal from the integrated circuit device to a remote device separate and apart from the integrated circuit device.

13. The method of claim 7 wherein the current information is one of a plurality of current information numbered from 1 through N, where N is an integer greater than 2.

14. The method of claim 7 wherein the current information is multiplexed through a multiplexer device coupled to a plurality of other lines numbered from 1 through N, where N is an integer greater than 2.

15. The method of claim 7 wherein the generated signal is based upon determining a gain from a reference value, storing the gain, and multiplying the gain according to a formula.

16. The method of claim 7 wherein the reference value comprises a reference temperature.

17. The method of claim 7 wherein the reference value comprises a reference voltage.