EXHIBIT 14 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 1 of 31 PageID #: 271
1 

Exhibit 14: U.S. Patent No. 6,871,264 

Claim 1 Identification

1[pre]. A processor 

integrated circuit capable 

of executing more than one 

instruction stream 

comprising: 

To the extent the preamble is limiting, SAP provides a processor integrated circuit capable of 

executing more than one instruction stream. For example, see: 

Source: https://www.youtube.com/watch?v=ECHhuvuiNzs (Nov. 8, 2021) 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 2 of 31 PageID #: 272
2 

Claim 1 Identification

Source: https://www.amd.com/en/newsroom/press-releases/2023-7-11-amd-epyc-cpus-now-powersap-applications-hosted-on.html

Source: https://www.sap.com/africa/products/erp/rise.html

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 3 of 31 PageID #: 273
3 

Claim 1 Identification

Source: https://www.amd.com/system/files/documents/AMD-EPYC-7002-Series-Datasheet.pdf; see 

also https://www.amd.com/en/processors/epyc-7002-series. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 4 of 31 PageID #: 274
4 

Claim 1 Identification

Source: https://www.amd.com/system/files/documents/amd-epyc-7003-series-datasheet.pdf; see also

https://www.amd.com/en/processors/epyc-7003-series. 

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 5 of 31 PageID #: 275
5 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https://www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 6 of 31 PageID #: 276
6 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 7 of 31 PageID #: 277
7 

Claim 1 Identification

1[a]. a first processor, 

coupled to fetch 

instructions and access 

data through a first cache 

controller;

SAP provides a first processor, coupled to fetch instructions and access data through a first cache 

controller. For example, see: 

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 8 of 31 PageID #: 278
8 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 9 of 31 PageID #: 279
9 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 10 of 31 PageID #: 280
10 

Claim 1 Identification

1[b]. a second processor, 

coupled to fetch 

instructions and access 

data through a second 

cache controller;

SAP provides a second processor, coupled to fetch instructions and access data through a second 

cache controller. For example, see: 

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 11 of 31 PageID #: 281
11 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 12 of 31 PageID #: 282
12 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 13 of 31 PageID #: 283
13 

Claim 1 Identification

1[c]. a plurality of cache 

memory blocks;

SAP provides a plurality of cache memory blocks. For example, see:

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 14 of 31 PageID #: 284
14 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 15 of 31 PageID #: 285
15 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 16 of 31 PageID #: 286
16 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 17 of 31 PageID #: 287
17 

Claim 1 Identification

Source: https://web.archive.org/web/20210305161038/https://developer.amd.com/wpcontent/resources/56375_1.00.pdf 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 18 of 31 PageID #: 288
18 

Claim 1 Identification

1[d]. a high-speed 

interconnect coupling the 

plurality of cache memory 

blocks to the first and 

second cache controllers 

such that at least one 

allocable cache memory 

block is capable of being 

used by the first and 

second cache controllers; 

and

SAP provides a high-speed interconnect coupling the plurality of cache memory blocks to the first and 

second cache controllers such that at least one allocable cache memory block is capable of being used 

by the first and second cache controllers. For example, see: 

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 19 of 31 PageID #: 289
19 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 20 of 31 PageID #: 290
20 

Claim 1 Identification

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 21 of 31 PageID #: 291
21 

Claim 1 Identification

Source: https://web.archive.org/web/20210305161038/https://developer.amd.com/wpcontent/resources/56375_1.00.pdf

Source: https://web.archive.org/web/20210305161038/https://developer.amd.com/wpcontent/resources/56375_1.00.pdf

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 22 of 31 PageID #: 292
22 

Claim 1 Identification

1[e]. a resource allocation 

controller coupled to 

determine an accessing 

cache memory controller 

selected from the group 

consisting of the first and 

second cache memory 

controllers, whereby the 

accessing cache memory 

controller is allowed to 

access the allocable cache 

memory block,

SAP provides a resource allocation controller coupled to determine an accessing cache memory 

controller selected from the group consisting of the first and second cache memory controllers, 

whereby the accessing cache memory controller is allowed to access the allocable cache memory 

block. For example, see: 

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 23 of 31 PageID #: 293
23 

Claim 1 Identification

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 24 of 31 PageID #: 294
24 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 25 of 31 PageID #: 295
25 

Claim 1 Identification

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 26 of 31 PageID #: 296
26 

Claim 1 Identification

Source: https://web.archive.org/web/20210305161038/https://developer.amd.com/wpcontent/resources/56375_1.00.pdf

Source: https://web.archive.org/web/20210305161038/https://developer.amd.com/wpcontent/resources/56375_1.00.pdf

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 27 of 31 PageID #: 297
27 

Claim 1 Identification

1[f]. wherein the cache 

memory blocks are usable 

by the cache controllers to 

store data and instructions 

fetched from a randomaccess memory.

SAP provides the resource allocation controller wherein the cache memory blocks are usable by the 

cache controllers to store data and instructions fetched from a random-access memory. For example, 

see: 

Source: https://docplayer.net/34910004-A-new-x86-core-architecture-for-the-next-generation-ofcomputing.html; see https://web.archive.org/web/20190611023103/https://www.amd.com/en/

technologies/zen-core; https://web.archive.org/web/20190430213825/https:// www.slideshare.net/

AMD/amd-and-the-new-zen-high-performance-x86-core-at-hot-chips-28. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 28 of 31 PageID #: 298
28 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 29 of 31 PageID #: 299
29 

Claim 1 Identification

Source: https://www.nextplatform.com/2019/08/15/a-deep-dive-into-amds-rome-epyc-architecture/

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 30 of 31 PageID #: 300
30 

Claim 1 Identification

Source: https://web.archive.org/web/20220903163656/https://www.slideshare.net/slideshow/

embed_code/key/6g7kfAYmt73ofd; see also https://web.archive.org/web/20220903163610/

https://www.amd.com/en/technologies/zen-core-3. 

Case 2:24-cv-00021-JRG Document 1-14 Filed 01/15/24 Page 31 of 31 PageID #: 301