# Patent

## Title
Transmission apparatus, reception apparatus, and communication system

## Abstract

A transmission apparatus that transmits a block signal including a plurality of data symbols, includes a data-symbol generation unit that generates data symbols; a fixed-symbol arrangement unit that arranges a data symbol and a fixed symbol such that the fixed symbol is inserted at a predetermined position in the block signal to generate a block symbol; an interpolation unit that performs interpolation processing on the block symbol; and a CP insertion unit that inserts a Cyclic Prefix into a signal on which the interpolation processing has been performed to generate the block signal.

## Background
FIELD
The present invention relates to a transmission apparatus, a reception apparatus, and a communication system.
BACKGROUND
In a digital communication system, frequency selectivity and time variability in a transmission line arise because of multipath phasing caused by a transmission signal being reflected by buildings or the like or Doppler variation caused by the terminal moving. In such a multipath environment, a received signal becomes a signal in which a transmission symbol and a symbol arriving after a delay time interfere with each other.
With this kind of transmission line having frequency selectivity, a single carrier block transmission method has recently attracted attention in order to acquire the best receiving characteristics (see, for example, Non Patent Literature 1 listed below). The single carrier (SC) block transmission system can reduce the peak power compared with an OFDM (Orthogonal Frequency Division Multiplexing) transmission method, which is multi-carrier (Multiple Carrier: MC) block transmission (see, for example, Non Patent Literature 2 listed below).
With a transmitter that performs SC block transmission, measures against multipath phasing are taken by performing, for example, the following kinds of transmission. First, after generating a PSK (Phase Shift Keying) signal or a QAM (Quadrature Amplitude Modulation) signal, which are digital modulation signals, in a “Modulator”, the digital modulation signal is converted to a time domain signal by a precoder and an IDFT (Inverse Discrete Fourier Transform) processing unit. Thereafter, as a measure against multipath phasing, a CP (Cyclic Prefix) is inserted by a CP insertion unit. The CP insertion unit copies a predetermined number of samples behind the time domain signal and adds the samples to the head of a transmission signal. In addition to this method, as a measure against multipath phasing, ZP (Zero Padding: zero insertion) is performed by inserting zero into a start portion and an end portion of data.
Furthermore, in order to suppress transmission peak power, in a transmitter that performs SC transmission, a precoder normally performs DFT (Discrete Fourier Transform) processing.
CITATION LIST
Non Patent Literatures


    Non Patent Literature 1: N. Benvenuto, R. Dinis, D. Falconer and S. Tomasin, “Single Carrier Modulation With Nonlinear Frequency Domain Equalization: An Idea Whose Time Has Come-Again”, Proceeding of the IEEE, vol. 98, no. 1, January 2010, pp. 69-96.
    Non Patent Literature 2: J. A. C. Bingham, “Multicarrier Modulation for Data Transmission: An idea Whose Time Has Come”, IEEE Commun. Mag., vol. 28, no. 5, May 1990, pp. 5-14.


SUMMARY
Technical Problem
According to the conventional SC block transmission technique described above, transmission peak power is suppressed while the effect of multipath phasing is reduced. However, with the SC block transmission, the phase and the amplitude become discontinuous between the SC blocks, and thus out-of-band spectrum or out-of-band leakage occurs. Because the out-of-band spectrum interferes with an adjacent channel, the out-of-band spectrum needs to be suppressed. Further, in a general communication system, a spectral mask is defined, and the out-of-band spectrum needs to be suppressed so as to satisfy the mask.
The present invention has been achieved in view of the above problems, and an object of the present invention is to provide a transmission apparatus, a reception apparatus, and a communication system that can suppress an out-of-band spectrum.
Solution to Problem
In order to solve the above problems and achieve the object, an aspect of the present invention is a transmission apparatus that transmits a block signal including a plurality of data symbols, the transmission apparatus including: a data-symbol generation unit that generates data symbols; a symbol arrangement unit that arranges the data symbol and same-quadrant symbols such that two or more same-quadrant symbols that become signal points in a same quadrant in a complex plane are inserted at predetermined positions in a block signal to generate a block symbol; an interpolation unit that performs interpolation processing on the block symbol; and a CP insertion unit that inserts a Cyclic Prefix into a signal on which the interpolation processing has been performed to generate the block signal.
Advantageous Effects of Invention
The transmission apparatus according to the present invention has an effect that an out-of-band spectrum can be suppressed.



BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 is a diagram illustrating a functional configuration example of a transmission apparatus according to a first embodiment.
FIG. 2 is a diagram illustrating an example in which phase and amplitude become discontinuous between SC blocks in conventional SC block transmission.
FIG. 3 is a diagram illustrating an example of CP insertion according to the first embodiment.
FIG. 4 is a diagram illustrating an arrangement example of fixed symbols A according to an embodiment.
FIG. 5 is a diagram illustrating an example of a fixed symbol when a QPSK symbol is used as a data symbol.
FIG. 6 is a diagram illustrating another example of the fixed symbol according to the first embodiment.
FIG. 7 is a diagram illustrating a configuration example of an interpolation unit according to the first embodiment.
FIG. 8 is a diagram illustrating a relation between input and output of a DFT unit according to the first embodiment.
FIG. 9 is a diagram illustrating an example of fixed symbol arrangement according to the first embodiment.
FIG. 10 is a diagram illustrating an output example of each unit when a fixed symbol is inserted between data symbols.
FIG. 11 is a diagram illustrating a functional configuration example of a transmission apparatus according to a second embodiment.
FIG. 12 is a diagram illustrating an arrangement example of data symbols (including fixed symbols) and pilot signals in a frequency domain.
FIG. 13 is a diagram illustrating a specific arrangement example of data symbols and fixed symbols in a time domain.
FIG. 14 is a diagram illustrating an example of a relation between input and output of a DFT unit according to the second embodiment.
FIG. 15 is a diagram illustrating an example of arrangement of fixed symbols according to the second embodiment.
FIG. 16 is a diagram illustrating an example of arrangement of fixed symbols when a block including a pilot signal and a block not including the pilot signal are mixed.
FIG. 17 is a diagram illustrating a configuration example of a transmission apparatus when pilot signals are multiplexed in a time domain.
FIG. 18 is a diagram illustrating a functional configuration example of a transmission apparatus according to a third embodiment.
FIG. 19 is a diagram illustrating an example of same quadrant mapping according to the third embodiment.
FIG. 20 is a diagram illustrating an example of same quadrant mapping in the case of 64QAM.
FIG. 21 is a diagram illustrating an example of symbol values when 64QAM same quadrant mapping is performed.
FIG. 22 is a diagram illustrating an example in which A(i) and B(i) are mapped in a predetermined range of one quadrant.
FIG. 23 is a diagram illustrating a functional configuration example of a reception apparatus according to a fourth embodiment.
FIG. 24 is a diagram illustrating an example in which a first symbol of the next block is used as a CP.
FIG. 25 is a diagram illustrating a functional configuration example of a reception apparatus according to a fifth embodiment.
FIG. 26 is a diagram illustrating an arrangement example of fixed symbols according to a sixth embodiment.
FIG. 27 is a diagram illustrating a specific example of arrangement of a fixed symbol series according to the sixth embodiment.
FIG. 28 is a diagram illustrating another specific example of arrangement of the fixed symbol series according to the sixth embodiment.
FIG. 29 is a diagram illustrating a configuration example and a processing example of a transmission apparatus according to the sixth embodiment.
FIG. 30 is a diagram illustrating another processing example of the transmission apparatus according to the sixth embodiment.



DESCRIPTION OF EMBODIMENTS
Exemplary embodiments of a transmission apparatus, a reception apparatus, and a communication system according to the present invention will be explained below in detail with reference to the accompanying drawings. The present invention is not limited to the embodiments.
First Embodiment
FIG. 1 is a diagram illustrating a functional configuration example of a transmission apparatus according to a first embodiment of the present invention. As illustrated in FIG. 1, the transmission apparatus according to the present invention includes a data-symbol generation unit 1, a fixed-symbol arrangement unit (symbol arrangement unit) 2, an interpolation unit 3, and a CP insertion unit 4.
The data-symbol generation unit 1 generates data symbols (for example, a PSK (Phase Shift Keying) symbol and a QAM (Quadrature Amplitude Modulation) symbol). The fixed-symbol arrangement unit 2 arranges a preassigned fixed symbol at a predetermined position between data symbols to generate a block symbol (symbols for one block consisting of data symbols and fixed symbols). The interpolation unit 3 converts the data symbols after arrangement of the fixed symbol to a frequency domain signal once and then converts the frequency domain signal again to a time domain signal. The CP insertion unit 4 inserts a CP into the time domain signal converted by the interpolation unit 3. The CP-inserted signal is transmitted as an SC block signal (block signal). It is assumed that one block signal consists of N symbols and one frame consists of NF block symbols.
Conventional SC block transmission is described here. In the SC block transmission, the phase and the amplitude become discontinuous between SC blocks. FIG. 2 is a diagram illustrating an example in which the phase and the amplitude become discontinuous between SC blocks in the conventional SC block transmission. In the example in FIG. 2, the out-of-band spectrum or the out-of-band leakage occurs between the k-th (k is an integer) block and the (k+1)th block. Such an out-of-band spectrum interferes with an adjacent channel. In the present embodiment, the out-of-band spectrum is reduced by inserting a fixed symbol between data symbols.
An operation according to the present embodiment is described next. It is assumed that CP insertion is performed for each block and one block consists of N (N is an integer equal to or larger than 1) data symbols. In this case, if it is assumed that the number of fixed symbols to be arranged in one block (per N data symbols) is x, the data-symbol generation unit 1 outputs (N−x) data symbols for each block.
FIG. 3 is a diagram illustrating an example of CP insertion according to the present embodiment. The CP insertion unit 4 copies the latter NCP symbols of the input N symbols and inserts the copied symbols before the N symbols. In FIG. 3, the horizontal axis denotes time and L denotes the oversampling rate described later of the time domain signal output from the interpolation unit 3.
The fixed-symbol arrangement unit 2 generates a fixed symbol A and inserts the fixed symbol A at a predetermined position between data symbols. FIG. 4 is a diagram illustrating an arrangement example of the fixed symbols A according to the present embodiment. In the example illustrated in FIG. 4, the fixed symbol A is inserted at the first and the (N−NCP+1)th symbol positions of the data symbols in one block, designating x=2. In FIG. 4, dm indicates the m-th (m=0, 1, . . . , N−x−1) data symbol output from the data-symbol generation unit 1.
FIG. 5 is a diagram illustrating an example of the fixed symbol when a QPSK symbol is used as a data symbol. A data symbol is assigned to any of the four points illustrated as a QPSK constellation in FIG. 5 according to the information to be transmitted. As illustrated in FIG. 5, the first symbol and the (N−NCP+1)th symbol become the fixed symbols and are fixed to 1+j. The same fixed symbols are arranged at the same positions in this manner with respect to all the blocks (or with respect to all the blocks in a certain period such as in one frame). There is no limitation on the fixed symbol and the fixed symbol is not limited to the example illustrated in FIG. 5. In the present embodiment, the fixed symbol indicates a symbol with the phase and amplitude being fixed; however, a symbol in a specific quadrant can be used. Further, in the examples illustrated in FIG. 4 and FIG. 5, it is assumed that two fixed symbols are inserted per block. However, the number of fixed symbols is not limited thereto, provided that the same fixed symbols or fixed symbols having the same or similar phases and amplitudes are arranged in the first symbol and the (N−NCP+1)th symbol. FIG. 6 is a diagram illustrating another example of the fixed symbol according to the present embodiment. As illustrated in FIG. 6, a plurality of types of fixed symbols A, B, and C can be inserted therein. As illustrated in FIG. 6, by inserting the fixed symbol at the end of the block symbol, an effect of further suppressing the out-of-band spectrum can be acquired.
The interpolation unit 3 performs oversampling (processing to increase the sampling rate, that is, to reduce the sampling interval) by using a signal interpolation formula described, for example, in “B. Porat, “A Course in Digital Signal Processing”, John Wiley and Sons Inc., 1997” (hereinafter, “Porat Literature”). Oversampling is performed such that sampling points per symbol becomes L with respect to the time domain signal input to the interpolation unit 3. That is, oversampling is performed such that the sampling rate becomes L times with respect to input. The oversampling rate is a value indicating how many times the sampling rate after oversampling is larger than the input sampling rate.
Specifically, for example, the interpolation unit 3 converts the input time domain signal to a frequency domain signal, performs zero insertion processing for inserting zero with respect to the frequency domain signal, and converts the frequency domain signal to the time domain signal again. In this manner, oversampling can be performed by using the zero insertion processing. Oversampling (interpolation processing) in the interpolation unit 3 can be performed by using other interpolation methods. A method of performing interpolation (oversampling) without changing the input time domain signal to the frequency domain signal once can be used.
The number of samples of the time domain signal output from the interpolation unit 3 becomes N·L, and the number of samples of the signal after CP insertion becomes (N+NCP)·L.
FIG. 7 is a diagram illustrating a configuration example of the interpolation unit 3 according to the present embodiment. The data-symbol generation unit 1, the fixed-symbol arrangement unit 2, and the CP insertion unit 4 illustrated in FIG. 7 are similar to those in the configuration example illustrated in FIG. 1. FIG. 7 illustrates an example in which the interpolation unit 3 illustrated in FIG. 1 includes a DFT unit (Fourier transform unit) 3-1, a waveform shaping filter 3-2, and an oversampling/IDFT (Inverse DFT) unit (an inverse Fourier transform unit) 3-3.
The DFT unit 3-1 performs N-point DFT processing to convert the input time domain signal to a frequency domain signal. The waveform shaping filter 3-2 performs filtering processing to remove a signal other than signals in a desired frequency domain on the frequency domain signal. In the filtering processing, processing such as Nyquist filtering described in, for example, “T. S. Rappaport, “Wireless Communications”, 2nd edition, Prentice Hall PTR, 2002” can be used. The filtering processing is not limited thereto.
The oversampling/IDFT unit 3-3 increases the number of samples by zero insertion or the like with respect to the frequency domain signal having been subjected to the filtering processing (increases the number of samples to the number corresponding to the oversampling rate L), and thereafter, generates a time domain signal by performing the IDFT processing on the frequency domain signal. Instead of the oversampling/IDFT unit 3-3, an oversampling unit that performs oversampling and an IDFT unit that performs IDFT processing can be provided. Because the N-point DFT processing and L·N point IDFT processing are performed by using IFFT (Inverse Fast Fourier Transform) and FFT that require a low computation amount, it is desired that N is 2P (P is an integer equal to or larger than 1) and L is an integer.
Thereafter, the CP insertion unit 4 inserts the CP in the time domain to generate an SC block signal. When the waveform shaping filter 3-2 does not change the number of samples of the signal, the number of samples of the signal after CP insertion becomes (N+NCP)·L as in the configuration example illustrated in FIG. 1.
In the configuration example illustrated in FIG. 7, sample points interpolated between symbols are added by the oversampling/IDFT unit 3-3. However, due to circularity of an IDFT output described in the Porat Literature described above, an interpolated point added behind the last symbol becomes a point that interpolates between the last symbol and the first symbol. In the case of the example illustrated in FIG. 4, the first symbol is the fixed symbol A and the last sample output from the oversampling/IDFT unit 3-3 (the interpolated point) has a phase and an amplitude continuously connected to the phase and the amplitude of the fixed symbol A (a phase and an amplitude close to those of the fixed symbol A). In the case of the example illustrated in FIG. 4, the (N−NCP+1)th symbol is also the fixed symbol A and thus the first symbol of the SC block to be output from the CP insertion unit 4 becomes the fixed symbol A. The arrangement of the fixed symbols is common to all the blocks; therefore, the phases and amplitudes of the last sample of the SC block and the first sample of the next SC block (a fixed symbol) are smoothly connected. Thus, continuity of the phase and amplitude between blocks can be maintained; therefore, suppression of the out-of-band spectrum can be achieved.
FIG. 8 is a diagram illustrating a relation between input and output of the DFT unit 3-1. FIG. 8 illustrates an example of input and output signals to/from the DFT unit 3-1 in the case of the fixed symbol arrangement in FIG. 4. FIG. 9 is a diagram illustrating an example of the fixed symbol arrangement according to the present embodiment. In FIG. 9, it is assumed to be a case where the block has the fixed symbol arrangement in FIG. 4 and FIG. 9 illustrates that the symbol arrangement is applied to all the blocks. In FIG. 9, dm(i) denotes the m-th (m=0, 1, . . . , N−x−1) data symbol output from the data-symbol generation unit 1 as the t-th block.
FIG. 10 is a diagram illustrating an output example of each unit when a fixed symbol is inserted between data symbols. FIG. 10 explains an interpolation operation in the configuration example illustrated in FIG. 7, and it is assumed that the number of fixed symbols is one for simplicity. FIG. 10 illustrates an example in which three data symbols are generated and the fixed-symbol arrangement unit 2 sets a fixed symbol “−1” to the second symbol. After the processing by the DFT unit 3-1, in this example, the waveform shaping filter 3-2 performs waveform shaping filtering by a Rectangular window. An oversampling signal having been subjected to zero insertion performed by the oversampling/IDFT unit 3-3 to have a double length of L is converted to a time domain signal by IDFT processing. The CP insertion unit 4 inserts the last two samples as the CP in this example.
From the specific example in FIG. 10, it is understood that the value of the fixed symbol arrangement before the DFT processing (the second symbol) matches the value of the symbol position after the IDFT output (the third sample in the double oversampled points), and an interpolated point is added between the data symbol of the first symbol before the DFT processing and the second symbol. Interpolation between the first symbol and the second symbol has been described here as an example; however, as described above, the interpolated point added after the last symbol interpolates between the last symbol and the first symbol because of the circularity of the IDFT output. Therefore, if the symbol arranged at the head of each block (that is, the first portion inserted as the CP) and the first symbol before the CP insertion are the same or similar, the continuity between the blocks can be maintained.
To improve the continuity of the phase and amplitude between blocks, phase rotation and amplitude adjustment can be applied to the fixed symbol in a block. Further, as the operation of the oversampling/IDFT unit 3-3, not only the operation example illustrated in FIG. 10 but also other zero insertion processing, signal substitution processing, or IDFT processing can be used. In the different zero insertion processing, signal substitution processing, or IDFT processing, phase rotation and amplitude adjustment can be applied to each fixed symbol in a block such that the phase continuity of the first and the last samples in the output signal of the oversampling/IDFT unit 3-3 is maintained and the desired fixed symbol is output to a designated position.
In the example illustrated in FIG. 4, the number of data symbols including fixed symbols is assumed to be N. However, if it is assumed that the number of data symbols including fixed symbols is ND and N is the number of symbols in one block, the present invention can be applied also to the case of ND<N. For example, it is assumed that ND=6 and N=8. To simplify the description, description of the oversampling will be omitted. It is assumed that the data signal input to the DFT unit 3-1 is represented by the following equation (1), a DFT-processed signal is represented by the following equation (2), and a zero-inserted DFT output signal is represented by the following equation (3).

d=[d0,d1,d2,d3,d4,d5]T  (1)

s=[s0,s2,s3,s4,s5]T  (2)

s′=[0,s0,s1,s2,s3,s4,S5,0]T  (3)

When s′ represented by the equation (3) is input to the IDFT unit (the oversampling/IDFT unit 3-3), the output of the IDFT unit becomes as represented by the following equation (4), and the first and fifth signals become d0 and d3 with ck (phase rotation and amplitude) being added by the DFT and IDFT processing.

y=[c0d0,y1,y2,y3,c4d3,y5,y6,y7]T  (4)

In this case, if d0=f·c0−1, d3=f·c4−1, and the CP length is set to NCP=4, then the head of the block symbol and the head of the CP become fixed symbols f. Generally, in the example illustrated in FIG. 7, if 0≦k≦ND/y−1 when x/N=y/ND is satisfied, the (ky+1)th data signal dky+1 before input to the DFT unit, to which phase rotation and amplitude adjustment are applied, is output as the (kx+1)th signal of the output signal of the IDFT unit. By selecting an appropriate CP length, it is possible to design such that the head of the block symbol and the head of the CP become fixed symbols. As an example, it suffices that d0=f·c0−1, dky=f·ckx−1, and NCP=N−kx. When the oversampling is added, a fixed symbol can be set by the similar processing.
In the example illustrated in FIG. 7, interpolation using the circularity of the IDFT output is performed. However, when other interpolation methods are used, it suffices that interpolation is performed such that an interpolated point between the last symbol of each block and the first symbol after CP insertion is added as the last sample of the block.
As described above, according to the present embodiment, a fixed symbol is inserted at a fixed position between data blocks and interpolation is performed on the data after insertion of the fixed symbol such that the phase and amplitude do not become discontinuous between the last sample of each block and the first sample of each block after CP insertion. Thus, the continuity of the phase and amplitude between blocks can be maintained; therefore, the out-of-band spectrum can be suppressed.
Second Embodiment
FIG. 11 is a diagram illustrating a functional configuration example of a transmission apparatus according to a second embodiment of the present invention. As illustrated in FIG. 11, the transmission apparatus according to the present embodiment includes a data-symbol generation unit 1-1, a fixed-symbol arrangement unit 2-2, the DFT unit 3-1, the oversampling/IDFT unit 3-3, a waveform shaping filter 3-20, a waveform shaping filter 3-21, a frequency-domain arrangement unit 5, a pilot-signal generation unit 6, and the CP insertion unit 4. Constituent elements having functions identical to those of the first embodiment are denoted by like reference signs as in the first embodiment, and redundant explanations thereof will be omitted. In the present embodiment, the oversampling/IDFT unit 3-3 functions as an interpolation unit.
In the SC block transmission, a pilot signal is used in some cases for estimation of a transmission line and synchronous processing, and in the frequency domain, pilot signals and DFT-processed data symbols are arranged. In the present embodiment, an example in which pilot signals are arranged in the frequency domain is described.
The pilot-signal generation unit 6 outputs a pilot signal as a frequency domain signal and the time domain signal of the pilot signal. The pilot signal as the frequency domain signal is input to the waveform shaping filter 3-21 and used for multiplexing. The pilot signal as the time domain signal including the waveform shaping processing in the time domain is input to the fixed-symbol arrangement unit 2-2 and used for calculating a fixed symbol.
The data-symbol generation unit 1-1 generates data symbols as in the data-symbol generation unit 1 according to the first embodiment. The number of data symbols to be generated per block is N−x−NP (NP is the number of pilot symbols per block).
The fixed-symbol arrangement unit 2-2 generates a fixed symbol on the basis of the pilot signals (pilot symbols) as the time domain signal and arranges the fixed symbol at a predetermined position between data symbols. The DFT unit 3-1 performs DFT processing on the symbols output from the fixed-symbol arrangement unit 2-2 to convert the symbols to a frequency domain signal, and inputs the frequency domain signal to the waveform shaping filter 3-20. The waveform shaping filter 3-20 performs waveform shaping in the frequency domain on the input from the DFT unit 3-1 and outputs the processed signal to the frequency-domain arrangement unit 5. Further, the waveform shaping filter 3-21 performs waveform shaping on the pilot signals as the frequency domain signal and outputs the processed signal to the frequency-domain arrangement unit 5.
The frequency-domain arrangement unit 5 arranges, in the frequency domain, the data symbols and the fixed symbol in the frequency domain output from the waveform shaping filter 3-20 and the pilot signals in the frequency domain output from the waveform shaping filter 3-21, and outputs them to the oversampling/IDFT unit 3-3.
The oversampling/IDFT unit 3-3 performs oversampling and IDFT processing on the signal output from the frequency-domain arrangement unit 5 as in the first embodiment and outputs the signal to the CP insertion unit 4. The CP insertion unit 4 performs CP insertion processing on the input signal as in the first embodiment.
As a specific example, it is assumed that the total number of symbols in one block is N, the number of symbols of the pilot signal in one block is NP=N/2, and the number of data symbols (including fixed symbols) in one block is N/2. FIG. 12 is a diagram illustrating an arrangement example of data symbols (including fixed symbols) and pilot signals under the condition described above. In FIG. 12, s0, s1, s2, . . . , sN/2−1 denote data symbols (including fixed symbols) in the frequency domain, and p0, p1, p2, . . . , pN/2−1 denote pilot signals. In FIG. 12, there are alternate arrangements of the data symbols (including fixed symbols) and the pilot signals. FIG. 12 illustrates only an example, and the arrangement position and the number of pilot signals are not limited to the example illustrated in FIG. 12.
In the example illustrated in FIG. 12, because the pilot signals and the data symbols (including fixed symbols) are multiplexed in the frequency domain, when a fixed symbol at a predetermined position in the IDFT output (the time domain signal after the IDFT processing by the oversampling/IDFT unit 3-3) is set to A, the time domain signals of the pilot signals need to be taken into consideration. When it is assumed that the time domain signals of the pilot signals are q0, q1, q2, . . . , qN/2−1, k′ is a fixed symbol insertion position in the time domain, and bk′ and ck′ are phase rotation and amplitude adjustment performed such that the symbol at the predetermined position in the IDFT output becomes A, a fixed symbol Ak′ generated by the fixed-symbol arrangement unit 2-2 is obtained as Ak′=ck′A−bk′qk′. The values of bk′ and ck′ are determined by the insertion positions of the pilot signals and the arrangement positions of the fixed symbols in the frequency domain. The time domain signals of the pilot signals are generated on the basis of the arrangement position of the pilot signals.
A specific example is described below. To simplify the description, it is assumed that the number of pilot symbols is NT=N/2 and the number of data symbols is ND=N/2. If it is assumed that the pilot symbol arranged in the frequency domain is represented by the following equation (5) and a DFT matrix is represented by the following equation (6), the pilot symbol in the time domain becomes as represented by the following equation (7).




  
    
      
        
          p
          z
        
        =
        
          
            [
            
              0
              ,
              
                p
                0
              
              ,
              0
              ,
              
                p
                1
              
              ,
              0
              ,
              ...
              ⁢
              
                
              
              ,
              0
              ,
              
                p
                
                  
                    N
                    T
                  
                  -
                  1
                
              
            
            ]
          
          T
        
      
    
    
      
        (
        5
        )
      
    
  
  
    
      
        
          
            
              [
              
                w
                N
              
              ]
            
            
              m
              ,
              n
            
          
          =
          
            
              e
              
                
                  -
                  j2π
                
                ⁢
                
                  
                
                ⁢
                
                  mn
                  /
                  N
                
              
            
            
              N
            
          
        
        ,
        
          0
          ≤
          n
          ≤
          
            N
            -
            1
          
        
        ,
        
          0
          ≤
          m
          ≤
          
            N
            -
            1
          
        
      
    
    
      
        (
        6
        )
      
    
  
  
    
      
        q
        =
        
          
            
              [
              
                
                  q
                  1
                  T
                
                ,
                
                  -
                  
                    q
                    1
                    T
                  
                
              
              ]
            
            T
          
          =
          
            
              w
              N
              H
            
            ⁢
            
              p
              z
            
          
        
      
    
    
      
        (
        7
        )
      
    
  




If it is assumed that the DFT-processed data signal, which is arranged in the frequency domain, is represented by the following equation (8), the time domain signal becomes as represented by the following equation (9). Further, t1 indicated by the following equation (10) is a vector indicating ND data symbols. The following equation (11) is also established.




  
    
      
        
          s
          z
        
        =
        
          
            [
            
              
                s
                0
              
              ,
              0
              ,
              
                s
                1
              
              ,
              0
              ,
              
                s
                2
              
              ,
              0
              ,
              ...
              ⁢
              
                
              
              ,
              0
              ,
              
                s
                
                  
                    N
                    D
                  
                  -
                  1
                
              
              ,
              0
            
            ]
          
          T
        
      
    
    
      
        (
        8
        )
      
    
  
  
    
      
        t
        =
        
          
            
              [
              
                
                  
                    t
                    1
                    T
                  
                  
                    2
                  
                
                ,
                
                  
                    t
                    1
                    T
                  
                  
                    2
                  
                
              
              ]
            
            T
          
          =
          
            
              w
              N
              H
            
            ⁢
            
              s
              z
            
          
        
      
    
    
      
        (
        9
        )
      
    
  
  
    
      
        
          t
          1
        
        =
        
          
            [
            
              
                d
                0
              
              ,
              
                d
                1
              
              ,
              ...
              ⁢
              
                
              
              ,
              
                d
                
                  
                    N
                    D
                  
                  -
                  1
                
              
            
            ]
          
          T
        
      
    
    
      
        (
        10
        )
      
    
  
  
    
      
        s
        =
        
          
            
              [
              
                
                  s
                  0
                
                ,
                
                  s
                  1
                
                ,
                ...
                ⁢
                
                  
                
                ,
                
                  s
                  
                    
                      N
                      D
                    
                    -
                    1
                  
                
              
              ]
            
            T
          
          =
          
            
              w
              
                N
                /
                2
              
            
            ⁢
            
              t
              1
            
          
        
      
    
    
      
        (
        11
        )
      
    
  




The pilot signal and the DFT-processed data signal multiplexed in the frequency domain become as represented by the following equation (12), and the time domain signal becomes as represented by the following equation (13).

r=pz+sz  (12)

y=WNHr=WNH(pz+sz)=t+q  (13)

In the time domain, when it is desired to set the fixed signal “A” as y1=yN−NCP+1=A in symbol times n=1 and n=N−NCP+1, it suffices that symbols as represented by the following equations (14) and (15) are inserted into the data symbols.

t1,1=A1′=√{square root over (2)}·A−√{square root over (2)}·q1,1  (14)

t1,N/2−NCP+1=AN/2−NCP+1′=√{square root over (2)}·A+√{square root over (2)}·q1,N/2−NCP+1  (15)

Furthermore, if it is assumed that ek′ is a constant and gk′ is a coefficient depending on other data symbols, a fixed-symbol calculation method in which other data is taken into consideration such as Ak′=ck′A−bk′qk′+ek′gk′ can be used. A specific example is described below. If it is assumed that K=N/NT, the position of the pilot signal in the block signal is IT={K, 2K, 3K, . . . , NTK}, and the DFT-processed data symbol is present in other places.
The data symbol and the pilot symbol in the time domain are respectively represented by the following equations (16) and (17).

yD=WNHPDWNDd  (16)

yT=WNHPTp  (17)

If it is assumed that ID and IT are respectively positions of the DFT-processed data symbol and the pilot symbol in the frequency domain, in the above equations, the arrangement matrix becomes as represented by the following equations (18) and (19).




  
    
      
        
          
            [
            
              P
              D
            
            ]
          
          
            m
            ,
            n
          
        
        =
        
          {
          
            
              
                1
              
              
                
                  
                    m
                    ∈
                    
                      I
                      D
                    
                  
                  ,
                  
                    n
                    =
                    
                      m
                      -
                      
                        ⌊
                        
                          m
                          /
                          K
                        
                        ⌋
                      
                    
                  
                
              
            
            
              
                0
              
              
                otherwise
              
            
          
        
      
    
    
      
        (
        18
        )
      
    
  
  
    
      
        
          
            [
            
              P
              T
            
            ]
          
          
            m
            ,
            n
          
        
        =
        
          {
          
            
              
                1
              
              
                
                  
                    m
                    ∈
                    
                      I
                      T
                    
                  
                  ,
                  
                    n
                    =
                    
                      m
                      /
                      K
                    
                  
                
              
            
            
              
                0
              
              
                otherwise
              
            
          
        
      
    
    
      
        (
        19
        )
      
    
  




When it is desired to set the K=1th and k=(N−NCP+1)th symbols of the output signal as “A”, the pilot signal and an interference wave need to be considered. To simplify signage, in the case of the following equation (20), if it is desired to set the K=1th data symbol as “A”, for example, the first data symbol is set as represented by the following equation (21), assuming that [v]m is the m-th element of a vector v.

A=WNHPDWND  (20)

d1=A−[yT]1  (21)

If it is assumed that [A]m,n is the (m, n)th element of a matrix A, when it is desired to set the k=(N−NCP+1)th symbol as “A”, the n-th signal at an arbitrary position is obtained by solving the following equation (22).




  
    
      
        A
        =
        
          
            
              
                [
                A
                ]
              
              
                
                  N
                  -
                  
                    N
                    CP
                  
                  +
                  1
                
                ,
                n
              
            
            ⁢
            
              d
              n
            
          
          +
          
            
              ∑
              
                
                  i
                  =
                  1
                
                
                  i
                  ≠
                  n
                
              
              N
            
            ⁢
            
              
            
            ⁢
            
              
                
                  [
                  A
                  ]
                
                
                  
                    N
                    -
                    
                      N
                      CP
                    
                    +
                    1
                  
                  ,
                  i
                
              
              ⁢
              
                d
                
                  i
                  -
                  1
                
              
            
          
          +
          
            
              [
              
                y
                T
              
              ]
            
            
              N
              -
              
                N
                CP
              
              +
              1
            
          
        
      
    
    
      
        (
        22
        )
      
    
  




As a result, by setting the value as represented by the following equation (23), the k=(N−NCP+1)th symbol becomes “A”.




  
    
      
        
          d
          n
        
        =
        
          
            (
            
              A
              -
              
                
                  ∑
                  
                    
                      i
                      =
                      1
                    
                    
                      i
                      ≠
                      n
                    
                  
                  N
                
                ⁢
                
                  
                
                ⁢
                
                  
                    
                      [
                      A
                      ]
                    
                    
                      
                        N
                        -
                        
                          N
                          CP
                        
                        +
                        1
                      
                      ,
                      i
                    
                  
                  ⁢
                  
                    d
                    i
                  
                
              
              -
              
                
                  [
                  
                    y
                    T
                  
                  ]
                
                
                  N
                  -
                  
                    N
                    CP
                  
                  +
                  1
                
              
            
            )
          
          /
          
            
              [
              A
              ]
            
            
              
                N
                -
                
                  N
                  CP
                
                +
                1
              
              ,
              n
            
          
        
      
    
    
      
        (
        23
        )
      
    
  




In the above example, it is assumed that ND+NT=N. However, in the case of ND+NT<N, it suffices that a fixed signal that takes the time domain pilot signal into consideration is input by using the same designing method as in the first embodiment.
It is assumed that the pilot symbol and the DFT-processed data symbol in the frequency domain are represented by the following equation (24) and the DFT-processed signal is represented by the following equation (25) in the case where ND=NT. If it is assumed that 0N is a vector established by N zeroes, the arrangement of the pilot signal and the data symbol in the frequency domain become as represented by the following equations (26) and (27).

d=[d0,d1, . . . ,dND−1]T  (24)

s=[s0,s1, . . . ,sND−1]T  (25)

pz=[0(N−NT−ND)/2T,0,p0,0,p1,0, . . . ,0,pNT−1,0(N−NT−ND)/2T]T  (26)

sz=[0(N−NT−ND)/2T,s0,0,s1,0, . . . ,0,sND−1,0,0(N−NT−ND)/2T]T  (27)

The time domain signal becomes as represented by the following equation (28), and the pilot symbol in the time domain becomes as represented by the following equation (29). The pilot signal and the DFT-processed data signal multiplexed in the frequency domain become as represented by the following equation (30), and the time domain signal becomes as represented by the following equation (31).

t=[tsT,tsT]T=WNHsz  (28)

q=[qsT,−qsT]T=WNHpz  (29)

r=pz+sz  (30)

y=WNHr=WNH(pz+sz)=t+q  (31)

In the example illustrated in FIG. 11, if 0≦k≦(ND+NT)/y−1 when x/N=y/(ND+NT) is satisfied, as the (kx+1)th signal of the output signal of the IDFT unit, the (ky+1)th data signal before input to the DFT unit, to which phase rotation and amplitude adjustment are applied, and qkx+1 are output, and if ky≧ND, the (ky+1−ND)th data signal and qkx+1 are output.
In the time domain, when it is desired to set the fixed symbol “A” as y1=tkx+1=A in symbol times n=1 and n=kx+1, it suffices that the following symbols are inserted into the data symbols. If it is assumed that ky≧ND, the first data symbol and the (ky+1−ND)th data symbol are set as represented by the following equations (32) and (33). Complex numbers c1 and b1 depend on the values of N, ND, and NT, and the processing in the IDFT unit 3-3. If NCP=N−kx, it is possible to design such that the head of the CP becomes the fixed symbol.

d1=A1′=c1A−b1q1  (32)

dky−ND+1=Aky−ND+1′=cky−ND+1A−bkx+1·qkx+1  (33)

In the present embodiment, because the pilot signal are inserted, the value of the fixed symbol Ak′ changes according to the insertion positions of the pilot signal and the fixed symbol. Therefore, the processing described above is performed for each block. However, if the insertion positions of the pilot signal and the fixed symbol are fixed between the blocks, it is possible to obtain Ak′ once and thereafter use Ak′ that is already obtained.
FIG. 13 is a diagram illustrating a specific arrangement example of data symbols and fixed symbols in the time domain, when the number of symbols of the pilot signal is N/2. The fixed-symbol arrangement unit 2-2 arranges the fixed symbols, for example, as illustrated in FIG. 13.
FIG. 14 is a diagram illustrating an example of a relation between input and output of the DFT unit 3-1 according to the present embodiment. FIG. 15 is a diagram illustrating an example of the arrangement of fixed symbols according to the present embodiment. In FIG. 15, it is assumed to be a case where the block has the fixed symbol arrangement in FIG. 13 and FIG. 15 illustrates that the symbol arrangement is applied to all the blocks. As described in the first embodiment, in order to maintain the continuity of the phase and amplitude between blocks, phase rotation and amplitude adjustment can be applied to the fixed signal.
An example of not including the pilot signal has been described in the first embodiment, and an example of including the pilot signal has been described in the present embodiment. However, the configuration can be such that a block including the pilot signal and a block not including the pilot signal are mixed. Even if these blocks are mixed, if it is set such that the fixed symbol is arranged at the same position in the time domain, discontinuity of the phase and amplitude between blocks can be prevented in a similar manner; therefore, an effect of suppressing the out-of-band spectrum can be acquired. FIG. 16 is a diagram illustrating an example of the arrangement of fixed symbols when a block including the pilot signal and a block not including the pilot signal are mixed. In this case, in the configuration of the transmission apparatus illustrated in FIG. 11, the data-symbol generation unit 1-1 and the fixed-symbol arrangement unit 2-2 have functions as the data-symbol generation unit 1 and the fixed-symbol arrangement unit 2 according to the first embodiment. When a block that does not include the pilot signal is to be generated, the data-symbol generation unit 1-1 and the fixed-symbol arrangement unit 2-2 only need to function as in the first embodiment. Further, when a block that does not include the pilot signal is to be generated, the frequency-domain arrangement unit 5 only needs to output the data symbol and the fixed symbol in the frequency domain output from the waveform shaping filter 3-20 directly to the oversampling/IDFT unit 3-3.
In the present embodiment, an example of multiplexing the pilot signals in the frequency domain has been described. However, the pilot signals can be multiplexed in the time domain. FIG. 17 is a diagram illustrating a configuration example of the transmission apparatus when the pilot signals are multiplexed in the time domain. In the configuration example illustrated in FIG. 17, the pilot-signal generation unit 6 generates the pilot signals as the time domain signal and inputs the pilot signals to the fixed-symbol arrangement unit 2-2 as in the configuration example illustrated in FIG. 11. The fixed-symbol arrangement unit 2-2 arranges the fixed symbols as in the configuration example illustrated in FIG. 11 and outputs the data symbols and the fixed symbols to a frequency/time domain conversion unit 7. The frequency/time domain conversion unit 7 converts the input symbols to a frequency domain as in the first embodiment, and converts it to a time domain signal again after the oversampling. A time-domain multiplexing unit 8 multiplexes the output from the frequency/time domain conversion unit 7 and the pilot signals as the time domain signal and inputs the multiplexed signal to the CP insertion unit 4. The time-domain multiplexing unit 8 can obtain a multiplexed signal yk in the time domain as yk=sk+qk, for example, assuming that sk is a time domain signal output from the frequency/time domain conversion unit 7 and qk is a pilot signal in the time domain.
As described above, according to the present embodiment, when the pilot signal is multiplexed and transmitted, the fixed-symbol arrangement unit 2-2 calculates the fixed symbol such that the fixed symbol multiplexed with the pilot signal has a predetermined value at a predetermined position, on the basis of the arrangement position of the pilot signal. Accordingly, even if the pilot signal is multiplexed, the continuity of the phase and amplitude between blocks can be maintained; therefore, the out-of-band spectrum can be suppressed.
Third Embodiment
FIG. 18 is a diagram illustrating a functional configuration example of a transmission apparatus according to a third embodiment of the present invention. As illustrated in FIG. 18, the transmission apparatus according to the present embodiment has the same configuration as that of the configuration example illustrated in FIG. 7 of the first embodiment, except that the transmission apparatus includes a data-symbol generation unit 1-2 instead of the data-symbol generation unit 1 and a same-quadrant mapping unit (symbol arrangement unit) 9 instead of the fixed-symbol arrangement unit 2. Constituent elements having functions identical to those of the first embodiment are denoted by like reference signs in the first embodiment, and redundant explanations thereof will be omitted.
In the first and second embodiments, an example in which a fixed symbol is arranged at a predetermined position has been described. In the present embodiment, a symbol that becomes a signal point in the same quadrant (hereinafter, “same-quadrant symbol”) is arranged instead of the fixed symbol in a complex plane (an IQ plane).
The data-symbol generation unit 1-2 generates N data symbols per block. However, x symbols to be used as the same-quadrant symbols among the N data symbols are assigned with data having the number of bits less than that of normal data symbols (corresponding to low-order data bits described later). The data-symbol generation unit 1-2 generates the same-quadrant symbols by performing mapping such that the same-quadrant symbols of the N data symbols are in the same quadrant. The same-quadrant mapping unit 9 arranges the same-quadrant symbols at predetermined positions in a similar manner to the fixed symbols of the first embodiment to generate a block symbol (symbols for one block consisting of data symbols and same-quadrant symbols). Mapping of the same-quadrant symbols (generation of the same-quadrant symbols) can be performed by the same-quadrant mapping unit 9 by acquiring data bits from the data-symbol generation unit 1-2.
FIG. 19 is a diagram illustrating an example of the same quadrant mapping according to the present embodiment. In FIG. 19, to simplify the description, an example is illustrated in which two symbols are set as the same-quadrant symbols, assuming that x=2. In the present embodiment, the first symbol A(i) and the (N−NCP+1)th symbol B(i) are not always the same symbols, but A(i) and B(i) are mapped so as to be in the same quadrant. Further, A(i) and B(i) are not always the same between the blocks, but A(i) and B(i) are mapped so as to be in the same quadrant. In the case of the fixed symbol, data bits are not included. However, in the present embodiment, the same-quadrant symbol can include data bits, thereby enabling data loss to be minimized.
FIG. 20 is a diagram illustrating an example of the same quadrant mapping in the case of 64QAM. FIG. 20 illustrates a 64QAM constellation and 6-bit values mapped at respective points. For example, as illustrated in FIG. 20, it suffices that mapping is performed by selecting A(i) and B(i) from the upper right quadrant. Specifically, the first two bits of A(i) and B(i) are fixed to “00” and the remaining low-order four bits take arbitrary values. Accordingly, the low-order four bits of A(i) and B(i) can be used as data bits. Mapping is then performed on all the blocks such that the high-order two bits of A(i) and B(i) become “00”. FIG. 20 illustrates an example in which A(i) and B(i) are mapped in the upper right quadrant. However, the present invention is not limited thereto and mapping can be performed in any quadrant of lower right, upper left, and lower left quadrants.
FIG. 21 is a diagram illustrating an example of symbol values when 64QAM same quadrant mapping is performed. The high-order two bits of the first symbol and the (N−NCP+1)th symbol are fixed to “11”. Similarly, in all the blocks, processing of fixing the high-order two bits of the first symbol and the (N−NCP+1)th symbol to “11” is performed. In the example illustrated in FIG. 21, the number of data bits per block becomes 6N−4 bits.
As the quadrant range becomes smaller, the out-of-band spectrum decreases. Therefore, A(i) and B(i) can be mapped not in any of the four quadrants, but in a narrower predetermined range. FIG. 22 is a diagram illustrating an example in which A(i) and B(i) are mapped in a predetermined range of one quadrant. In the example illustrated in FIG. 22, A(i) and B(i) are mapped within a range including four signal points surrounded by a dotted line. That is, mapping only needs to be performed such that the high-order four bits of A(i) and B(i) become “0000”, and the low-order two bits become data bits. To simplify the description, 64QAM has been used for the description; however, any modulation method can be used. Further, even when the pilot symbol is inserted, as in the second embodiment, if it is assumed that k′ is an insertion position of the same-quadrant symbol, it suffices that a symbol is formed such that A(i) becomes the same-quadrant symbol, assuming that Ak′(i)′=ck′A(i)−bk′qk′, while taking the pilot component into consideration. Operations of the present embodiment other than those described above are identical to those of the first embodiment.
The fixed symbol in the first embodiment is one of the same-quadrant symbols and can be considered as an example in which the above predetermined range is narrowed such that only one signal point is included in a predetermined range.
In the above example, two symbols are the same-quadrant symbols in a block; however, three or more symbols can be set as the same-quadrant symbols. Further, phase rotation and amplitude adjustment can be performed on A(i) and B(i) so that the out-of-band spectrum decreases.
As described above, according to the present embodiment, symbols within the same quadrant or a certain range (symbols in which a part of bit values of all the bits of the symbol is set to a fixed value) are used instead of the fixed symbol, to perform interpolation as in the first embodiment. Thus, the continuity of the phase and amplitude between blocks can be maintained; therefore, the out-of-band spectrum can be suppressed and data loss can be reduced.
Fourth Embodiment
FIG. 23 is a diagram illustrating a functional configuration example of a reception apparatus according to a fourth embodiment of the present invention. The reception apparatus according to the present embodiment receives an SC block signal transmitted by the transmission apparatus described in the first and second embodiments.
The reception apparatus according to the present embodiment is such that a synchronization unit 12 performs synchronous processing such as frame synchronization, frequency synchronization, and symbol synchronization on a received signal (an SC block signal). A CP removal unit 13 performs CP removal on the received signal after the synchronous processing. A DFT unit 14 performs DFT processing on the CP-removed received signal. A transmission-line estimation unit 16 performs estimation of a transmission line in accordance with the DFT-processed signal. A sampling unit 15 performs downsampling on the DFT-processed signal. An FDE unit (equalization unit) 17 performs FDE (Frequency Domain Equalizer: frequency domain equalization) processing on the basis of the downsampled signal and the estimation result of the transmission line. An IDFT unit 18 performs IDFT processing on the FDE-processed signal. A fixed-symbol removal unit 19 removes a fixed symbol from the IDFT-processed signal. A demodulation/decoding unit 20 performs demodulation and decoding processing on the signal after the fixed symbol has been removed.
When the first symbol of a block is set as a fixed signal, the length of the CP increases by one symbol by using the first fixed symbol of the next block; therefore, the characteristics with respect to multipath phasing improve. Therefore, the CP removal unit 13 can use one additional symbol as the CP to remove the CP portion. FIG. 24 is a diagram illustrating an example in which the first symbol of the next block is used as the CP.
As described above, in the present embodiment, the reception apparatus that receives the SC block signal transmitted by the transmission apparatus described in the first and second embodiments has been described. The reception apparatus performs demodulation and decoding on the received signal after downsampling and removal of the fixed symbol have been performed. Accordingly, it is possible to perform demodulation and decoding processing on the signal that is transmitted after the fixed symbol is inserted thereinto and interpolation processing is performed thereon.
Fifth Embodiment
FIG. 25 is a diagram illustrating a functional configuration example of a reception apparatus according to a fifth embodiment of the present invention. The reception apparatus according to the present embodiment receives an SC block signal transmitted by the transmission apparatus described in the third embodiment.
The reception apparatus according to the present embodiment is similar to the reception apparatus according to the fourth embodiment, except that a demodulation/decoding/same quadrant demapping unit (demodulation/decoding unit) 19-1 is included instead of the fixed-symbol removal unit 19 and the demodulation/decoding unit 20. Constituent elements having functions identical to those of the fourth embodiment are denoted by like reference signs in the fourth embodiment, and redundant explanations thereof will be omitted.
The demodulation/decoding/same quadrant demapping unit 19-1 removes fixed bits from the same-quadrant symbols in accordance with the signal after the IDFT processing has been performed by the IDFT unit 18, and handles the remaining bits after removal of the fixed bits as data bits to perform the decoding processing. The data symbols other than the same-quadrant symbols are subjected to the demodulation and decoding processing as in the fourth embodiment.
As described above, in the present embodiment, the reception apparatus that receives the SC block signal transmitted from the transmission apparatus described in the third embodiment has been described. The reception apparatus performs downsampling, removes the fixed bits from the same-quadrant symbols, and handles the remaining bits after removal of the fixed bits as data bits to perform the demodulation and decoding processing. Accordingly, the signal transmitted from the transmission apparatus described in the third embodiment can be demodulated and decoded.
In the embodiments described above, an example of performing SC transmission has been described; however, the present invention is not limited thereto, and can be applied to a transmission apparatus and a reception apparatus of various systems including a wired system. Further, the present invention has been described by using DFT and IDFT processing; however, the present invention is not limited thereto, and FFT (Fast Fourier Transform) and IFFT (Inverse FFT) can be used, and a plurality of methods can be combined. The configurations of the transmission apparatus and the reception apparatus are not limited to the apparatus configurations described in the respective embodiments.
Furthermore, an example of inserting the CP as a guard interval has been described in the embodiments described above; however, a guard interval other than the CP can be used. Also in this case, it suffices that the head data symbol and the head of the guard interval are arranged as fixed symbols (or the same-quadrant symbols).
Sixth Embodiment
A transmission apparatus according to a sixth embodiment is described next. In the first embodiment, an example of using a plurality of types of fixed symbols has been described. In the present embodiment, as an expansion thereof, a method of arranging fixed symbols for suppressing the out-of-band spectrum is described.
FIG. 26 is a diagram illustrating an arrangement example of fixed symbols according to the present embodiment. In FIG. 26, a blank portion where no character is written indicates a data symbol and Fi denotes a fixed symbol. In the present embodiment, it is assumed that NL+NR+1 symbols among N symbols in one block are fixed symbols. When XCPth (XCP denotes the number of symbols corresponding to a portion to be copied as the CP), and when N-point DFT processing is performed in the subsequent processing, XCP=NCP (the number of symbols to be copied as the CP)) symbol from the end is assumed to be a reference, NR denotes the number of fixed symbols continuous to the right side (to the rear side) from the reference, and NL denotes the number of fixed symbols continuous to the left side from the reference. In the present embodiment, the NL+NR+1 symbols are referred to as a “fixed symbol series”. As illustrated in FIG. 26, the fixed symbol series is expressed as [F−NL, F−NL+1, F−NL+2, . . . , F−1, F0, F1, . . . FNR]. The subscripts NL and NR respectively denote NL and NR. There is no limitation on the values of the respective symbols Fi in the fixed symbol series, and two or more of Fi can be the same value. If power normalization is to be performed after arrangement of the fixed symbol series in the block symbol, Fi can be set to different values, respectively. For example, as Fi, a symbol such as M-PSK (M-ary-Phase Shift Keying) and M-QAM (M-ary Quadrature Amplitude Modulation) can be used, or several of Fi can be set to zero. Further, the series described in “D. C. Chu, “Polyphase Codes With Good Periodic Correlation Properties”, IEEE Transactions on Information Theory, pp. 531-532, July 1972” can be used as the fixed symbol series.
To obtain the spectrum suppression effect, the same fixed symbol series is used in all the blocks, and the same fixed symbols are arranged at the same positions between the blocks. The method of arranging the fixed symbol series is as described below. F0 of the fixed symbol series is arranged at the first position and the XCPth ((N−XCP+1)th position from the head) position from the end in the block. With reference to these positions, the fixed symbols are arranged on the right and left of the reference position in the order of [F−NL, F−NL+1, F−NL+2, . . . , F—1, F0, F1, . . . , FNR] such that the relative sequence of the fixed symbol series is not changed.
For example, as illustrated in FIG. 26, F0 is arranged at the (N−XCP+1)th position from the head in the block, and with reference to the position of F0, [F1, . . . , FNR] is arranged continuous to F0 on the right side of the reference position, and [F−NL, F−NL+1, F−NL+2, . . . , F−1] (a first symbol group) is arranged on the left side of the reference position. Further, F0 is arranged in the first fixed symbol in the block, and [F0, F1, . . . , FNR] (a second symbol group) is arranged after F0 as the reference position (at the reference position and on the right side of the reference position). After insertion of the CP, the rear portion of a portion to be copied as the CP is added before the first fixed symbol in FIG. 26. Therefore, the fixed symbols are arranged such that the last NL fixed symbols of the block signal become [F−NL, F−NL+1, F−NL+2, . . . , F—1]. Accordingly, after insertion of the CP, with reference to the first position in FIG. 26, [F1, . . . , FNR] is arranged continuous to F0 on the right side of the reference position and [F−NL, F−NL+1, F−NL+2, . . . , F−1] is arranged on the left side of the reference position. When interpolation processing is performed as in the first embodiment, the interpolated sample point is added between symbols. However, due to the circularity of the IDFT output, the interpolated point to be added after the last symbol becomes a point that interpolates between the last symbol F—1 and the first symbol F0. Further, the head of the block signal after insertion of the CP becomes the (N−XCP+1)th fixed symbol F0 from the head of FIG. 26. Thus, the continuity of the phase and amplitude between blocks can be maintained; therefore, the out-of-band spectrum can be suppressed. Further, by increasing NL and NR, an effect of further suppressing the out-of-band spectrum can be acquired.
It is assumed here that XCP is a sufficiently larger value than NL+NR+1 so that the fixed symbols [F−NL, F−NL+1, F−NL+2, . . . , F−1] behind the CP portion of the data and the fixed symbols [F0, F1, . . . , FNR] arranged from the (N−XCP+1)th position do not overlap with each other. For example, all the fixed symbols can be set to zero like Fi=0.
FIG. 27 is a diagram illustrating a specific example of arrangement of the fixed symbol series according to the present embodiment. In the example in FIG. 27, it is assumed that the fixed symbol series is [E, F, A, B, C, D], NL=3, and NR=2. FIG. 28 is a diagram illustrating another specific example of arrangement of the fixed symbol series according to the present embodiment. In the example in FIG. 28, it is assumed that NL=1, NR=2, and the fixed symbol series are F1=−1−j, F−1=−1+j, and F0=1+j. In all the blocks, as illustrated in FIG. 28, the fixed symbol series are arranged at the (N−XCP)th, (N−XCP+1)th, (N−XCP+2)th, N-th, first, and second positions. According to the interpolation method, phase rotation is applied to the output symbol; however, phase rotation can be applied to the fixed symbol series so that a desired phase appears in the time domain.
FIG. 29 is a diagram illustrating a configuration example and a processing example of the transmission apparatus according to the present embodiment. The example in FIG. 29 has such a configuration that a zero insertion unit 3-4 and an IDFT unit 3-5 are provided instead of the oversampling/IDFT unit 3-3 with respect to the configuration of the first embodiment illustrated in FIG. 7. In FIG. 29, the waveform shaping filter 3-2 is removed to simplify the drawing. However, the waveform shaping filter 3-2 can be provided. The data-symbol generation unit 1, the fixed-symbol arrangement unit 2, the CP insertion unit 4, and the DFT unit 3-1 are similar to those in the first embodiment. However, the fixed-symbol arrangement unit 2 performs generation and arrangement of the fixed symbol series described in the present embodiment. As the interpolation method, any method can be used. FIG. 29 illustrates an example in which interpolation is performed by zero insertion and IDFT as an example, and the output [s0, s1, . . . , sN−1] of N points after the DFT processing is divided into two and the zero insertion unit 3-4 inserts zero into the middle (between sN/2−1 and sN/2) (N·(L−1) zeroes are inserted). L denotes a multiplying factor in the oversampling as in the first embodiment. The zero insertion method is similar to that in the first embodiment. The IDFT unit 3-5 performs IDFT processing on the zero-inserted data.
After zero insertion, as illustrated in FIG. 29, N·L signals including zeroes and an DFT output such as [s0, s1, . . . , sN/2−1, 0, 0, . . . , 0, 0, sN/2, sN/2+1, . . . , sN−1] are output. In the example in FIG. 29, x=NL+NR+1.
FIG. 30 is a diagram illustrating another processing example of the transmission apparatus according to the present embodiment. The configuration of the transmission apparatus illustrated in FIG. 30 is similar to that in FIG. 29. In the example in FIG. 30, a configuration example in which the number of data points ND at which DFT processing is performed is larger than the number of symbols N in one block is illustrated. In this case, the DFT unit 3-1 performs DFT processing of ND points. When the DFT processing of ND points is to be performed, for example, zero insertion is performed in order to change N data points to ND data. However, there is no limitation on the DFT processing method of the ND points. In this case, the output from the DFT unit 3-1 becomes [s0, s1, . . . , sND−1]. Also in this case, as in the example in FIG. 29, the output after the DFT processing is divided into two, and 0 is inserted into the middle. The number of zeroes to be inserted becomes N·(L−1)+N−ND. If 0≦k≦ND/y−1 when (L×x)/(L×N)=y/ND is satisfied, the (ky+1)th data signal before input to the IDFT unit 3-5, to which phase rotation and amplitude adjustment are applied, is output as the (kLx+1)th signal of the output signal of the IDFT unit 3-5. Therefore, x, y, and k only need to be set so that NCP=N−kx and XCP=ND−ky.
Furthermore, in the present embodiment, the fixed symbol series becomes the same between the blocks. However, the present embodiment can be configured such that the fixed symbol series becomes the same-quadrant symbol as described in the third embodiment. As a specific example, the symbol arrangement example in FIG. 28 is used. For example, in the case where the 64QAM signal as illustrated in FIG. 20 is used, if the first two bits of symbols having the symbol number N−XCP and the symbol number N are fixed to “00”, the first two bits of symbols having the symbol number N−XCP+1 and the symbol number 1 are fixed to “01”, and the first two bits of symbols having the symbol number N−XCP+2 and the symbol number 2 are fixed to “11”, it is possible to use 4×3=12 bits in total as data bits. As described in the second embodiment and with reference to the drawings, when the pilot symbols are multiplexed, the fixed symbol series of the present embodiment can be used.
As described above, according to the present embodiment, with reference to the positions of the first symbol and the head of a portion to be copied in the CP insertion of the block symbol, the same fixed symbol series is arranged in each block before and after the reference position. Accordingly, the continuity of the phase and amplitude between blocks can be maintained; therefore, the out-of-band spectrum can be suppressed.
INDUSTRIAL APPLICABILITY
As described above, the transmission apparatus, the reception apparatus, and the communication system according to the present invention are useful in a communication system that performs SC block transmission, and are particularly suitable for a communication system that performs CP insertion.
REFERENCE SIGNS LIST
1, 1-1, 1-2 data-symbol generation unit, 2, 2-2 fixed-symbol arrangement unit, 3 interpolation unit, 3-1 DFT unit, 3-2, 3-20, 3-21 waveform shaping filter, 3-3 oversampling/IDFT unit, 3-4 zero insertion unit, 3-5 IDFT unit, 4 CP insertion unit, 5 frequency-domain arrangement unit, 6 pilot-signal generation unit, 7 frequency/time domain conversion unit, 8 time-domain multiplexing unit, 9 same-quadrant mapping unit, 12 synchronization unit, 13 CP removal unit, 14 DFT unit, 15 sampling unit, 16 transmission-line estimation unit, 17 FDE unit, 18 IDFT unit, 19 fixed-symbol removal unit, 19-1 demodulation/decoding/same quadrant demapping unit, 20 demodulation/decoding unit.

## Claims

1. A transmission apparatus that transmits a block signal including a plurality of data symbols, the transmission apparatus comprising:
a data-symbol generator circuit that generates data symbols;
a symbol arranger circuit that arranges the data symbols and same-quadrant symbols in a time domain such that two or more same-quadrant symbols that become signal points in a same quadrant in a complex plane are inserted at predetermined positions in a block signal to generate a block symbol;
an interpolator circuit that performs interpolation processing on the block symbol; and
a Cyclic Prefix (CP) inserter circuit that inserts a Cyclic Prefix into a signal on which the interpolation processing has been performed to generate the block signal,
wherein the symbol arranger circuit arranges the same-quadrant symbols at a head of a symbol to be copied as a Cyclic Prefix and a head of the block symbol, and
wherein the interpolator circuit performs the interpolation processing such that an interpolated point that has interpolated between a last symbol of the block symbol and a head symbol of the block symbol is added behind the last symbol.

2. The transmission apparatus according to claim 1, wherein
the interpolator circuit includes
a Fourier transformer that performs a Fourier transform circuit on the block symbol,
an oversampler circuit that performs oversampling to increase number of data points on data on which the Fourier-transform has been performed, and
an inverse Fourier transformer circuit that performs an inverse Fourier transform on data on which the oversampling has been performed.

3. The transmission apparatus according to claim 1, wherein symbols having a same phase and a same amplitude are generated as the two or more same-quadrant symbols.

4. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 3 as a received signal,
the reception apparatus comprising:
A Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal;
a fixed-symbol remover circuit that removes a fixed symbol, which is a symbol other than a data symbol and is inserted at a predetermined position, from a signal on which the IDFT processing has been performed; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a signal from which the fixed symbol has been removed.

5. The transmission apparatus according to claim 1, wherein a part of bits of the same-quadrant symbols is used as a data bit.

6. The transmission apparatus according to claim 5, wherein a bit other than the data bit of the same-quadrant symbols has a fixed value.

7. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 5 as a received signal,
the reception apparatus comprising:
a Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a data symbol at a predetermined position of a signal on which the IDFT processing has been performed, and performs demodulation and decoding on a same-quadrant symbol at a predetermined position, a part of bits of which is used as a data bit, in accordance with the data bit of the same-quadrant symbol.

8. The transmission apparatus according to claim 1, wherein the same-quadrant symbols are arranged at same positions in all block signals in a frame.

9. The transmission apparatus according to claim 1, wherein at least one of phase rotation and amplitude adjustment is applied to each of the same-quadrant symbols.

10. The transmission apparatus according to claim 1, wherein
the predetermined positions are a first position that is a head of the block symbol and a second position that is a head of the symbol to be copied as a Cyclic Prefix,
the symbol arranger circuit generates a symbol series that includes a plurality of symbols including the same-quadrant symbols,
the symbol series includes a first symbol group before a first symbol position and a second symbol group after the first symbol position, and
the symbol arranger circuit arranges the second symbol group such that the first and second positions become a head of the second symbol group, and arranges the first symbol group such that a last symbol of the block symbol and a symbol that is one before the second position become a last symbol of the first symbol group.

11. A communication system comprising:
the transmission apparatus according to claim 1; and
a reception apparatus that receives a signal transmitted from the transmission apparatus.

12. A transmission apparatus that transmits a block signal including a plurality of data symbols, the transmission apparatus comprising:
a data-symbol generator circuit that generates data symbols;
a pilot-signal generator circuit that generates a pilot signal in a frequency domain and a time domain signal of the pilot signal;
a symbol arranger circuit that generates two or more same-quadrant symbols that become signal points in a same quadrant in a complex plane after multiplexing of the data symbols and the pilot signal, and arranges the data symbols and the same-quadrant symbols such that the same-quadrant symbols are inserted at predetermined positions in a block signal to generate a block symbol;
a Fourier transformer circuit that performs a Fourier transform on the block symbol;
a frequency-domain arranger circuit that generates arrangement data in which data on which the Fourier transform has been performed and the pilot signal are arranged in the frequency domain;
an oversampler circuit that performs oversampling to increase number of data points on the arrangement data;
an inverse Fourier transformer circuit that performs an inverse Fourier transform on data on which the oversampling has been performed; and
a Cyclic Prefix (CP) inserter circuit that inserts a Cyclic Prefix into a signal on which the inverse Fourier-transform has been performed to generate the block signal, wherein
the symbol arranger circuit generates the same-quadrant symbols in accordance with the time domain signal.

13. The transmission apparatus according to claim 12, wherein the symbol arranger circuit arranges the same-quadrant symbols at a head of a symbol to be copied as a Cyclic Prefix and a head of the block symbol.

14. The transmission apparatus according to claim 12, wherein symbols having a same phase and a same amplitude are generated as the two or more same-quadrant symbols.

15. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 14 as a received signal,
the reception apparatus comprising:
a Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal;
a fixed-symbol remover circuit that removes a fixed symbol, which is a symbol other than a data symbol and is inserted at a predetermined position, from a signal on which the IDFT processing has been performed; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a signal from which the fixed symbol has been removed.

16. The transmission apparatus according to claim 12, wherein a part of bits of the same-quadrant symbols is used as a data bit.

17. The transmission apparatus according to claim 16, wherein a bit other than the data bit of the same-quadrant symbols has a fixed value.

18. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 16 as a received signal,
the reception apparatus comprising:
a Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a data symbol at a predetermined position of a signal on which the IDFT processing has been performed, and performs demodulation and decoding on a same-quadrant symbol at a predetermined position, a part of bits of which is used as a data bit, in accordance with the data bit of the same-quadrant symbol.

19. The transmission apparatus according to claim 12, wherein the same-quadrant symbols are arranged at same positions in all block signals in a frame.

20. The transmission apparatus according to claim 12, wherein at least one of phase rotation and amplitude adjustment is applied to each of the same-quadrant symbols.

21. The transmission apparatus according to claim 12, wherein
the predetermined positions are a first position that is a head of the block symbol and a second position that is a head of a symbol to be copied as a Cyclic Prefix,
the symbol arranger circuit generates a symbol series that includes a plurality of symbols including the same quadrant symbols,
the symbol series includes a first symbol group before a first symbol position and a second symbol group after the first symbol position, and
the symbol arranger arranges the second symbol group such that the first and second positions become a head of the second symbol group, and arranges the first symbol group such that a last symbol of the block symbol and a symbol that is one before the second position become a last symbol of the first symbol group.

22. A communication system comprising:
the transmission apparatus according to claim 12; and
a reception apparatus that receives a signal transmitted from the transmission apparatus.

23. A transmission apparatus comprising:
a data-symbol generator circuit that generates data symbols;
a pilot-signal generator circuit that generates a pilot signal in a time domain;
a symbol arranger circuit that generates two or more same-quadrant symbols that become signal points in a same quadrant in a complex plane after multiplexing of the data symbols and the pilot signal, and arranges the data symbols and the same-quadrant symbols such that the same-quadrant symbols are inserted at predetermined positions in a block signal to generate a block symbol;
an interpolator circuit that performs interpolation processing on the block symbol;
a time-domain multiplexer circuit that multiplexes the pilot signal and a signal on which the interpolation processing has been performed; and
a Cyclic Prefix (CP) inserter circuit that inserts a Cyclic Prefix into a signal multiplexed by the time-domain multiplexer circuit to generate the block signal, wherein
the symbol arranger circuit generates the same-quadrant symbols in accordance with the pilot signal.

24. The transmission apparatus according to claim 23, wherein the symbol arranger circuit arranges the same-quadrant symbols at a head of a symbol to be copied as a Cyclic Prefix and a head of the block symbol.

25. The transmission apparatus according to claim 23, wherein symbols having a same phase and a same amplitude are generated as the two or more same-quadrant symbols.

26. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 25 as a received signal,
the reception apparatus comprising:
a Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal;
a fixed-symbol remover circuit that removes a fixed symbol, which is a symbol other than a data symbol and is inserted at a predetermined position, from a signal on which the IDFT processing has been performed; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a signal from which the fixed symbol has been removed.

27. The transmission apparatus according to claim 23, wherein a part of bits of the same-quadrant symbols is used as a data bit.

28. The transmission apparatus according to claim 27, wherein a bit other than the data bit of the same-quadrant symbols has a fixed value.

29. A reception apparatus that receives a signal transmitted from the transmission apparatus according to claim 27 as a received signal,
the reception apparatus comprising:
a Cyclic Prefix (CP) remover circuit that removes a Cyclic Prefix from the received signal;
a Discrete Fourier Transform (DFT) processor that performs DFT processing on the received signal from which the Cyclic Prefix has been removed;
a sampler circuit that performs downsampling on a signal on which the DFT processing has been performed;
a transmission-line estimator circuit that performs estimation of a transmission line in accordance with the signal on which the DFT processing has been performed;
an equalizer circuit that performs equalization processing on a basis of an estimation result of the transmission line and a signal on which the downsampling has been performed;
an Inverse Discrete Fourier Transform (IDFT) processor that performs IDFT processing on an equalized signal; and
a demodulator/decoder circuit that performs demodulation and decoding in accordance with a data symbol at a predetermined position of a signal on which the IDFT processing has been performed, and performs demodulation and decoding on a same-quadrant symbol at a predetermined position, a part of bits of which is used as a data bit, in accordance with the data bit of the same-quadrant symbol.

30. The transmission apparatus according to claim 23, wherein the same-quadrant symbols are arranged at same positions in all block signals in a frame.

31. The transmission apparatus according to claim 23, wherein at least one of phase rotation and amplitude adjustment is applied to each of the same-quadrant symbols.

32. The transmission apparatus according to claim 23, wherein
the predetermined positions are a first position that is a head of the block symbol and a second position that is a head of a symbol to be copied as a Cyclic Prefix,
the symbol arranger generates a symbol series that includes a plurality of symbols including the same-quadrant, symbols,
the symbol series includes a first symbol group before a first symbol position and a second symbol group after the first symbol position, and
the symbol arranger arranges the second symbol group such that the first and second positions become a head of the second symbol group, and arranges the first symbol group such that a last symbol of the block symbol and a symbol that is one before the second position become a last symbol of the first symbol group.

33. A communication system comprising:
the transmission apparatus according to claim 23; and
a reception apparatus that receives a signal transmitted from the transmission apparatus.