EXHIBIT 18

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 1 of 7 PageID #: 259
Claim 1 

1 r pre l A computerimplemented method for use in 

a computer system including a 

plurality of resources, the 

method comprising steps of: 

U.S. Patent No. 779307539 

Identification 

To the extent the preamble is limiting, the Lenovo moto Edge 5G uses an ARMv8-A based processor that 

implements a method for use in a computer system including a plurality of resources comprising the steps below. 

Motorola edge 5G UW 

Nebula Blue ***** 738Reviews 

Performance 

Blue tooth 

Bluetooth.., 5.2 

Processor 

Qualcomm· SnapdragonTM 778G mobile platform I AdrenoTM 542L GPU 

Storage 

6GB RAM 1128GB or 256GB Storage 

Operating System 

AndroidTM 11 

Hotspot 

Wi-fi hotspot 

Security 

Side-mounted fingerprint reader I Face unlock I ThinkShield for mobile 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 2 of 7 PageID #: 260
Claim 1 Identification 

https://www.verizon.com/smartphones/motorola-edge-Sg-uw/ 

Moto edge 5G includes a Qualcomm Snapdragon 778G mobile platfo1m processor, which uses the Qualcomm 

Kiyo 670 CPU. 

Snapdragon 778G SG Mobile Platform I Qualcomm 

Kryo 670 [ edit ] 

The Kryo 670 CPU was announced with the Snapdragon 780G on 25 March 2021 l

391 It is also used in tile Snapdragon 778G and 778G+, as well as the 

782G. 

• 1 Kryo 670 Prime (ARM Cortex-A78 based) @ 2.4-2.7 GHz 

• 3 Kryo 670 Gold (ARM Cortex-A78 based) @ 2.2 GHz 

• 4 Kryo 670 SilVer (ARM Cortex-A55 based) @ 1.9 GHz 

• 778G/778G+f782G: TSMC 6 nm (N6) Process 

• 780G: Samsung 5 nm LPE Process 

https:// en. wi kiped ia.org/wiki/Kryo 

The Cortex-A55 core is a mid-range, low-po.ver core that implements the AR1V[v8-A architecture with 

support for the v8.2 extension, the RAS extension, the Load acquire (LDAPR) instructions introduced in 

the ARMv8.3 extension, and the Dot Product instmctions introduced in the ARMv8.4 extension. 

ARM® Cortex®-A55 Core, Revision rlpO, Technical Reference Manual 

I Security in an ARMv8-A system 

A secure or truSted system is one that proteas assetS. for example passwords or credit card 

details from a range of plausible attaclcs. to prevent them from being copied or damaged, or made 

unavailable. 

Security is defined by the principles of. 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 3 of 7 PageID #: 261
Claim 1 Identification 

Security in an ARMv8-A System (ht!J2s://develoQer.ann.com/documentation/100935/0100/Security-in-ARMv8-

A-svstems-?lang=en) 

[l] (A) receiving a request from The system receives a request from a software program (such as a software application or OS) to access a 

a software program to access a resource, such as a nonnal world resource or a secure world resource. 

specified one of the plurality of 

resources; 

Nonnal wood Secure \Y0<1d 

ELO ( Applkaoon) ( AWkat~) (Appia~) ( Applation) : ( Secvre finnware ) 

---------------------------------~--------------- EL1 ( Guest OS ) ( Guest OS ):( Trusted OS J ---------------------------------,---------------· 

El2 ( HypeMSOr ) : No E~ Secure 

-------------- EL3 ( SeQ-.manlar ] 

Fiiure I Security model for AArch64 

The ARM Architeccure Reference Manual uses the terms Secure and Non-secure to refer to 

system security states. A Non-secure state does not automatically mean security vulnerability, but 

rather normal operation and is therefore the same as the Normal world. Typically, there is a 

master and slave relationship between Non-secure and Secure worlds. Code in the Secure world is 

only e.xecuted when the OS permits Secure world execution through a mechanism that is initiated 

by the Secure Monitor Call (SMC) instruction. 

Security in an ARMv8-A System at 5 

r1 l (B) determining whether the A detennination is made whether the specified one of the plurality of resources is a protected resource. For 

specified one of the plurality of example, whether the resource is in secure world or nonnal world. 

resources is a protected 

resource; 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 4 of 7 PageID #: 262
Claim 1 

r1 l (C) if the specified one of 

the plurality of resources is a 

protected resource, perfonning 

steps of: 

[l(C)] (1) if the computer 

system is operating in a 

protected mode of operation, 

then denying the request 

regardless of access rights 

associated with the software 

program including software 

programs having a mostprivileged level; and 

Identification 

The ARM Security Extensions model allows system developers to partition device hardware and 

software resources, so that they exist in either the Secure world for the security subsystem, or the 

Normal world for everything else. Correct system design can ensure that no Secure world assets 

can be accessed from the Normal world. A Secure design places all sensitive resources in the 

Secure world, and ide.ally has robust software running that can protect assets against a wide range 

of possible software attacks. 

Security in an ARMv8-A System at 5 

If the specified one of the plurality of resources is a protected resource ( e.g., in secure world), the steps below are 

perfo1med. 

If the computer system is operating in a protected mode of operation, then the request is denied regardless of 

access rights associated with the software program including software programs having a most-privileged level. 

For example, if the Secure Monitor Disable bit is set to disable, Secure Monitor Call (SMC) instmctions, required 

to access secure world resources, are disabled. 

D19.2.120 SCR_EL3, Secure Configuration Register 

TI1e SCR EL3 characteristics are: 

PurpostDefines the configuration of the cmTent Secmity state. It specifies: 

• The Secmity state ofELO. ELL and EL2. TI1e Security state is Secure. Non-secure. or Realm. 

• The Execution state at lower Exception levels. 

• Whether IRQ. FIQ. SEirnr imem1pts. and Exiemal abo11 exceptions ru-e taken to EL3. 

• Whether various operations are u-apped to EL3. 

Alm Ai·chitecture Reference Manual for A-Profile Ai·chitecture at D19.2.29 

(https ://developer.arm.com/ documentation/ ddi048 7 /latest/) 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 5 of 7 PageID #: 263
Claim 1 Identification 

SMD, bit [7] 

Secure Monitor Call disable. Disables SMC instmctions at ELl and above. from any Security state 

and both Execution states. repo11ed using an ESR_ELx.EC Yalue of0x00. 

0b0 SMC instructions are enabled at EL3. EL2 and ELI. 

0bl SMC instrnctions are UNDEFINED. 

~Ott 

SMC instructions ai-e always UNDEFINED at ELO. Any resulting exception is taken from the cm1·ent 

Exception leYel to the Ctlffent Exception level. 

IfHCR_EL2.TSC or HCR.TSC traps attempted ELl execution of SMC instructions to EL2. that trap 

has priority oYer this disable. 

The reset behavior of this field is: 

. On a Wann reset. this field resets to an architecturally UNKNOWN value . 

Alm AI·chitecture Reference Manual for A-Profile AI·chitecture at D19-6959. 

The Secure Monitor Call (SMC) instruction proYides softv.-are with a system call to EL3. When executing at a 

p1frileged Exception le,·el. SMC instrnctions generates exceptions. For more infonnation. see Secure Moniror Call 

(SMC) esception on page Gl-9811 and SMC on page F5-8734. I 

Figure G 1- 1 sho,vs that when EL3 is using AArch32. the Exception levels and modes available in each Secmity 

state are as follows: 

Secure state 

ELO User mode. 

EL3 Ally mode that is available in Secure state. other than User mode. 

Alm AI·chitecture Reference Manual for A-Profile AI·chitecture at Gl -9748-49. 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 6 of 7 PageID #: 264
Claim 1 Identification 

[l(C)] (2) processing the If the computer system is not operating in the protected mode of operation (e.g., SMD set to 0), then the request 

request based on the access is processed based on access rights associated with the software program. 

rights associated with the 

software program if the The ARM Architecture Reference Manual uses the terms Secure and Non-secure to refer to 

computer system is not system security states. A Non-secure state does not automatically mean security vulnerability, but 

operating in the protected mode rather normal operation and is therefore the same as the Normal world. Typic:ally, there is a 

master and slave relationship between Non-secure and Secure worlds. Code in the Secure world is 

of operation. only executed when the OS permits Secure world execution through a mechanism that is initiated 

by the Secure Monitor Call (SMC) instruction. 

N ote 

The use of the word world is used to describe not just the Execution state, but also all 

memory and peripherals that are accessible in that state. Non-secure memory and 

functions are also accessible to the Secure world. 

The role of the Secure monitor is to provide a gatekeeper which manages the switches between 

the Secure and Non-secure worlds. In most designs its functionality is similar to a traditional 

operating system context switch, ensuring that state of the world that the core is leaving is safely 

saved, and the state of the world the processor is switching to is correctly restored. 

Security in an ARMv8-A System at 5 

Case 2:23-cv-00445-JRG Document 1-19 Filed 09/27/23 Page 7 of 7 PageID #: 265