# Patent

## Title
Power amplifier

## Abstract

er amplifier includes a power splitter that splits a first signal into a second signal and a third signal delayed from the second signal by about 90°, a first amplifier that outputs a fourth signal by amplifying the second signal when a power level of the first signal equals/exceeds a first level, a second amplifier that outputs a fifth signal by amplifying the third signal when the power level of the first signal equals/exceeds a second level higher than the first level, a first phase shifter that receives the fourth signal and outputs a sixth signal delayed from the fourth signal by about 45°, a second phase shifter that receives the fifth signal and outputs a seventh signal advanced from the fifth signal by about 45°, and a combining unit that outputs an amplified signal of the first signal by combining the sixth and seventh signals.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to U.S. application Ser. No. 14/792,902, filed on Jul. 7, 2015, which claims priority from Japanese Patent Application No. 2014-142433 filed on Jul. 10, 2014. The contents of these applications are incorporated herein by reference in their entireties.
BACKGROUND
Field
The present disclosure relates to a power amplifier.
Description of the Related Art
As a high-efficiency power amplifier, a Doherty amplifier is disclosed, for example, in Japanese Unexamined Patent Application Publication No. 8-330873. As disclosed in the publication, a Doherty amplifier includes a carrier amplifier and a peak amplifier connected in parallel. The carrier amplifier operates irrespective of the power level of the input signal. The peak amplifier is off when at a low power level of the input signal and operates at a high power level of the input signal. In such a Doherty amplifier, a λ/4 transmission line is commonly adopted on the output side of the carrier amplifier to change the load impedance of the carrier amplifier in accordance with the operating state of the peak amplifier.
SUMMARY
As described above, the Doherty amplifier has drawn attention as a high-efficiency amplifier. A common Doherty amplifier, however, is unsuitable for being mounted in a small electronic device such as a cellular phone due to a large circuit size of the λ/4 transmission line.
The present disclosure has been made in view of the above circumstances, and it provides a power amplifier capable of realizing high efficiency and a reduction in size.
A power amplifier according to an aspect of the present disclosure includes a power splitter, a first amplifier, a second amplifier, a first phase shifter, a second phase shifter, and a combining unit. The power splitter splits a first signal into a second signal and a third signal delayed from the second signal by about 90 degrees. The first amplifier outputs a fourth signal by amplifying the second signal when a power level of the first signal equals or exceeds a first level. The second amplifier outputs a fifth signal by amplifying the third signal when the power level of the first signal equals or exceeds a second level higher than the first level. The first phase shifter receives an input of the fourth signal and outputs a sixth signal delayed from the fourth signal by about 45 degrees. The second phase shifter receives an input of the fifth signal and outputs a seventh signal advanced from the fifth signal by about 45 degrees. The combining unit outputs an amplified signal of the first signal by combining the sixth signal and the seventh signal.
According to the present disclosure, a power amplifier capable of realizing high efficiency and a reduction in size is provided.
Other features, elements, characteristics, and advantages of the present disclosure will become more apparent from the following detailed description of embodiments of the present disclosure with reference to the attached drawings.



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a diagram illustrating a configuration example of a power amplifier as an embodiment of the present disclosure;
FIG. 2 is characteristics illustrating an example of operating characteristics of a carrier amplifier and a peak amplifier;
FIG. 3 is a diagram illustrating a state in which the carrier amplifier is on and the peak amplifier is off;
FIG. 4 is a diagram illustrating a state in which the carrier amplifier and the peak amplifier are both on;
FIG. 5 is a diagram illustrating a path on the side of the carrier amplifier in the state of FIG. 4;
FIG. 6 is a diagram illustrating a path on the side of the peak amplifier in the state of FIG. 4;
FIG. 7 is a diagram for illustrating that a parallel circuit formed of a grounded capacitor and a grounded inductor is omissible;
FIG. 8 is a diagram illustrating another example of the configuration of the power amplifier;
FIG. 9 is characteristics illustrating an example of simulation results of the phase difference between the output of the carrier amplifier and the output of the peak amplifier;
FIG. 10A is characteristics illustrating an example of a simulation result of the power added efficiency obtained in a common Doherty amplifier;
FIG. 10B is characteristics illustrating an example of a simulation result of the power added efficiency obtained in the power amplifier in FIG. 8; and
FIG. 11 is a diagram illustrating another example of the configuration of the power amplifier.



DESCRIPTION OF THE EMBODIMENTS
With reference to the drawings, an embodiment of the present disclosure will be described below. FIG. 1 is a diagram illustrating a configuration example of a power amplifier as an embodiment of the present disclosure. A power amplifier 100 is mounted in a cellular phone, for example, and used to amplify the power of a signal that is transmitted to a base station. The power amplifier 100 includes an initial-stage amplifier 110, a carrier amplifier 111, a peak amplifier 112, matching networks (MNs) 120 and 121, a coupled-line 3 dB coupler (hereinafter simply referred to as “3 dB coupler”) 130, phase shifters 140 and 141, a combining unit 142, an inductor 150, and a capacitor 151. The power amplifier 100 may be formed on a single IC chip or multiple IC chips.
The initial-stage amplifier 110 (a third amplifier) amplifies a radio frequency (RF) signal RFIN (an input signal) input via the matching network 120, and outputs an amplified signal (a first signal). The frequency of the signal RFIN is about a few gigahertz, for example.
The carrier amplifier 111, the peak amplifier 112, the 3 dB coupler 130, the phase shifters 140 and 141, and the combining unit 142 form a second-stage amplifier circuit which amplifies the signal output from the initial-stage amplifier 110 (the first signal), and which is similar in configuration to a common Doherty amplifier.
The 3 dB coupler 130 (a power splitter) splits the signal output from the initial-stage amplifier 110 (the first signal) into a signal to the carrier amplifier 111 (a second signal) and a signal to the peak amplifier 112 (a third signal). The phase of the signal to the peak amplifier 112 is delayed from the phase of the signal to the carrier amplifier 111 by about 90 degrees.
The carrier amplifier 111 (a first amplifier) amplifies the signal input thereto (the second signal), and outputs an amplified signal (a fourth signal). Further, the peak amplifier 112 (a second amplifier) amplifies the signal input thereto (the third signal), and outputs an amplified signal (a fifth signal).
FIG. 2 is characteristics illustrating an example of operating characteristics of the carrier amplifier 111 and the peak amplifier 112. In FIG. 2, the horizontal axis represents the voltage of the signal RFIN, and the vertical axis represents the current flowing through the respective amplifiers. Meanwhile, the peak amplifier 112 operates when the voltage level of the signal RFIN equals or exceeds a level VBACK, which is lower than a maximum level VMAX by a predetermined value. That is, the peak amplifier 112 operates when the power level of the signal RFIN equals or exceeds a level (a second level) lower than a maximum level by a predetermined value (6 dB, for example).
The phase shifter 140 (a first phase shifter) includes an inductor 160 (a first inductor) and a capacitor 161 (a second capacitor). The inductor 160 is connected in series between the carrier amplifier 111 and the combining unit 142. The capacitor 161 has one end electrically connected to the combining unit 142 and the other end grounded. The phase shifter 140 outputs a signal (a sixth signal), and the phase of which is delayed from the phase of the signal output from the carrier amplifier 111 (the fourth signal) by about 45 degrees. In the present embodiment, the inductance of the inductor 160 is set to L=RL/ω. Further, in the present embodiment, the capacitance of the capacitor 161 is set to C=1/(2RLω). Herein, RL represents the impedance from the combining unit 142 to the matching network 121, and ω represents the angular frequency corresponding to the center frequency of the signal RFIN. The principle of phase conversion in the phase shifter 140 will be described later.
The phase shifter 141 (a second phase shifter) includes a capacitor 170 (a first capacitor) and an inductor 171 (a second inductor). The capacitor 170 is connected in series between the peak amplifier 112 and the combining unit 142. The inductor 171 has one end electrically connected to the combining unit 142 and the other end grounded. The phase shifter 141 outputs a signal (a seventh signal), and the phase of which is advanced from the phase of the signal output from the peak amplifier 112 (the fifth signal) by about 45 degrees. In the present embodiment, the capacitance of the capacitor 170 is set to C=1/(RLω). Further, in the present embodiment, the inductance of the inductor 171 is set to L=2RL/ω. The principle of phase conversion in the phase shifter 141 will be described later.
The combining unit 142 outputs a combined signal of the signal output from the phase shifter 140 (the sixth signal) and the signal output from the phase sifter 141 (the seventh signal) via the matching network 121 as an amplified signal RFOUT of the signal RFIN.
FIG. 3 is a diagram illustrating a state in which the carrier amplifier 111 is on and the peak amplifier 112 is off, that is, the signal RFIN is lower than the level VBACK. Since the peak amplifier 112 is off in this case, the impedance on the output side of the peak amplifier 112 is ideally open. As described later, the capacitor 161 and the inductor 171 are omissible. When RL represents the impedance on the load side (on the side of the matching network 121) viewed from the combining unit 142 and the capacitor 161 and the inductor 171 are ignored, therefore, the load-side impedance viewed from the output of the inductor 160 is also RL. Accordingly, the load-side impedance viewed from the output of the carrier amplifier 111 is expressed as RL+jω×(RL/ω)=RL+j×RL.
FIG. 4 is a diagram illustrating a state in which the carrier amplifier 111 and the peak amplifier 112 are both on and an equal current flows therethrough, that is, the signal RFIN is at the maximum level VMAX. In this case, the peak amplifier 112 is on, and the same current as that in the carrier amplifier 111 flows through the peak amplifier 112. When RL represents the impedance on the load side (on the side of the matching network 121) viewed from the combining unit 142, therefore, the load-side impedance viewed from the output of the phase shifter 140 and the load-side impedance viewed from the output of the phase shifter 141 are both 2RL with the power splitting of the load-side impedance RL. That is, since the phase shifters 140 and 141 are connected in parallel, the combined impedance of the phase shifters 140 and 141 needs to be 2RL, twice the load-side impedance RL, in order to match the combined impedance and the load-side impedance RL. In this state, the phase shifter 140 delays the phase by about 45 degrees, and performs impedance conversion between the load-side impedance (RL) viewed from the output of the carrier amplifier 111 and the load-side impedance (2RL) viewed from the output of the phase shifter 140. Further, the phase shifter 141 advances the phase by about 45 degrees, and performs impedance conversion between the load-side impedance (RL) viewed from the output of the peak amplifier 112 and the load-side impedance (2RL) viewed from the output of the phase shifter 141. The principle of phase conversion and impedance conversion will be described below.
FIG. 5 is a diagram illustrating a path on the side of the carrier amplifier 111 in the state of FIG. 4. Herein, V1 and I1 respectively represent the voltage and the current on the input side of the phase shifter 140, and V2 and I2 respectively represent the voltage and the current on the output side of the phase shifter 140. Since the load-side impedance viewed from the output of the phase shifter 140 is 2RL, the current I2 is expressed by the following equation.




  
    
      
        
          I
          2
        
        =
        
          
            V
            2
          
          
            2
            ⁢
            
              
            
            ⁢
            
              R
              L
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          1
        
        ]
      
    
  




Further, the current I1 is expressed by the following equation.




  
    
      
        
          I
          1
        
        =
        
          
            
              I
              2
            
            +
            
              
                V
                2
              
              
                1
                
                  jω
                  ⁢
                  
                    
                  
                  ⁢
                  
                    1
                    
                      2
                      ⁢
                      
                        R
                        L
                      
                      ⁢
                      ω
                    
                  
                
              
            
          
          =
          
            
              
                
                  V
                  2
                
                
                  2
                  ⁢
                  
                    
                  
                  ⁢
                  
                    R
                    L
                  
                
              
              ⁢
              
                (
                
                  1
                  +
                  j
                
                )
              
            
            =
            
              
                (
                
                  1
                  +
                  j
                
                )
              
              ⁢
              
                I
                2
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          2
        
        ]
      
    
  




Further, the voltage V1 is expressed by the following equation.




  
    
      
        
          V
          1
        
        =
        
          
            
              V
              2
            
            +
            
              
                I
                1
              
              ⁢
              j
              ⁢
              
                
              
              ⁢
              ω
              ⁢
              
                
              
              ⁢
              
                
                  R
                  L
                
                ω
              
            
          
          =
          
            
              
                V
                2
              
              +
              
                
                  
                    j
                    -
                    1
                  
                  2
                
                ⁢
                
                  V
                  2
                
              
            
            =
            
              
                
                  1
                  +
                  j
                
                2
              
              ⁢
              
                V
                2
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          3
        
        ]
      
    
  




The above equation reveals that the phase of the voltage V2 is delayed from the phase of the voltage V1 by about 45 degrees.
Further, the load-side impedance viewed from the output of the carrier amplifier 111 is expressed by the following equation.




  
    
      
        
          
            V
            1
          
          
            I
            1
          
        
        =
        
          
            
              
                
                  1
                  +
                  j
                
                2
              
              ⁢
              
                V
                2
              
            
            
              
                (
                
                  1
                  +
                  j
                
                )
              
              ⁢
              
                I
                2
              
            
          
          =
          
            
              
                1
                2
              
              ·
              
                
                  V
                  2
                
                
                  I
                  2
                
              
            
            =
            
              
                
                  
                    1
                    2
                  
                  ·
                  2
                
                ⁢
                
                  
                
                ⁢
                
                  R
                  L
                
              
              =
              
                R
                L
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          4
        
        ]
      
    
  




The above equation reveals that the load-side impedance viewed from the output of the carrier amplifier 111 is RL.
FIG. 6 is a diagram illustrating a path on the side of the peak amplifier 112 in the state of FIG. 4. Herein, V1 and I1 respectively represent the voltage and the current on the input side of the phase shifter 141, and V2 and I2 respectively represent the voltage and the current on the output side of the phase shifter 141. Since the load-side impedance viewed from the output of the phase shifter 141 is 2RL, the current I2 is expressed by the following equation.




  
    
      
        
          I
          2
        
        =
        
          
            V
            2
          
          
            2
            ⁢
            
              
            
            ⁢
            
              R
              L
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          5
        
        ]
      
    
  




Further, the current I1 is expressed by the following equation.




  
    
      
        
          I
          1
        
        =
        
          
            
              I
              2
            
            +
            
              
                V
                2
              
              
                j
                ⁢
                
                  
                
                ⁢
                ω
                ⁢
                
                  
                    2
                    ⁢
                    
                      
                    
                    ⁢
                    
                      R
                      L
                    
                  
                  ω
                
              
            
          
          =
          
            
              
                
                  V
                  2
                
                
                  2
                  ⁢
                  
                    
                  
                  ⁢
                  
                    R
                    L
                  
                
              
              ⁢
              
                (
                
                  1
                  -
                  j
                
                )
              
            
            =
            
              
                (
                
                  1
                  -
                  j
                
                )
              
              ⁢
              
                I
                2
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          6
        
        ]
      
    
  




Further, the voltage V1 is expressed by the following equation.




  
    
      
        
          V
          1
        
        =
        
          
            
              V
              2
            
            +
            
              
                I
                1
              
              ⁢
              
                1
                
                  j
                  ⁢
                  
                    
                  
                  ⁢
                  ω
                  ⁢
                  
                    1
                    
                      
                        R
                        L
                      
                      ⁢
                      ω
                    
                  
                
              
            
          
          =
          
            
              
                V
                2
              
              -
              
                
                  
                    j
                    +
                    1
                  
                  2
                
                ⁢
                
                  V
                  2
                
              
            
            =
            
              
                
                  1
                  -
                  j
                
                2
              
              ⁢
              
                V
                2
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          7
        
        ]
      
    
  




The above equation reveals that the phase of the voltage V2 is advanced from the phase of the voltage V1 by about 45 degrees.
Further, the load-side impedance viewed from the output of the peak amplifier 112 is expressed by the following equation.




  
    
      
        
          
            V
            1
          
          
            I
            1
          
        
        =
        
          
            
              
                
                  1
                  -
                  j
                
                2
              
              ⁢
              
                V
                2
              
            
            
              
                (
                
                  1
                  -
                  j
                
                )
              
              ⁢
              
                I
                2
              
            
          
          =
          
            
              
                1
                2
              
              ·
              
                
                  V
                  2
                
                
                  I
                  2
                
              
            
            =
            
              
                
                  
                    1
                    2
                  
                  ·
                  2
                
                ⁢
                
                  
                
                ⁢
                
                  R
                  L
                
              
              =
              
                R
                L
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          8
        
        ]
      
    
  




The above equation reveals that the load-side impedance viewed from the output of the peak amplifier 112 is RL.
According to the power amplifier 100 having such a configuration, only the carrier amplifier 111 operates when the power level of the signal RFIN is relatively low (lower than a back-off level of about 6 dB, for example). Further, the carrier amplifier 111 and the peak amplifier 112 both operate when the power level of the signal RFIN is relatively high (equal to or higher than a back-off level of about 6 dB, for example). Moreover, in the power amplifier 100, the phase shifters 140 and 141 are capable of realizing functions equivalent to those of a λ/4 transmission line of a common Doherty amplifier.
A description will now be given that the capacitor 161 of the phase shifter 140 and the inductor 171 of the phase shifter 141 are omissible. As illustrated in FIG. 7, it is possible to view the capacitor 161 and the inductor 171 as a parallel circuit having one end connected to the combining unit 142 and the other end grounded. A combined impedance ZLC of the capacitor 161 and the inductor 171 is expressed by the following equation.




  
    
      
        
          
            
              
                Z
                LC
              
              =
              
              ⁢
              
                
                  
                    j
                    ⁢
                    
                      
                    
                    ⁢
                    ω
                    ⁢
                    
                      
                    
                    ⁢
                    
                      L
                      ·
                      
                        1
                        
                          j
                          ⁢
                          
                            
                          
                          ⁢
                          ω
                          ⁢
                          
                            
                          
                          ⁢
                          C
                        
                      
                    
                  
                  
                    
                      j
                      ⁢
                      
                        
                      
                      ⁢
                      ω
                      ⁢
                      
                        
                      
                      ⁢
                      L
                    
                    +
                    
                      1
                      
                        j
                        ⁢
                        
                          
                        
                        ⁢
                        ω
                        ⁢
                        
                          
                        
                        ⁢
                        C
                      
                    
                  
                
                =
                
                  
                    j
                    ⁢
                    
                      
                    
                    ⁢
                    ω
                    ⁢
                    
                      
                        
                          2
                          ⁢
                          
                            
                          
                          ⁢
                          
                            R
                            L
                          
                        
                        ω
                      
                      ·
                      
                        1
                        
                          j
                          ⁢
                          
                            
                          
                          ⁢
                          ω
                          ⁢
                          
                            1
                            
                              2
                              ⁢
                              
                                
                              
                              ⁢
                              
                                R
                                L
                              
                              ⁢
                              ω
                            
                          
                        
                      
                    
                  
                  
                    
                      j
                      ⁢
                      
                        
                      
                      ⁢
                      ω
                      ⁢
                      
                        
                      
                      ⁢
                      
                        
                          2
                          ⁢
                          
                            R
                            L
                          
                        
                        ω
                      
                    
                    +
                    
                      1
                      
                        j
                        ⁢
                        
                          
                        
                        ⁢
                        ω
                        ⁢
                        
                          1
                          
                            2
                            ⁢
                            
                              
                            
                            ⁢
                            
                              R
                              L
                            
                            ⁢
                            ω
                          
                        
                      
                    
                  
                
              
            
          
        
        
          
            
              =
              
              ⁢
              
                
                  
                    j
                    ⁢
                    
                      
                    
                    ⁢
                    2
                    ⁢
                    
                      
                    
                    ⁢
                    
                      
                        R
                        L
                      
                      ·
                      
                        
                          2
                          ⁢
                          
                            
                          
                          ⁢
                          
                            R
                            L
                          
                        
                        
                          j
                          ⁢
                          
                            
                          
                        
                      
                    
                  
                  
                    
                      j
                      ⁢
                      
                        
                      
                      ⁢
                      2
                      ⁢
                      
                        
                      
                      ⁢
                      
                        R
                        L
                      
                    
                    +
                    
                      
                        2
                        ⁢
                        
                          
                        
                        ⁢
                        
                          R
                          L
                        
                      
                      
                        j
                        ⁢
                        
                          
                        
                      
                    
                  
                
                =
                
                  
                    
                      4
                      ⁢
                      
                        
                      
                      ⁢
                      
                        R
                        L
                        2
                      
                    
                    
                      2
                      ⁢
                      
                        
                      
                      ⁢
                      
                        
                          R
                          L
                        
                        ⁡
                        
                          (
                          
                            j
                            -
                            j
                          
                          )
                        
                      
                    
                  
                  =
                  ∞
                
              
            
          
        
      
    
    
      
        [
        
          Math
          .
          
            
          
          ⁢
          9
        
        ]
      
    
  




As in the above equation, the combined impedance of the capacitor 161 and the inductor 171 becomes infinite with the impedance of each of the capacitor 161 and the inductor 171 set to a predetermined value. Accordingly, the capacitor 161 and the inductor 171 are omissible. FIG. 8 is a diagram illustrating a configuration of a power amplifier 100A, which corresponds to the power amplifier 100 illustrated in FIG. 1 with the capacitor 161 and the inductor 171 omitted therefrom. The same configurations as those of the power amplifier 100 illustrated in FIG. 1 are designated by the same reference numerals, and description thereof will be omitted. As illustrated in FIG. 8, the power amplifier 100A includes a phase shifter 140A not including the capacitor 161 and a phase shifter 141A not including the inductor 171. The functions of the phase shifters 140A and 141A are similar to those of the phase shifters 140 and 141 in the power amplifier 100. The power amplifier 100A may be formed on a single IC chip or multiple IC chips.
FIG. 9 is a diagram illustrating an example of a simulation result of the phase difference between the output of the carrier amplifier 111 and the output of the peak amplifier 112 obtained in the power amplifier 100A in FIG. 8. FIG. 9 also illustrates, as a comparative example, a simulation result obtained in a common Doherty amplifier including a λ/4 transmission line on the output side of the carrier amplifier 111 in place of the phase shifters 140A and 141A. In FIG. 9, the horizontal axis represents the frequency (GHz), and the vertical axis represents the phase difference (degrees). In the example illustrated in FIG. 9, the power amplifier 100A and the common Doherty amplifier are both designed such that the phase difference is about 90 degrees when the frequency of the signal RFIN is about 1.9 GHz.
As illustrated in FIG. 9, in the common Doherty amplifier, the phase difference varies substantially linearly in accordance with a change in frequency. That is, the rate of change of the phase difference is relatively large near the frequency of 1.9 GHz. Meanwhile, in the power amplifier 100A, the rate of change of the phase difference is relatively small near the frequency of about 1.9 GHz. This is because a change in characteristics of the phase shifter 140A due to a change in frequency is cancelled by a change in characteristics of the phase shifter 141A due to a change in frequency. The simulation results in FIG. 9 therefore reveal that the power amplifier 100A is capable of better handling the signal RFIN having a broad band width than the common Doherty amplifier.
It is also revealed from simulation results of the power added efficiency (PAE) obtained in the common Doherty amplifier and the power amplifier 100A that the power amplifier 100A is capable of handling the signal RFIN having a broad band width. FIGS. 10A and 10B are characteristics illustrating an example of simulation results, wherein the horizontal axis represents the frequency (GHz) and the vertical axis represents the PAE (%). FIGS. 10A and 10B illustrate multiple simulation results at different power levels of the signal RFIN.
As illustrated in FIG. 10A, in the common Doherty amplifier, the allowable PAE bandwidth is about 0.2 GHz, for example, when the center frequency is about 1.9 GHz. Meanwhile, as illustrated in FIG. 10B, in the power amplifier 100A, the allowable PAE bandwidth is about 1.0 GHz, for example, when the center frequency is about 1.9 GHz. These simulation results also reveal that the power amplifier 100A is capable of better handling the signal RFIN having a broad band width than the common Doherty amplifier.
Although the simulation results illustrated in FIG. 9 and FIG. 10B relate to the power amplifier 100A, it is obvious that similar effects are also obtained in the power amplifier 100.
FIG. 11 is a diagram illustrating another configuration example of the power amplifier. A power amplifier 100B includes a switch circuit 200 in addition to the configuration of the power amplifier 100A. The same configurations as those of the power amplifier 100A illustrated in FIG. 8 are designated by the same reference numerals, and description thereof will be omitted. The power amplifier 100B may be formed on a single IC chip or multiple IC chips.
The switch circuit 200 selects the path of the signal output from the initial-stage amplifier 110 between the combining unit 142 and the 3 dB coupler 130 in accordance with a power mode signal MODE that controls a power mode (output power) of the power amplifier 100B. Specifically, in a low power mode, for example, the switch circuit 200 switches the signal path such that the signal output from the initial-stage amplifier 110 is connected to the combining unit 142. Further, in a high power mode, for example, the switch circuit 200 selects the signal path such that the signal output from the initial-stage amplifier 110 is connected to the 3 dB coupler 130.
The switch circuit 200 thus provided can skip power amplification according to the power mode. The power amplifier 100B is designed such that the load-side impedance viewed from the capacitor 151 is RL when the switch circuit 200 is connected to the 3 dB coupler 130. Accordingly, the power amplifier 100B is capable of suppressing impedance fluctuations when the signal path is switched by the switch circuit 200.
The present embodiment has been described above. The power amplifier 100, 100A, or 100B according to the present embodiment is capable of changing the load impedance of the carrier amplifier 111 by turning on and off the operation of the peak amplifier 112 in accordance with the power level of the signal RFIN, similarly to the common Doherty amplifier. Accordingly, the power amplifier 100, 100A, or 100B according to the present embodiment is capable of performing high-efficiency power amplification similarly to the common Doherty amplifier. Further, the power amplifier 100, 100A, or 100B according to the present embodiment employs the phase shifters 140 (140A) and 141 (141A), which include an inductor and a capacitor, respectively, in place of the λ/4 transmission line of the common Doherty amplifier. Accordingly, the power amplifier 100, 100A, or 100B according to the present embodiment is capable of realizing a reduction in size, as compared with the common Doherty amplifier.
Further, in the power amplifier 100A or 100B according to the present embodiment, the capacitor 161 of the phase shifter 140 and the inductor 171 of the phase shifter 141 are omitted. It is thereby possible to further reduce the circuit size.
Further, in the power amplifier 100, 100A, or 100B according to the present embodiment, the 3 dB coupler 130 is employed as a power splitter that splits signals to the carrier amplifier 111 and the peak amplifier 112. The 3 dB coupler 130 has a small dimension and is formable on a chip, and thus is capable of reducing the circuit size of the power amplifier 100, 100A, or 100B.
Any given power splitter other than the 3 dB coupler 130 may also be employed. For example, a combination of a Wilkinson divider and a phase shifter or a branch-line(hybrid) may be employed as the power splitter.
Further, the power amplifier 100B according to the present embodiment is capable of causing the signal output from the initial-stage amplifier 110 to be input to the combining unit 142 or the 3 dB coupler 130 based on the power mode signal. Accordingly, it is possible to perform power amplification according to the power mode.
Further, it is possible to configure the power amplifier 100, 100A, or 100B according to the present embodiment on a single IC chip.
While embodiments of the disclosure have been described above, it is to be understood that the present embodiment is for facilitating understanding of the present disclosure and not for limiting interpretation of the present disclosure. It is also to be understood that variations, modifications, and improvements will be apparent to those skilled in the art without necessarily departing from the scope and spirit of the disclosure, and that the present disclosure includes equivalents thereof. The scope of the disclosure, therefore, is to be determined solely by the following claims.

## Claims

1. A power amplifier comprising:
a power splitter that splits a first signal into a second signal and a third signal delayed from the second signal by about 90 degrees;
a first amplifier that outputs a fourth signal by amplifying the second signal when a power level of the first signal equals or exceeds a first level;
a second amplifier that outputs a fifth signal by amplifying the third signal when the power level of the first signal equals or exceeds a second level higher than the first level;
a first phase shifter that receives an input of the fourth signal and outputs a sixth signal delayed from the fourth signal by about 45 degrees;
a second phase shifter that receives an input of the fifth signal and outputs a seventh signal advanced from the fifth signal by about 45 degrees; and
a combining unit that outputs an amplified signal of the first signal by combining the sixth signal and the seventh signal,
wherein the first phase shifter comprises a first inductor and a second capacitor, the first inductor having an inductance equal to RL/ω and the second capacitor having a capacitance equal to 1/(2RLω),
wherein RL is an impedance on a load side of the power amplifier as viewed from the combining unit, and ω is an angular frequency corresponding to a center frequency of an input signal to the power amplifier.

2. The power amplifier according to claim 1, wherein the first inductor is connected in series between the first amplifier and the combining unit, and
wherein the second phase shifter comprises a first capacitor connected in series between the second amplifier and the combining unit.

3. The power amplifier according to claim 2, wherein the second capacitor has one end electrically connected to the combining unit and another end grounded, and
wherein the second phase shifter further comprises a second inductor having one end electrically connected to the combining unit and another end grounded.

4. The power amplifier according to claim 1, wherein the power splitter includes a coupled-line 3 dB coupler.

5. The power amplifier according to claim 1, further comprising a third amplifier that outputs the first signal by amplifying the input signal.

6. The power amplifier according to claim 5, further comprising a switch that connects the first signal to the power splitter or the combining unit based on a power mode signal that controls output power.

7. The power amplifier according to claim 2, wherein the power splitter includes a coupled-line 3 dB coupler.

8. The power amplifier according to claim 3, wherein the power splitter includes a coupled-line 3 dB coupler.

9. The power amplifier according to claim 2, further comprising a third amplifier that outputs the first signal by amplifying the input signal.

10. The power amplifier according to claim 3, further comprising a third amplifier that outputs the first signal by amplifying the input signal.

11. The power amplifier according to claim 4, further comprising a third amplifier that outputs the first signal by amplifying the input signal.

12. The power amplifier according to claim 9, further comprising a switch that connects the first signal to the power splitter or the combining unit based on a power mode signal that controls output power.

13. The power amplifier according to claim 10, further comprising a switch that connects the first signal to the power splitter or the combining unit based on a power mode signal that controls output power.

14. The power amplifier according to claim 11, further comprising a switch that connects the first signal to the power splitter or the combining unit based on a power mode signal that controls output power.

15. The power amplifier according to claim 1, wherein the power splitter, the first amplifier, the second amplifier, the first phase shifter, the second phase shifter, and the combining unit are provided on a single IC chip.