# Patent

## Title
Ion-sensing charge-accumulation circuits and methods

## Abstract

An ion-sensitive circuit can include a charge accumulation device, to accumulate a plurality of charge packets as a function of an ion concentration of a fluid, and at least one control and readout transistor, to generate an output signal as a function of the accumulated plurality of charge packets, the output signal representing the ion concentration of the solution. The charge accumulation device can include a first charge control electrode above a first electrode semiconductor region, an electrically floating gate structure above a gate semiconductor region and below an ion-sensitive passivation surface, a second charge control electrode above a second electrode semiconductor region, and a drain diffusion region. The first control electrode can control entry of charge into a gate semiconductor region in response to a first control signal. The ion-sensitive passivation surface can be configured to receive the fluid. The second charge control electrode can control transmission of the plurality of charge packets out of the gate semiconductor region and into the drain diffusion region in response to a second control signal. The drain diffusion region can receive the plurality of charge packets from the gate semiconductor region via the second electrode semiconductor region.

## Background
RELATED APPLICATIONS
This application claims priority to U.S. Provisional Patent Application Nos. 61/360,493, filed on Jun. 30, 2010; 61/360,495, filed on Jul. 1, 2010; and 61/361,403, filed on Jul. 3, 2010; each of which is herein incorporated by reference in its entirety.


BACKGROUND
Electronic devices and components have found numerous applications in chemistry and biology (more generally, “life sciences”), especially for detection and measurement of various chemical and biological reactions and identification, detection and measurement of various compounds. One such electronic device is referred to as an ion-sensitive field effect transistor, often denoted in the relevant literature as an “ISFET” (or pHFET). ISFETs conventionally have been explored, primarily in the academic and research community, to facilitate measurement of the hydrogen ion concentration of a solution (commonly denoted as “pH”). The chemically-sensitive sensor referred to herein may be implemented using an ISFET, phFET, chemFet or some other transistor device capable of performing a similar function.
More specifically, an ISFET is an impedance transformation device that operates in a manner similar to that of a MOSFET (Metal Oxide Semiconductor Field Effect Transistor), and is particularly configured to selectively measure ion activity in a solution (e.g., hydrogen ions in the solution are the “analytes”). A detailed theory of operation of an ISFET is given in “Thirty years of ISFETOLOGY: what happened in the past 30 years and what may happen in the next 30 years,” P. Bergveld, Sens. Actuators, 88 (2003), pp. 1-20 (“Bergveld”), which publication is hereby incorporated herein by reference in its entirety.
Details of fabricating an ISFET using a conventional CMOS (Complementary Metal Oxide Semiconductor) process may be found in Rothberg, et al., U.S. Patent Publication No. 2010/0301398, Rothberg, et al., U.S. Patent Publication No. 2010/0282617, and Rothberg et al, U.S. Patent Publication 2009/0026082; these patent publications are collectively referred to as “Rothberg”, and are all incorporated herein by reference in their entirety. In addition to CMOS, however, biCMOS (i.e., bipolar and CMOS) processing may also be used, such as a process that would include a PMOS FET array with bipolar structures on the periphery. Alternatively, other technologies may be employed wherein a sensing element can be made with a three-terminal devices in which a sensed ion leads to the development of a signal that controls one of the three terminals; such technologies may also include, for example, GaAs and carbon nanotube technologies.
Taking a CMOS example, a P-type ISFET fabrication is based on a p-type silicon substrate, in which an n-type well forming a transistor “body” is formed. Highly doped p-type (p+) regions S and D, constituting a source and a drain of the ISFET, are formed within the n-type well. A highly doped n-type (n+) region B may also be formed within the n-type well to provide a conductive body (or “bulk”) connection to the n-type well. An oxide layer may be disposed above the source, drain and body connection regions, through which openings are made to provide electrical connections (via electrical conductors) to these regions. A polysilicon gate may be formed above the oxide layer at a location above a region of the n-type well, between the source and the drain. Because it is disposed between the polysilicon gate and the transistor body (i.e., the n-type well), the oxide layer often is referred to as the “gate oxide.”
Like a MOSFET, the operation of an ISFET is based on the modulation of charge concentration (and thus channel conductance) caused by a MOS (Metal-Oxide-Semiconductor) capacitance. This capacitance is constituted by a polysilicon gate, a gate oxide and a region of the well (e.g., n-type well) between the source and the drain. When a negative voltage is applied across the gate and source regions, a channel is created at the interface of the region and the gate oxide by depleting this area of electrons. For an n-well, the channel would be a p-channel (and vice-versa). In the case of an n-well, the p-channel would extend between the source and the drain, and electric current is conducted through the p-channel when the gate-source potential is negative enough to attract holes from the source into the channel. The gate-source potential at which the channel begins to conduct current is referred to as the transistor's threshold voltage VTH (the transistor conducts when VGS has an absolute value greater than the threshold voltage VTH). The source is so named because it is the source of the charge carriers (holes for a p-channel) that flow through the channel; similarly, the drain is where the charge carriers leave the channel.
As described in Rothberg, an ISFET may be fabricated with a floating gate structure, formed by coupling a polysilicon gate to multiple metal layers disposed within one or more additional oxide layers disposed above the gate oxide. The floating gate structure is so named because it is electrically isolated from other conductors associated with the ISFET; namely, it is sandwiched between the gate oxide and a passivation layer that is disposed over a metal layer (e.g., top metal layer) of the floating gage.
As further described in Rothberg, the ISFET passivation layer constitutes an ion-sensitive membrane that gives rise to the ion-sensitivity of the device. The presence of analytes such as ions in an analyte solution (i.e., a solution containing analytes (including ions) of interest or being tested for the presence of analytes of interest), in contact with the passivation layer, particularly in a sensitive area that may lie above the floating gate structure, alters the electrical characteristics of the ISFET so as to modulate a current flowing through the channel between the source and the drain of the ISFET. The passivation layer may comprise any one of a variety of different materials to facilitate sensitivity to particular ions; for example, passivation layers comprising silicon nitride or silicon on/nitride, as well as metal oxides such as silicon, aluminum or tantalum oxides, generally provide sensitivity to hydrogen ion concentration (pH) in an analyte solution, whereas passivation layers comprising polyvinyl chloride containing valinomycin provide sensitivity to potassium ion concentration in an analyte solution. Materials suitable for passivation layers and sensitive to other ions such as sodium, silver, iron, bromine, iodine, calcium, and nitrate, for example, are known, and passivation layers may comprise various materials (e.g., metal oxides, metal nitrides, metal oxynitrides). Regarding the chemical reactions at the analyte solution/passivation layer interface, the surface of a given material employed for the passivation layer of the ISFET may include chemical groups that may donate protons to or accept protons from the analyte solution, leaving at any given time negatively charged, positively charged, and neutral sites on the surface of the passivation layer at the interface with the analyte solution.
With respect to ion sensitivity, an electric potential difference, commonly referred to as a “surface potential,” arises at the solid/liquid interface of the passivation layer and the analyte solution as a function of the ion concentration in the sensitive area due to a chemical reaction (e.g., usually involving the dissociation of oxide surface groups by the ions in the analyte solution in proximity to the sensitive area). This surface potential in turn affects the threshold voltage of the ISFET; thus, it is the threshold voltage of the ISFET that varies with changes in ion concentration in the analyte solution in proximity to the sensitive area. As described in Rothberg, since the threshold voltage VTH of the ISFET is sensitive to ion concentration, the source voltage VS provides a signal that is directly related to the ion concentration in the analyte solution in proximity to the sensitive area of the ISFET.
Arrays of chemically-sensitive FETs (“chemFETs”), or more specifically ISFETs, may be used for monitoring reactions—including, for example, nucleic acid (e.g., DNA) sequencing reactions, based on monitoring analytes present, generated or used during a reaction. More generally, arrays including large arrays of chemFETs may be employed to detect and measure static and/or dynamic amounts or concentrations of a variety of analytes (e.g., hydrogen ions, other ions, non-ionic molecules or compounds, etc.) in a variety of chemical and/or biological processes (e.g., biological or chemical reactions, cell or tissue cultures or monitoring, neural activity, nucleic acid sequencing, etc.) in which valuable information may be obtained based on such analyte measurements. Such chemFET arrays may be employed in methods that detect analytes and/or methods that monitor biological or chemical processes via changes in charge at the chemFET surface. Such use of ChemFET (or ISFET) arrays involves detection of analytes in solution and/or detection of change in charge bound to the chemFET surface (e.g. ISFET passivation layer).
Research concerning ISFET array fabrication is reported in the publications “A large transistor-based sensor array chip for direct extracellular imaging,” M. J. Milgrew, M. O. Riehle, and D. R. S. Cumming, Sensors and Actuators, B: Chemical, 111-112, (2005), pp. 347-353, and “The development of scalable sensor arrays using standard CMOS technology,” M. J. Milgrew, P. A. Hammond, and D. R. S. Cumming, Sensors and Actuators, B: Chemical, 103, (2004), pp. 37-42, which publications are incorporated herein by reference and collectively referred to hereafter as “Milgrew et al.” Descriptions of fabricating and using ChemFET or ISFET arrays for chemical detection, including detection of ions in connection with DNA sequencing, are contained in Rothberg. More specifically, Rothberg describes using a chemFET array (in particular ISFETs) for sequencing a nucleic acid involving incorporating known nucleotides into a plurality of identical nucleic acids in a reaction chamber in contact with or capacitively coupled to chemFET, wherein the nucleic acids are bound to a single bead in the reaction chamber, and detecting a signal at the chemFET, wherein detection of the signal indicates release of one or more hydrogen ions resulting from incorporation of the known nucleotide triphosphate into the synthesized nucleic acid.
FIG. 1 is a cross-sectional diagram depicting an embodiment of a physical structure of an ion-sensing system 20 that can include an ISFET 24, a solution 28 provided at an ion-sensitive surface 32 of the ISFET 24, and an electrode 36 in the solution 28 providing a reference voltage VREFA. The ISFET 24 can be fabricated in a CMOS process, and include n-type source and drain diffusion regions 40, 44 formed in a p-type silicon substrate 48, source and drain connections 52, 56, a gate oxide layer 60 over a channel-forming region 64 between the source and drain 40, 44, a floating gate structure 68 formed over the gate oxide 60, and a passivation layer 72 formed over the gate structure 68. The floating gate structure 68 can include a polysilicon gate 78 and one or more metal layers 76 and via interconnections 80. The source and drain connections 52, 54 can also include one or more metal layers 76 and via interconnections 80. A dielectric isolation 84 can separate these various structures.
In operation, the reference voltage VREFA can be supplied to the electrode 36 in the solution 28, and the source and drains 40, 44 of the ISFET 24 can be electrically connected to readout circuitry (not shown) through the source and drain connection structures 52, 56. The gate 78 of the ISFET 24 may have no direct electrical connection to other circuits, and thus can be an electrically floating structure. The effect of the ion concentration on the operation of the ISFET 24 can be modeled as a dependence of a threshold voltage of the ISFET 24 on the ion concentration in the solution 28 resulting from an electrochemical interaction between the ion-sensitive passivation surface 32 of the ISFET 24 and ions in the adjacent solution 28. The ion-sensing system 20 can thus determine the ion concentration from a threshold voltage change, itself determined by measuring a current or voltage change at the source or drain 40, 44 of the ISFET 24, given a known reference voltage VREFA and readout circuit type and operation.
However, problems exist with the ion-sensing system 20 of FIG. 1 and its use to detect the ion concentration of the solution 28. The change to the voltage or current at the source or drain 40,44 of the ISFET 24, and thus in the readout circuit, induced by the change in threshold voltage can be small and difficult to accurately measure. Additionally, the threshold voltage itself can be a non-linear function of other variables, such as the voltage across the source 40 to the substrate 48 (i.e., body) of the ISFET 24. This can limit the linearity of the threshold voltage calculations, if the source-to-body voltage is allowed to vary, or limit the type of readout circuit that can be used, if the source-to-body voltage is to be maintained relatively constant to preserve linearity. In a similar vein, both dynamic range and signal-to-noise performance of the ion-sensing system 20 of FIG. 1 are concerns. Overall, these concerns can necessitate the use of complex, and thus space-consuming and costly, readout circuits, or limit the performance metrics that can be achieved using this ion-sensing system 20.
Thus, a need exists for a way to achieve improved speed, accuracy, linearity and other performance metrics when measuring ion concentration in a solution, but while still utilizing devices that can be manufactured in bulk using a CMOS process.



BRIEF DESCRIPTION OF THE DRAWINGS
So that features of the present invention can be understood, a number of drawings are described below. However, the appended drawings illustrate only particular embodiments of the invention and are therefore not to be considered limiting of its scope, for the invention may encompass other equally effective embodiments.
FIG. 1 is a cross-sectional diagram depicting an embodiment of an ion-sensing system including an ion-sensitive field effect transistor.
FIG. 2 is a partially cross-sectional, partially schematic diagram of an ion-sensing system including a ion-sensitive charge accumulation device.
FIGS. 3A-3D are cross-sectional, potential and charge diagrams depicting an embodiment of an operational cycle of the ion-sensitive charge accumulation device.
FIG. 4 is a signal diagram depicting an embodiment of control signals for controlling the operation of the charge accumulation device.
FIG. 5 is a schematic diagram depicting an embodiment of an ion-sensitive pixel array having a plurality of pixel circuits, each including the charge accumulation device and control and readout transistors.
FIG. 6 is a partially cross-sectional, partially schematic diagram depicting an embodiment of a pixel circuit including the charge accumulation device and control and readout transistors.
FIG. 7 is a partially cross-sectional, partially schematic diagram depicting another embodiment of a pixel circuit including the charge accumulation device and control and readout transistors.
FIGS. 8A-8D are cross-sectional, potential and charge diagrams depicting embodiments of operation of the pixel circuit depicted in FIG. 7.
FIG. 9 is a partially cross-sectional, partially schematic diagram depicting another embodiment of a pixel circuit including the charge accumulation device and control and readout transistors.
FIG. 10 is a partially cross-sectional, partially schematic diagram depicting another embodiment of a pixel circuit including the charge accumulation device and control and readout transistors.
FIGS. 11A-11D are cross-sectional, potential and charge diagrams depicting embodiments of operation of the pixel circuit depicted in FIG. 10.



DETAILED DESCRIPTION
An ion-sensitive circuit can include a charge accumulation device, to accumulate a plurality of charge packets as a function of an ion concentration of a fluid, and at least one control and readout transistor, to generate an output signal as a function of the accumulated plurality of charge packets, the output signal representing the ion concentration of the solution. The charge accumulation device can include a first charge control electrode above a first electrode semiconductor region, an electrically floating gate structure above a gate semiconductor region and below an ion-sensitive passivation surface, a second charge control electrode above a second electrode semiconductor region, and a drain diffusion region. The first control electrode can control entry of charge into a gate semiconductor region in response to a first control signal. The ion-sensitive passivation surface can be configured to receive the fluid. The second charge control electrode can control transmission of the plurality of charge packets out of the gate semiconductor region and into the drain diffusion region in response to a second control signal. The drain diffusion region can receive the plurality of charge packets from the gate semiconductor region via the second electrode semiconductor region.
The ion-sensitive circuit can operate according to a method to detect the ion concentration of the fluid. The method can include (i) passing the fluid having the ion concentration over the ion-sensitive passivation surface of the charge accumulation device; (ii) individually forming, one at a time, the plurality of charge packets in the gate semiconductor region of the charge accumulation device as a function of the ion concentration in the fluid; (iii) applying a control signal to the second control electrode of the charge accumulation device to control transmission of the charge packets one at a time from the gate semiconductor region; (iv) accumulating the plurality of charge packets at the drain diffusion region of the charge accumulation device at a selectable charge packet accumulation frequency; and (v) generating an output signal using the at least one control and readout transistor as a function of the accumulated plurality of charge packets at the drain region at a selectable output signal generation frequency, wherein the output signal represents a measure of the ion concentration in the fluid.
FIG. 2 depicts a partially cross-sectional, partially schematic view of an embodiment of an ion-sensing system 100, having an ion-sensitive charge-accumulation device 104, that can detect ion concentration in a solution 108 to perform DNA sequencing and other applications. The ion sensing system 100 can include the charge-accumulation device 104, a control and readout circuit 112, an electrode 116, the solution 108 and a micro-particle or micro-bead 120. In FIG. 2, the charge-accumulation device 104, electrode 116, solution 108 and micro-particle 120 are depicted in a cross-sectional representation, while the control circuit 112, and its connection to terminals of the charge-accumulation device 104 are depicted schematically. For convenience, the schematic portions of FIG. 2 are indicated by dashed lines.
The charge accumulation device 104 can be fabricated in a CMOS process and be part of an integrated circuit including the charge-accumulation device 104 and the control and readout circuit 112. N-type source and drain diffusion regions 124, 128 can be formed in a p-type epitaxial layer 132 formed on a p-type silicon substrate 136. The source and drain diffusion regions 124, 128 can have lightly-doped portions 140, 144 with relatively less doping than other portions of the drain and diffusion regions 124, 128. Source and drain connections 148, 152 can include one or more metal layers 156 and via interconnections 160. A gate oxide layer 164 can be formed over a region 168 of the p-type epitaxial layer 132 between the source and drain 124, 128, and a floating gate structure 172 and first and second control electrode structures 176, 180 can formed over the gate oxide 164. The gate oxide 164 can include a material such as silicon dioxide. The floating gate structure 172 can include a n-type polysilicon gate 184 and one or more metal layers 156 and via interconnections 160. The control electrode structures 176, 180 can also include first and second n-type polysilicon electrodes 186, 188, respectively, and one or more metal layers 156 and via interconnections 160. The metal layers 156 and vias 160 can each include one or more layers of conductive materials such as tungsten, aluminum, copper, titanium, and nitrides and silicides thereof. Dielectric isolation 192 between these various structures can include one or more layer of silicon oxide, borophosphosilicate glass, or combinations thereof. A passivation layer 196 can be formed over the gate structure 172 and dielectric isolation 196, and include a well 200 having an ion-sensitive surface 204 to accommodate the micro-particle 120 (or micro-bead 120), which can have a plurality of replicated DNA strands attached to its surface. The passivation layer 196 can include a material such as silicon nitride, silicon on/nitride, and polyimide. A substrate connection diffusion region 208 and can have an associated connection structure 212 similar to the drain and source connection structures 148, 152.
Reference to diffusion regions 124, 128 as source and drain diffusion regions 124, 128 is for convenience of reference herein. These diffusion regions 124, 128, however, do not need to have all the same properties as a source and drain of a transistor. Instead, the source and drain diffusion regions 124, 128 can also be referred to as simply diffusion regions 124, 128, without necessarily implying transistor source and drain functionality. In some instances, however, as is apparent from the description herein, the diffusion regions 124, 128 may indeed have properties like those of a source and drain of a transistor.
The ion-sensing system 100 can be used to perform DNA sequencing or other applications involving the sensing of ions in the solution 108. A plurality of the DNA-strand-bearing micro-particles 120 can be introduced to a surface of an integrated circuit containing a plurality of the charge-accumulation devices 104 depicted in FIG. 2, with the micro-particles 120 settling into the wells 200 of the passivation layer 196. A plurality of different solutions 108 can be sequentially introduced to and received by the surface of the integrated circuit, including in the wells 200 in the passivation layer 196. Each of the solutions 108 in the sequential series of solutions can include a different nucleotide or nucleobase. Each solution, or reagent, may or may not react with the DNA strands attached to the micro-particle 120, depending on whether the solution's particular nucleotide or nucleobase matches or compliments a currently reactive position along the sequence of nucleobases of the attached DNA strands. When a particular solution 108 in the sequence of administered solutions does react with the DNA strands, a plurality of ions, such as, e.g., protons (e.g., hydrogen H+ ions), pyrophosphate (i.e., PPi), or both, may be released. The ion-sensitive charge-accumulation device 104 can detect the concentration of ions in the solution 108, according to principles of its operation discussed herein, to provide data as to the identity of the nucleobase of the currently reactive position of the attached DNA strands, thereby providing data to sequence the strands.
In operation, the ion-sensitive charge-accumulation device 104 can generate and accumulate a plurality of charge packets 216 (shown, e.g., in FIGS. 3A-3D) as a function of and in response to ion concentrations in the solution 108 provided to the ion-sensitive surface 204 of the well 200 in the passivation layer 196, using potential energy barriers and gradients created through the application of control signals to the source 124, drain 128, first and second control electrodes 186, 188 by the control and readout circuitry 112. FIGS. 3A-D depict embodiments of a plurality of cycles of operation of the charge-accumulation device 104 to generate and accumulate charge packets in response to ion concentrations in the solution 108. Each of FIGS. 3A-3D can depict a complete cycle of an embodiment of operation of the charge accumulation device 104. The top of each of FIGS. 3A-3D depicts a simplified partially cross-sectional, partially schematic representation of the charge-accumulation device 104, showing only the source and drain regions 124, 128, the gate oxide 164, the floating gate 184, and the first and second control electrodes 186, 188. For convenience of illustration and explanation, other components of the charge-accumulation device 104 are omitted from the depictions, although omitted components can be present in actual embodiments. In each figure, below the representation of the charge-accumulation device 14 are four diagrams depicting potential energies and charge present in the charge accumulation device 104 at different stages during the operational cycle of the device 104. Each of these diagrams is aligned to and depicts the potential energy and charge in specific spatial regions of the charge accumulation device 104 depicted at the top of the figure, so that each diagram therefore depicts the potential energy and charge in the n-type source and drain regions 124, 128 and in the p-type epitaxial regions under the control electrodes 186, 188 and the floating gate 184.
FIG. 4 is a signal diagram depicting an embodiment of a plurality of control signals that can be used to control the operation of the charge accumulation device 104 depicted in FIGS. 3A-3D. In FIG. 4, control signals VS, VD, VC2 delivered to the source 124, drain 128 and second control electrode 188 can vary between voltage values representing logic low and logic high states, such as lower and upper power supply voltages. Another control signal VC1 (not shown) can be delivered to the first control electrode 186, and may not represent a logic state and instead may assume an intermediate voltage value, such as a value between lower and upper power supply voltages. Other embodiments of control signals are possible, such as various combinations of control signals that vary between voltage values representing logic low and logic high states (such as lower and upper power supply voltages) and control signals that do not represent logic states and instead assume intermediate voltage values (such as a value between lower and upper power supply voltages). Embodiments of control signals can also be a function of specific embodiments of the physical structure of the charge-accumulation device 104. For example, the height of the gate oxide 164 between the first control electrode 186, floating gate 184, and second control electrode 188 can be selected to control the relative impact on potential energy in the charge accumulation device 104 of a given control voltage delivered to the first control electrode 186, floating gate 184 and second control electrode 188, respectively.
Prior to a first phase of the operational cycle depicted in FIG. 3A, in a pre-cycle reset phase (not shown in FIG. 3A), any charge remaining in the charge accumulation device 104 from a previous operation of the device 104 can be removed by delivering suitable control signals to the source 124, drain 128 and control electrodes 186, 188. In the embodiment depicted in FIG. 4, a high voltage can be delivered to the drain 124 and second control electrode 188, a low voltage to the source 124, and an intermediate voltage to the first control electrode 186 to clear any charge from a previous operation of the device 104.
In a first phase 220 of the operational cycle depicted in FIG. 3A, any charge packet 216 formed in the semiconductor region 224, e.g., p-type epitaxial region 224, under the floating gate 184 can be transferred to the drain diffusion region 208. This can be done by creating a potential gradient in the semiconductor regions 228, 224, 232 under the first control electrode 186, gate 184, and second control electrode 188 to direct the charge under the gate 184 to move to the drain diffusion region 208. Specifically, a relatively lower potential, and thus a relatively higher barrier to electron flow, can be created in the region 228 under the first control electrode 186, and a relatively higher potential, and thus a relatively lower barrier to electron flow, can be created in the region 232 under the second control electrode 188.
The potential diagrams of FIGS. 3A-3D, and other potential diagrams depicted and discussed herein, follow the convention that increasing potential energies correspond to downward directions in the potential energy diagrams. Thus, relatively higher potential energies are depicted by spatially lower indications in the diagrams. Relatively higher potential energies can be induced in p-type regions by applying relatively higher voltages to the control electrodes 186, 188 or such manifesting on the floating gate 184, and can represent a lower potential barrier to the accumulation or passage of electrons in p-type regions. By contrast, relatively lower potential energies can be induced in p-type regions by relatively lower voltages applied to the control electrodes 186, 188 or such manifesting on the floating gate 184, and can represent a higher potential barrier to the accumulation or passage of electrons in p-type regions.
Returning to FIG. 3A, the first stage potential energy gradient can be created in the regions 228, 224, 232 under the first control electrode 186, floating gate 184 and second control electrode 188 by application or manifestation of increasing voltages to the first control electrode 186, floating gate 184 and second control electrode 188, respectively, assuming a uniform gate oxide thickness. Alternatively, this potential energy gradient can also be created with other applied or manifested voltages and a non-uniform gate oxide thickness. FIG. 4 depicts an embodiment in which a high voltage can be delivered to the second control electrode 188 and source 124, a low voltage can be delivered to the drain 124, and the intermediate voltage to the first control electrode 186 in the first phase. Other embodiments of first phase control signals are possible.
Note that, because FIG. 3A depicts the first of several cycles of operation of the charge accumulation device 104 after a pre-cycle reset phase has removed any remaining charge packets 216 from a previous operation, no charge packet 216 has yet developed under the gate 184, and thus no charge packet 216 is transferred to the drain 128 in the first phase 220 depicted in FIG. 3A. However, the transfer during the first phase 220 of the charge packet 216 from under the gate 184 to the drain region 128 can be illustrated by the succeeding cycles depicted in FIGS. 3B-3D.
In a second phase 236 of the operational cycle depicted in FIG. 3A, the potential barrier under the second control electrode 188 can be raised to prevent charge packet flow from the region 224 under the gate 184 through the region 232 under the second electrode 188 to the drain region 128. FIG. 4 depicts an embodiment of second phase control signals in which a low voltage can be delivered to the second control electrode 188 and drain 128, a high voltage to the source 124, and the intermediate voltage to the first control electrode 186. Other second phase control signal embodiments are possible.
In a third phase 240 of the operational cycle depicted in FIG. 3A, charge, e.g., electrons, can be injected into the p-type region 224 under the floating gate 184 from the n-type source region 124. Because the potential barrier under the second electrode 188 has been raised during the second phase 236 to be higher than under the first control electrode 186 and floating gate 184, the charge 242 can flood the charge accumulation device 104 from the source 124 to under the first control electrode 186 and the floating gate 184, but not under the second control electrode 188. Charge 242 can be injected into the charge accumulation device 104 through the source 124 in various ways, such as through the use of a current source or charge pump selectively injecting charge into the source 124, or by applying a suitable voltage to the source 124 in the context of voltages supplied to or manifesting elsewhere in the charge accumulation device 104, e.g., on the first control electrode 186 and floating gate 184. FIG. 4 depicts an embodiment of the control signals in which a low voltage can be delivered to the source 124, while relatively higher voltages can be delivered or manifest on the first control electrode 186 and floating gate 184 (e.g., the intermediate voltage delivered to the first control electrode 186 and the potential induced on the floating gate 184 by the ion concentration in the solution 108).
In a fourth phase 244, the charge injection from the source 124 into the charge accumulation device 104 can be ended, and excess charge in the source 124 and under the first control electrode 186 withdrawn. However, because a potential differential can exist between under the first control electrode 186 and under the floating gate 184, a packet of charge 216 can remain under the floating gate 184 as a result of this potential difference. This potential difference can be a function of the voltage VC1 applied to the first control electrode 186 and the voltage manifesting on the floating gate 184 due to the ion concentration in the solution 104. Thus, the size of the charge packet 216 remaining under the floating gate 184 in the fourth phase 244 can be a function of the voltage VC1 applied to the first control electrode 186 and the voltage manifesting on the floating gate 184 due to the ion concentration in the solution 108, and thus a measure of the ion concentration in the solution 108, given a known voltage VC1 applied to the first control electrode 186.
Finally, in a first phase 220 of the next cycle of operation of the charge accumulation device 104, depicted in FIG. 3B, and as discussed above in regard to the first phase 220 of the first cycle of operation depicted in FIG. 3A, the charge packet 216 remaining under the floating gate 184 after the fourth stage 244 of the first cycle of operation can be transferred from under the gate 184, through the region 232 under the second control electrode 188, and into the drain diffusion region 128, where it can be maintained. Thus, after a single cycle of operation, a single charge packet 216, having a size that can be a measure of the ion concentration of the solution 108, can have been collected at the drain 128 of the charge accumulation device 104.
Although the charge accumulation device 104 can provide a measure of the ion concentration in the solution 104 with just a single charge packet 216 collected at the drain 128, the charge accumulation device 104 can also detect and provide a measure of the ion concentration in the solution 108 by collecting a plurality of charge packets 216 at the drain 128 over a plurality of cycles of operation of the charge accumulation device 104. The collected plurality of charge packets 216 can also provide a measure of the ion concentration in the solution 108. FIGS. 3B-3D depict second, third and fourth cycles of operation of the charge accumulation device 104 following the first cycle of operation depicted in FIG. 3A. After each cycle, another charge packet 216 can be accumulated at the drain 128 as a function of the ion concentration. In FIG. 3B, in a first phase 220 of the second cycle, a first charge packet 216 can be trapped at the drain 128 after the first cycle depicted in FIG. 3A. In FIG. 3C, in a first phase 220 of the third cycle, first and second charge packets 216b can be accumulated at the drain 128 following the second cycle depicted in FIG. 3B. In FIG. 3D, in a first phase 220 of the fourth cycle, first, second and third charge packets 216c can be accumulated at the drain 128 following the third cycle depicted in FIG. 3C.
Providing a measure of the ion concentration in the form of an accumulated plurality of charge packets 216 can provide a measure having an increased signal level and signal-to-noise ratio, improved performance matching of a plurality of charge accumulation devices 104, and reduced flicker noise, in comparison to both providing a measure of the ion concentration in the form of only a single charge packet 216 and in the form of a threshold voltage variation, as discussed above in regard to FIG. 1. For example, due to the thermal activity of charges such as holes and electrons, generated charge packets are typically associated with a degree of noise. In one embodiment, the accumulation of a single charge packet may be accompanied by a noise charge error proportional to k·T·C, where k is Boltzmann's constant, T is the temperature in Kelvins, and C is the capacitance of the charge gathering region under the floating gate. When the charges are electrons, the voltage noise error for each collected packet can be equal to (square root of (k·T·C))/q, where q is the charge of an electron, and C is equal to the oxide capacitance Cox multiplied by the area of the floating gate 184. However, the signal-to-noise ratio SNR of an output signal based on the accumulation of a plurality of charge packets can be proportional to the square root of (2·n·C/k·T), where n is the number of packets 216 accumulated, i.e., the number of operational cycles of the charge accumulation device 104 utilized to provide a single ion concentration measurement. Thus, the signal-to-noise ratio of the ion concentration measurement can increase in proportion to the square root of the number of packets 216 in a single measurement.
After accumulation at the drain 128 of the charge accumulation device 104, the plurality of charge packets 216 can be converted to an output signal or transferred out of the charge accumulation device using embodiments of the control and readout circuitry 112. The control and readout circuit 112 can control various aspects of both the cyclical operation of the charge accumulation device 104 and generation of an output signal based on the accumulated charge packets 216. The control and readout circuit 112 can control the charge accumulation device 104 by providing control signals to the source 124, drain 128, first control electrode 186 and second control electrode 188 to accumulate packets 216 at a selectable predetermined accumulation frequency. The accumulation frequency can be the frequency of operation of a single operational cycle of the charge accumulation device 104. The accumulation frequency can be selected based on or as a function of the anticipated rate of change of the ion concentration in the solution, the performance characteristics of the charge accumulation device 104 and control and readout circuitry 112, or a combination thereof. The control and readout circuit 112 can also control the generation of an output signal based on the charge packets 216 accumulated by the charge accumulation device 104 by providing control signals thereto to generate an output signal or transfer accumulated pluralities of charge packets 216 out of the charge accumulation device 104 at a selectable output generation frequency. The output generation frequency can be the frequency of generation of a single output signal value from the accumulated packets 216 in the charge accumulation device 104. The output generation frequency can be selected to be based on or be a function of the anticipated rate of change of the ion concentration in the solution 108, the performance characteristics of the charge accumulation device 104 and the control and readout circuitry 112, or a combination thereof. When the output signal is based on a plurality of accumulated charge packets 216, the output generation frequency can be less than the charge packet accumulation frequency.
A single charge accumulation device 104, along with associated portion of the control and readout circuitry 112 dedicated to that device 104, can represent a single ion-sensing pixel 246 in an array 250 of a plurality of ion-sensing pixels 246. FIG. 5 depicts an embodiment of an ion-sensing pixel array 250 having a plurality of ion-sensing pixels 246. Each pixel circuit 246 can include a charge accumulation device 104 and an associated portion of the control and readout circuit 112. The associated portion of the control and readout circuit 112 can be part of and dedicated to the particular pixel 246. The pixel array can be arranged into a plurality of rows and columns of pixels 246. The pixel array 250 can be controlled, addressed and have data input and output by a plurality of row and column control, addressing and data lines, including one or more row control, addressing and data lines R1-Rx, collectively referred to as row lines R1-Rx, and one or more column control, addressing and data lines C1-Cx, collectively referred to as column lines C1-Cx, for each row and each column.
FIG. 6 depicts an embodiment of an ion-sensing pixel 246a having embodiments of the charge accumulation device 104 and associated control and readout circuit portion 112. Note that FIG. 6 again depicts a simplified representation of the charge accumulation device 104, however embodiments of the depicted pixel 246a can include other components of the charge accumulation device 104, such as the additional components depicted in FIG. 2. The embodiment of FIG. 6 can be referred to as a three transistor, three electrode, or 3T3E, pixel 246. The control and readout circuit 112 can include three transistors, including a reset transistor M1 and a pair of readout transistors M2, M3. The charge accumulation device 104 can have three electrodes, including the first and second control electrodes 186, 188 and the floating gate 184. The control and readout circuit 112 can receive a plurality of column lines, including first and second column lines C1A, C1B, and a plurality of row lines, including first and second row lines R1A, R1B.
For purposes of discussion with reference to sources and drains, etc., it will be assumed that the control and readout transistors M1, M2, M3 in the pixel embodiment 246a of FIG. 6, and in other pixel embodiment depictions discussed herein, are NMOS transistors. However, in other pixel embodiments, the control and readout transistors can be either NMOS or PMOS transistors, or any combination thereof. In FIG. 6, the first readout transistor M2 can have a gate connected to the drain region 128 of the charge accumulation device 104, a source connected to a drain of the second readout transistor M3, and a drain connected to the second column line C1B. The second readout transistor M3 can have a gate connected to the first row line R1A, a source connected to the first column line C1A, and a drain connected to the source of the first readout transistor M2. The reset transistor M1 can have a source connected to the drain 128 of the charge accumulation device 104, a gate connected to the second row line R1B, and a drain connected to the second column line C1B.
The embodiment of the control and readout circuit 112 of FIG. 6 can be used to control the charge accumulation device 104 and generate an output signal in conjunction with the operation of the charge accumulation device 104 depicted in FIGS. 3A-3D and FIG. 4. In a reset operation, the reset transistor M1 and the second row and column lines R1B, C1B can be used to reset the charge accumulation device 104 in the pre-cycle reset phase, as discussed above. For example, a logic high signal, or high-valued voltage such as an upper power supply, can be delivered to the second row and column lines R1B, C1B while a logic low signal, or low-valued voltage such as a low power supply, can be delivered to the first row line R1A, to turn on the rest transistor M1 while turning off the second readout transistor M3. This can deliver a high voltage value to the drain region 128 of the charge accumulation device 104, resulting in the clearing out of any charge packets 216 accumulated at the drain 128, thus resetting the charge accumulation device 104.
In a readout operation, the readout transistors M2, M3 and the first row and column lines R1A, C1A can be used to generate an output signal as a function of the charge packets 216 accumulated at the drain region 128 of the charge accumulation device 104 after one or more cycles of operation of the device 104, as discussed above. For example, a logic high signal or high-valued voltage such as an upper power supply, or alternatively an intermediate-valued voltage such as a voltage between the upper and lower power supplies, can be delivered to the first row line R1A while a logic low signal, or low-valued voltage such as a low power supply, can be delivered to the second row line R1B, essentially activating the first and second readout transistors M2, M3 while turning off the reset transistor M1. In this mode, the first and second readout transistors M2, M3 can act as an amplifier to convert the one or more charge packets 216 accumulated at the drain region 128 of the charge accumulation device 104 to a voltage output signal on the first column line C1A. The first readout transistor M2 can be modeled as operating in a source follower configuration, receiving an input voltage from the drain 128 of the charge accumulation device 104 and providing an intermediate output voltage at its source to the drain of the second readout transistor M3. The conversion of the charge packets 216 to an input voltage at the drain 128 of the charge accumulation device 104 can be an inherent result of the accumulation of charge at the drain 128. The second readout transistor M3 can be modeled as operating in a cascode configuration with respect to the source follower first readout transistor configuration, thereby boosting the gain of the two transistor combination in comparison to the source follower alone. The second readout transistor M3 can receive the intermediate output from the source of the source follower and provide the output voltage to the first column line C1A at this source.
FIG. 7 depicts another embodiment of an ion-sensing pixel 246b having embodiments of the charge accumulation device 104 and associated control and readout circuit portion 112. Note that FIG. 7 again depicts a simplified representation of the charge accumulation device 104, however embodiments of the depicted pixel 246b can include other components of the charge accumulation device 104, such as the additional components depicted in FIG. 2. The embodiment of FIG. 7 can be referred to as a two transistor, three electrode, or 2T3E, pixel. The control and readout circuit 112 can include two transistors, including a reset transistor M4 and a readout transistor M5, and the charge accumulation device 104 can have three electrodes, including the first and second control electrodes 186, 188 and the floating gate 184. The control and readout circuit 112 can receive a row line R2A and a plurality of column lines, including first and second column lines C2A, C2B.
The pixel embodiment 246b of FIG. 7 can reduce the number of readout transistors, in comparison to the pixel embodiment 246a of FIG. 6, by management of the voltage at the drain 128 of the charge accumulation device 104 to eliminate the need for a row select functionality served by the first row line R1A of the pixel embodiment 246a of FIG. 6. The drain 128 in each of FIGS. 7 and 9, also called a floating diffusion 128, can have the property of a capacitance. The row select device can be eliminated by managing the floating diffusion potential when the pixel 246b is not active. The gate tied to the floating diffusion 128, for example M5 in FIG. 7, can remain at a low potential in order to disable the source follower M5 when not in use. Therefore, after the pixel 246b has been read out, the floating diffusion 128 can be sampled to a low potential and then left at that potential until the pixel 246b is read again. A reason the potential stays low can be that the floating diffusion 128 acts like a capacitor that holds the low voltage sampled onto it.
In FIG. 7, note that the depicted spatial arrangement of the first and second control electrodes 186, 188 is reversed from that shown in previous figures, with the first control electrode 186 depicted on the right-hand side and the second control electrode 188 depicted on the left-hand side. Again, for purposes of discussion with reference to sources and drains, etc., it will be assumed that the control and readout transistors are NMOS transistors, however the control and readout transistors in any of the pixel embodiments can be either NMOS or PMOS transistors, or any combination thereof. The reset transistor M4 can have a source connected to the drain 128 of the charge accumulation device 104, a gate connected to the row line R2A, and a drain connected to the second column line C2B. The readout transistor M5 can have a gate connected to the drain region 128 of the charge accumulation device 104 (and thus also the source of the reset transistor M4), a source connected to the source 124 of the charge accumulation device 104 and the first column line C2A, and a drain connected to the second column line C2B.
FIGS. 8A-8D depict an embodiment of the operation of the pixel embodiment 246b of FIG. 7 to accumulate a plurality of charge packets 216 as a function of the solution ion concentration and generate an output signal as a function of the accumulated charge packets 216. FIGS. 8A-8D depict a plurality of complete cycles of an embodiment of operation of the charge accumulation device 104. Similarly to FIGS. 3A-3D, the top of each of FIGS. 8A-8D depicts a simplified partially cross-sectional, partially schematic representation of the pixel 246, including the charge-accumulation device 104 and control and readout transistors M4, M5. For convenience of illustration and explanation, other components of the charge-accumulation device 104 and control and readout transistors M4, M5 are omitted from the depictions, although omitted components can be present in actual embodiments. In each figure, below the representation of the charge-accumulation device 104 and control and readout transistors M4, M5 are four diagrams depicting, in a manner spatially aligned to the pixel representation above, potential energies and charge accumulation in the charge accumulation device 104 and control and readout transistors M4, M5 at different phases of an operational cycle of the pixel 246b. 
In a reset phase 254, the reset transistor M4 and the row and second column line R2A, C2B can be used to reset the charge accumulation device 104. A logic high signal, or high-valued voltage such as an upper power supply, can be delivered to the row and second column lines R2A to turn on both the rest transistor M4 and the readout transistor M5. This can deliver a high voltage value to both the drain 128 and source 124 of the charge accumulation device 104, resulting in the clearing of any charge accumulated at the drain and source 128, 124 of the charge accumulation device 104, and thus resetting the device 104.
In a first phase 258 of the operational cycle, the reset transistor M4 can be turned off and a potential barrier raised (i.e., a low potential created) under the second electrode 188, preparing the charge accumulation device 104 for generating a charge packet 216 under the floating gate 184. The reset transistor M4 can be turned off and the low potential under the second electrode 188 created by delivering a logic low or low-valued voltage to the row line R2A and second control electrode 188. Note that at the end of the first phase 258, a high potential, and thus a low potential barrier, is left existing under the gate of the readout transistor M4.
In a second stage 262 of the operational cycle, charge, e.g., electrons, can be injected into the p-type region 224 under the floating gate 184 from the n-type source region 124 of the charge-accumulation device 104. The charge 264 can flood the charge accumulation device 104 from the source 124 to under the floating gate 184, but not under the second control electrode 188. Charge can be injected into the charge accumulation device 104 through the source 124 in various ways, such as through the use of a current source or charge pump selectively injecting charge into the source 124, or by applying a suitable voltage to the source 124 in the context of voltages supplied to or manifesting on the first control electrode 186 and floating gate 184, such as, e.g., a logic-low or low-valued voltage. The charge can be injected under the floating gate 184 through the source 124 using the first column line C2A, and thus charge 265 can simultaneously be injected into the readout transistor M4, including both its source and drain regions and under its gate, due to the low potential barrier left existing under the gate of this transistor M4 after the first phase 258 of the operational cycle.
In a third stage 266, the charge injection into the charge accumulation device and readout transistor can be ended, and excess charge in these devices withdrawn. However, because a potential differential can exist between under the first control electrode 186 and under the floating gate 184, a charge packet 216 can remain under the floating gate 184 as a function of this potential difference. As discussed above in regard to FIGS. 3A-3D, the size of the charge packet 216 remaining under the floating gate 184 in this stage 266 can be a function of the voltage applied to the first control electrode 186 and the voltage manifesting on the floating gate 184 due to the ion concentration in the solution 108, and thus be a measure of the ion concentration in the solution 108, given a known voltage applied to the first control electrode 186.
Finally, in a last phase 270 of the first operational cycle, depicted in FIG. 8B, the charge packet 216 remaining under the floating gate 184 after the third stage 266 of the cycle can be transferred from under the gate 184, through the region 232 under the second control electrode 188, and into the drain diffusion region 128, where it can be maintained, similar to as discussed above in regard to the first phase 220 of the operational cycle of FIGS. 3A-3D. The charge packet 216 can be transferred to the drain region 128 by lowering the potential barrier under the second control electrode 188 by delivering a logic high or high-valued voltage to the second control electrode 188. The charge delivered to the drain 128 of the charge accumulation device 104 incrementally decreases the voltage at this drain 128, and because the gate of the readout transistor M5 is connected to the drain 128, the charge packet 216 thus also incrementally increases the voltage at the gate of the readout transistor M5, as evidenced by the incrementally decreased potential barrier 272 under the gate of this readout transistor M5 at the end of the last stage 270 of the operational cycle. In this way, the voltage at and the potential under the gate of the readout transistor M5 can be a function of the charge packets 216 accumulated at the drain 128 of the charge accumulation device 104 at the end of every operational cycle.
FIGS. 8B-8C depict a second operational cycle, in which another charge packet is accumulated as in the first operational cycle depicted in FIGS. 8A-8B, with the result being the voltage at and the potential under the gate of the readout transistor again tracking the size of the plurality of accumulated charge packets 216. FIG. 8C also depicts another reset phase after the second operational cycle.
An output can be generated by sampling the voltage at the source of the readout transistor M5. This can occur during a readout phase 274. The output can also be generated using a double sampling technique in which both a first output and a second output is provided. The first output can represent an output produced by a background level of charge present at the drain 128 of the charge accumulation device 104. The second output can represent an output produced by a both the background level of charge and the plurality of charge packets 216 accumulated at the drain 128. Subtracting the first output from the second output can thus produce a more accurate measurement of the charge packets 216 accumulated to represent the ion concentration of the solution 108. In one embodiment, the first output can be sampled during the first phase 258 of the operational cycle. The second the second output can then be that sampled during the readout phase 274.
FIG. 8D also depicts an embodiment of a deactivation sequence for a row of the pixels of the embodiment 246a depicted in FIG. 7. In a first phase 278 of the deactivation sequence, a logic low or low-valued voltage is delivered to the row line R2A, while a logic high or high valued voltage is delivered to the first column line C2A. In a second phase 282 of the deactivation sequence, a logic high or high-valued voltage is delivered to the row line R2A, while the a logic low or low valued voltage is delivered to the first column line C2A. In a third phase 286 of the deactivation sequence, a logic low or low-valued voltage is delivered to the row line R2A, while the logic low or low valued voltage is maintained at the first column line C2A. In a fourth phase 290 of the deactivation sequence, a logic low or low-valued voltage is maintained on the row line R2A, while a logic high or high valued voltage is delivered to the first column line C2A.
FIG. 9 depicts another embodiment 246c of a two transistor, three electrode, or 2T3E, pixel. The control and readout circuit 112 can include two transistors, including a reset transistor M6 and a readout transistor M7, and the charge accumulation device 104 can have three electrodes, including the first and second control electrodes 186, 188 and the floating gate 184. The control and readout circuit 112 can receive a row line R3A and a plurality of column lines, including first and second column lines C3A, C3B. The reset transistor M6 can have a source connected to the drain 128 of the charge accumulation device 104, a gate connected to the row line R3A, and a drain connected to the second column line C3B. The readout transistor M7 can have a gate connected to the drain region 128 of the charge accumulation device 104 (and thus also the source of the reset transistor M6), a source connected to first column line C3A, and a drain connected to the second column line C3B. Turning on the reset transistor M6 can remove the charge packets 216 accumulated at the drain 128 of, and thus reset, the charge accumulation device 104, similarly to as discussed with respect to various embodiments above. With the reset transistor M6 turned off, the readout transistor M7 can provide an output voltage as a function of the charge packets 216 accumulated at the drain 128 of the charge accumulation device 104 operating in a source follower configuration, or provide an output current as a function of the charge packets 216 accumulated at the drain 128 of the charge accumulation device 104 operating in a common source configuration.
The charge accumulation device 104 can also include more than two control electrodes. FIG. 10 depicts an embodiment of an ion-sensing pixel 246d having two control and readout transistors and four charge accumulation device electrodes, including three control electrodes and a floating gate. Although FIG. 10 depicts a simplified representation of the charge accumulation device 104b, actual embodiments can include other components of the charge accumulation device, such as components depicted in FIG. 2. The electrodes of the charge accumulation device 104b can include a first and second electrode 186, 294 on one side of the floating gate 184 and a third electrode 188 on the other side of the floating gate 184. The charge accumulation device 104b of FIG. 10 may not include a source region, but can include a drain region 128 adjacent to the region under the third electrode 188. The control and readout circuit 112 is the same as that depicted in FIG. 9, and can include two transistors, including a reset transistor M8 and a readout transistor M9, and receive a row line R4A and a plurality of column lines, including first and second column lines C4A, C4B. The reset transistor M8 can have a source connected to the drain 128 of the charge accumulation device 104b, a gate connected to the row line R4A, and a drain connected to the second column line C4B. The readout transistor M9 can have a gate connected to the drain region 128 of the charge accumulation device 104b (and thus also the source of the reset transistor M8), a source connected to first column line C4A, and a drain connected to the second column line C4B. The reset and readout transistors M8, M9 can operate as they can in the embodiment of FIG. 9.
FIGS. 11A-11D depict an embodiment of the operation of the pixel embodiment 246d of FIG. 10 to accumulate a plurality of charge packets 216 as a function of the solution ion concentration and generate an output signal as a function of the accumulated charge packets 216. FIGS. 11A-11D depict a plurality of complete cycles of an embodiment of operation of the charge accumulation device 104b. The top of each of FIGS. 11A-11D depicts a simplified partially cross-sectional, partially schematic representation of the charge-accumulation device 104b and control and readout transistors M8, M9 of FIG. 10. For convenience of illustration and explanation, other components of the charge-accumulation device 104b and control and readout transistors M8, M9 are omitted from the depictions, although omitted components can be present in actual embodiments. In each figure, below the representation of the charge-accumulation device 104b and control and readout transistors M8, M9 are four diagrams depicting, in a manner spatially aligned to the pixel representation above, potential energies and charge accumulation in the charge accumulation device 104b and control and readout transistors M8, M9 at different phases during the operational cycle of the pixel 246d. 
In a reset phase 298 depicted in FIG. 11A, a potential gradient can be created from left to right under the first electrode 294, second electrode 186, floating gate 184 and third electrode 188, and a logic high or high-voltage value delivered to the gate of the reset transistor M8 to clear any charge from the charge accumulation device 104b remaining from previous operations.
In a first phase 302 of an operational cycle of the pixel 246d, the potential barrier under the third electrode 188 can then be raised higher than that in the reset phase 298 and that that existing on the floating gate 184. In a second phase 306 of the pixel operational cycle, charge can be injected into the charge accumulation device 104b through the drain diffusion node 128. In a third phase 310, the injected charge can be withdrawn from the charge accumulation device 104b, while a charge packet 216 remains under the floating gate 184 due to the potential barrier differential between the floating gate 184 and the third electrode 188 established in the second phase 306. In a fourth and final phase 314 of the operational cycle, a potential gradient can be created from right to left under the third electrode 188, floating gate 184, second electrode 186 and first electrode 186, to move the charge packet 216 from under the floating gate 184 to under the first electrode 294.
This accumulation cycle can then be repeated a plurality of times, as depicted in FIGS. 11B-11C, to accumulate a plurality of charge packets 216 under the first electrode 294.
FIG. 11D depicts a readout sequence to generate an output a signal based on the size of the plurality charge packets 216 accumulated under the first electrode 294. The readout sequence can incorporate a double sampling technique in which both a first output and a second output is provided. The first output can represent an output produced by a background level of charge present at the drain 128 of the charge accumulation device 104b. The second output can represent an output produced by a both the background level of charge and the plurality of charge packets 216 accumulated at the first electrode 294 after they have been transferred to the drain 128 of the charge accumulation device 104b. Subtracting the first output from the second output can thus produce a more accurate measurement of the charge packets 216 representing the measurement of the solution ion concentration. In a first phase 318 of the readout sequence, the first output can be provided by the readout transistor M9 while the plurality of charge packets 216 are still accumulated under the first electrode 294. In a second phase 322 of the readout sequence, a potential gradient can be created from left to right under the first electrode 294, second electrode 186, floating gate 184 and third electrode 188 to move the plurality of charge packets 216 from under the first electrode 294 to the drain 128 of the charge accumulation device 104b. After the second phase 322, in a third phase 326 of the readout sequence, the second output can be provided by the readout transistor M8.
FIG. 11D also depicts two phases 330, 334 of a deactivation sequence for a row of the pixel embodiments 246d of FIG. 10.
Variations on the above discussed embodiments are possible. Although embodiments of the charge accumulation device have been depicted and discussed herein as including n-type sources and drains, and p-type regions under the floating gate and control electrodes, in embodiments this relationship can also be reversed, with the charge accumulation device including p-type sources and drains, and n-type regions under the gate and control electrodes. Although FIG. 2 depicts an epitaxial p-type region under the control electrodes an floating gate, in embodiments a p-type or n-type region under the control electrodes and floating gate can include a diffusion region or other type of p-type or n-type region instead of or in addition to an epitaxial region. Although various control and readout transistors have been discussed herein as including NMOS transistors, in embodiments the control and readout transistors can include NMOS transistors, PMOS transistors, or any combination thereof. In some embodiments, rows and columns of pixels of the pixel array can share some or all of the row and column lines. Although in some embodiments discussed herein, charge carriers and charge packets have been assumed to be electrons, in other embodiments charge carriers and charge packets can comprise holes. Although stages of operational cycles of the charge accumulation device have been discussed herein as occurring in certain orders, and having certain labels (e.g., first phase, second phase, etc.), in other embodiments, the labels and stages of the operational cycles can be changed, rearranged, added to, subtracted to, etc. Although embodiments of the charge accumulation device have been discussed as having two or three control electrodes, in other embodiments, the charge accumulation device can have more or less than two or three control electrodes. Although certain embodiments of control signals have been depicted and discussed herein, in other embodiments, the various control signals can take different forms.
Additional embodiments of the charge accumulation device 104 and ion sensitive pixel 246 are also possible. For example, any feature of any of the embodiments of the charge accumulation device 104 and ion sensitive pixel 246 described herein can optionally be used in any other embodiment of the charge accumulation device 104 and ion sensitive pixel 246. Embodiments of the charge accumulation device 104 and ion sensitive pixel 246 can also optionally include any subset of the components or features of any embodiments of the charge accumulation device 104 and ion sensitive pixel 246 described herein.
Although the invention has been described above with reference to specific embodiments, the invention is not limited to the above embodiments and the specific configurations shown in the drawings. The operation processes are also not limited to those shown in the examples. Those skilled in the art will appreciate that the invention may be implemented in other ways without departing from the sprit and substantive features of the invention. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive. The scope of the invention is indicated by the appended claims rather than by the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
Several embodiments of the present invention are specifically illustrated and described herein. However, it will be appreciated that modifications and variations of the present invention are covered by the above teachings. In other instances, well-known operations, components and circuits have not been described in detail so as not to obscure the embodiments. It can be appreciated that the specific structural and functional details disclosed herein may be representative and do not necessarily limit the scope of the embodiments.
Those skilled in the art may appreciate from the foregoing description that the present invention may be implemented in a variety of forms, and that the various embodiments may be implemented alone or in combination. Therefore, while the embodiments of the present invention have been described in connection with particular examples thereof, the true scope of the embodiments and/or methods of the present invention should not be so limited since other modifications will become apparent to the skilled practitioner upon a study of the drawings, specification, and following claims.
Various embodiments may be implemented using hardware elements, software elements, or a combination of both. Examples of hardware elements may include processors, microprocessors, circuits, circuit elements (e.g., transistors, resistors, capacitors, inductors, and so forth), integrated circuits, application specific integrated circuits (ASIC), programmable logic devices (PLD), digital signal processors (DSP), field programmable gate array (FPGA), logic gates, registers, semiconductor device, chips, microchips, chip sets, and so forth. Examples of software may include software components, programs, applications, computer programs, application programs, system programs, machine programs, operating system software, middleware, firmware, software modules, routines, subroutines, functions, methods, procedures, software interfaces, application program interfaces (API), instruction sets, computing code, computer code, code segments, computer code segments, words, values, symbols, or any combination thereof. Determining whether an embodiment is implemented using hardware elements and/or software elements may vary in accordance with any number of factors, such as desired computational rate, power levels, heat tolerances, processing cycle budget, input data rates, output data rates, memory resources, data bus speeds and other design or performance constraints.
Some embodiments may be implemented, for example, using a computer-readable medium or article which may store an instruction or a set of instructions that, if executed by a machine, may cause the machine to perform a method and/or operations in accordance with the embodiments. Such a machine may include, for example, any suitable processing platform, computing platform, computing device, processing device, computing system, processing system, computer, processor, or the like, and may be implemented using any suitable combination of hardware and/or software. The computer-readable medium or article may include, for example, any suitable type of memory unit, memory device, memory article, memory medium, storage device, storage article, storage medium and/or storage unit, for example, memory, removable or non-removable media, erasable or non-erasable media, writeable or re-writeable media, digital or analog media, hard disk, floppy disk, Compact Disc Read Only Memory (CD-ROM), Compact Disc Recordable (CD-R), Compact Disc Rewriteable (CD-RW), optical disk, magnetic media, magneto-optical media, removable memory cards or disks, various types of Digital Versatile Disc (DVD), a tape, a cassette, or the like. The instructions may include any suitable type of code, such as source code, compiled code, interpreted code, executable code, static code, dynamic code, encrypted code, and the like, implemented using any suitable high-level, low-level, object-oriented, visual, compiled and/or interpreted programming language.

## Claims

1. An ion-sensitive circuit, comprising:
a charge-accumulation device to accumulate a plurality of charge packets as a function of an ion concentration of a fluid, including:
a substrate having formed thereon a gate oxide layer;
a first charge control electrode, formed over a first electrode semiconductor region and disposed on the gate oxide layer, to control entry of charge from the ion concentration of the fluid into a gate semiconductor region in response to a first control signal applied to the first electrode;
an electrically floating gate structure disposed between a gate semiconductor region and an ion-sensitive passivation surface configured to receive the fluid, the floating gate includes a plurality of conductors electrically coupled to one another and separated by dielectric layers; and
a second charge control electrode, formed over a second electrode semiconductor region and disposed on the gate oxide layer, to control transmission of the plurality of charge packets out of the gate semiconductor region and into a drain diffusion region in response to a second control signal applied to the second electrode; and
a drain diffusion region to receive the plurality of charge packets from the gate semiconductor region via the second electrode semiconductor region,

at least one control and readout transistor to generate an output voltage as a function of the accumulated plurality of charge packets at the drain diffusion region of the charge accumulation device, wherein the output voltage is representative of the ion concentration of the solution.

2. The ion-sensitive circuit of claim 1, further comprising a control circuit configured to generate and provide an injection control signal to inject charge into the gate semiconductor region through the first electrode semiconductor region.

3. The ion-sensitive circuit of claim 2, further comprising a source diffusion region adjacent to the first electrode semiconductor region, wherein the injection control signal includes a source control signal provided to the source diffusion region to inject the charge into the gate and first electrode semiconductor regions through the source diffusion region.

4. The ion-sensitive circuit of claim 1, further comprising a control circuit to generate and provide the second control signal to the second control electrode to individually transfer each of the plurality of charge packets from the gate semiconductor region one at a time, through the second electrode semiconductor region, to the drain diffusion region.

5. The ion-sensitive circuit of claim 1, further comprising a control circuit to generate a provide a readout control signal to the at least one readout transistor to generate the output signal after the plurality of the charge packets have been individually transferred one at a time from the gate semiconductor region to the drain diffusion region.

6. The ion-sensitive circuit of claim 1, wherein the charge accumulation device and the at least one readout transistor form a pixel circuit, and the ion-sensitive circuit further comprises a plurality of the pixel circuit arranged into an ion-sensitive pixel array.

7. The ion-sensitive circuit of claim 6, wherein the pixel array includes a plurality of rows and a plurality of columns of the pixel circuits, each row includes one or more row control and data lines, and each column includes one or more column control and data lines.

8. The ion-sensitive circuit of claim 1, further comprising a control circuit configured to control the charge accumulation device to individually transfer each of the plurality of charge packets from the gate semiconductor region, through the second electrode semiconductor region and to the drain diffusion region, at a selectable charge packet accumulation frequency.

9. The ion-sensitive circuit of claim 1, further comprising a control circuit configured to control the charge accumulation device and at least one readout transistor to generate the output signal as a function of the plurality of charge packets accumulated at the drain diffusion region at a selectable output generation frequency.

10. The ion-sensitive circuit of claim 1, wherein the at least one control and readout transistor includes:
a reset transistor connected to the drain diffusion region of the charge accumulation device, to a row control line and to a column control line; and
first and second readout transistors connected to the drain diffusion region of the charge accumulation device, to the column control line and to a column data line, wherein the first readout transistor is connected in a source follower configuration and the second readout transistor is connected in a cascode configuration.

11. The ion-sensitive circuit of claim 1, wherein the at least one control and readout transistor includes:
a reset transistor connected to the drain diffusion region of the charge accumulation device, to a row control line and to a column control line; and
a readout transistor connected to the drain diffusion region of the charge accumulation device, to a source diffusion region of the charge accumulation device, to the column control line and to a column data line.

12. The ion-sensitive circuit of claim 1, wherein the at least one control and readout transistor includes:
a reset transistor connected to the drain diffusion region of the charge accumulation device, to a row control line and to a column control line; and
a readout transistor connected to the drain diffusion region of the charge accumulation device, to the column control line and to a column data line.

13. The ion-sensitive circuit of claim 1, wherein the charge accumulation device includes a source diffusion region adjacent to the first electrode semiconductor region, the first electrode semiconductor region is adjacent to the gate semiconductor region, the gate electrode semiconductor region is adjacent to the second electrode semiconductor region, and the second electrode semiconductor region is adjacent to the drain diffusion region.

14. The ion-sensitive circuit of claim 1, wherein the charge accumulation device includes a third charge control electrode, above a third electrode semiconductor region, to control the accumulation of the plurality of charge packets in the third electrode semiconductor region before the plurality of charge packets are transferred to the drain diffusion region.