# Patent

## Title
Direct synthesis of OFDM receiver clock

## Abstract

This application presents a direct data recovery from subspaces or parameters subranges of a received OFDM signal preidentified as corresponding to specific data symbols, by applying adaptive inverse signal transformation (AIST) method for reversing both original data coding and deterministic and random distortions introduced by a transmission channel, wherein both reversals are achieved by the same conversion of the subspaces or parameter subranges into data transmitted originally in order to eliminate an intermediate recovery of signals or parameters transmitted originally within the received OFDM signal. The AIST includes using both amplitudes and gradients of amplitudes of OFDM tone signals.

## Background
This application is Continuation In Part and claims priority benefits of US non-provisional application Ser. No. 14/792,563 filed on Jul. 6, 2015 which is incorporated herein by reference in its entirety as if fully set forth herein,

    wherein the Ser. No. 14/792,563 is Continuation In Part and claims priority benefits of U.S. non-provisional application Ser. No. 14/738,920 filed on Jun. 14, 2015.




BACKGROUND OF THE INVENTION
1. Field of the Invention
This application presents direct data recovery (DDR) solutions combined with supporting them clock recovery techniques described herein as phase and frequency recovery techniques (PFRT) and direct synchronization of receiver clock (DSRC).
The direct data recovery (DDR) is based on reversing transmission channel transfer function, in order to achieve a direct recovery of original data and synchronizing clock from received signals affected by all deterministic and random distortions introduced by the transmission channel.
The DDR can eliminate an intermediate recovery of signal transmitted originally from received signal, required in conventional solutions before actual data recovery can be made.
Therefore DDR can prevent signal processing errors added by such intermediate recovery and reduce power consumption and computing resources required in conventional receivers.
The DDR is applicable to communication channels including Non Return Zero (NRZ) or Pulse Amplitude Modulation (PAM), OFDM Multi-carrier/Multi-tone, Carrierless Amplitude Phase (CAP), Frequency Modulation (FM), Phase Modulation (PM).
The DDR can be applied in data recovery systems for wireless, optical, or wireline communication and in local or remote measurement systems.
The DDR shall be particularly advantageous in system on chip (SOC) implementations of data recovery systems.
Such DDR includes utilization of inverse signal transformation (IST) presented in the parent application as comprising a noise filtering with inverse transformation (NFIT) and phase and frequency recovery techniques (PFRT) described in the parent by separate subsections taken from their application Ser. No. 12/047,318 (issued as U.S. Pat. No. 8,284,877) and Ser. No. 11/931,026 (issued as U.S. Pat. No. 8,374,075) accordingly.
Some elements of asynchronous data recovery (ADR) solutions presented earlier by the same applicant in PCT/CA06/001332, can be useful in explaining a background field to DDR contributions in PAM and coherent optical communication.
2. Background of IST and DDR
Conventional methods and systems for data recovery are directed to transformation of specific received signals into shapes similar to those transmitted originally before any decoding of data,

    as they use fixed data decoding schemes, applicable only to such similarly shaped signals, in order to decode data encoded originally in the transmitter.


Such conventional solutions, focused on recovering original signal shapes from specific received signal shapes, can not be effective in reversing dynamic and random signal distortions introduced by data links, since:

    said distortions are projecting said original signal shapes into received signal subspaces instead of transforming them into said specific received signals;
    said conventional solutions are not directed to applying varying data decoding schemes responding to said transfer function of transmission channel and current characteristics of received signal.


In conditions of constantly growing data rates, data links complexity and spectrum utilization, distortions introduced by transmission channels are growing into major parts of signals received from remote sources in electronic environments contaminated highly.
Therefore the conventional methods based on said recovery of original signal required by said fixed decoding, become comparable to chasing a butterfly into a route leading it into a fixed net instead of letting butterfly to fly freely and moving the net into its path.
The IST is based on a fundamentally different principle of operation than such conventional systems, because mobile adaptive decoding is applied directly to said received signal space, distorted by the transmission channel, instead of applying such fixed decoding to the original signal recovered from said received signal space.
Such IST includes utilizing a relation between a subset of received signal space (comprising a particular received signal) and data encoded originally into this signal, wherein such relation includes said inverse transformation of channel function.
Furthermore said conventional data recovery from received signal requires complex processing for achieving said recovery of original data carrying signal, wherein such complex processing is applied continuously to a waveform of over-sampled received signal.
IST replaces such complex processing of received signal with a direct application of reference frames to the received signal waveform,

    wherein said reference frames, representing expected shapes of received signal intervals, are compared with received signal shapes in order to identify original signal shapes which these received signal shapes correspond to.


Still furthermore said reference frames and/or their parameters can be derived by a background processing responding to changes of transmission channel which are by many orders slower than changes of transmitted signal,

    while said recovery of original signal shape requires a real time processing responding to the changes of transmitted signal which are by many orders faster.


Therefore such conventional solutions, spending resources on such “real time reconstruction” of very fast original signals instead of focusing on said more direct data recovery of original data from said received signal subspaces, can not be efficient in utilizing processing resources or minimizing power.
Consequently, conventional data recovery methods and circuits have limitations causing that only linear time invariant filters (LTI filters) can be used in majority of serial communication links.
Such LTI approximations impair filtering efficiency of the majority of the communication links which are non-linear and time variant and have changing in time characteristics.
Furthermore due to such limitations of conventional solutions; even rarely used non-linear and/or adaptive filters using adaptive algorithms to accommodate changing in time characteristics of transmission channels, can accommodate only limited and slowly changing portions of signal non-linearity and/or distortion caused by nonlinear and/or changing in time characteristics of transmission channel.
It is the objective of DDR to alleviate such limitations by enabling more efficient accommodation of line-load, non-linearity and time variant quick changes of transmission channel such as those caused by cross-talk and inter-band interference from adjacent transmission channels.
Non-provisional patent application U.S. Ser. No. 11/931,026 by Bogdan introduced utilization of reference frames for detecting data carrying intervals of received signals named therein as received signal edges.
Later than this 931026, PCT/CA06/001332 by Bogdan (see WO 2007/009266), disclosed improved utilization of such edge detection techniques including a comparison of said received signal with edge masks selected adaptively. Similar tools can be also utilized in next inventions such as DDR and ADD presented herein.
However the 001332 still requires said recovery of original data carrying signal or its data defining parameters which involves more complex processing and is much less efficient in reversing distortions and interferences introduced by the transmission channel.
Therefore DDR contributes the fundamentally different principle of operation explained above and further below, in order to enable major improvements in signal processing efficiency and accuracy over those enabled by the earlier 001332 and the other conventional solutions.
Most of earlier data recovery systems; require phase locking to the original transmitter's clock recovered from the distorted received signal. Such recovery of original clock has to be preceded by recovering an original shape of received signal, in order to minimize phase locking errors caused by signal distortions. Therefore such earlier systems implement frequency domain filters for noise reduction in the received waveform, and compensate line loads with a feedback signal connected from a receivers output to an input of the receiver.
Said phase locking eliminates immunity to high frequency phase noise exceeding bandwidth of receivers PLL.
Said frequency domain filters are inefficient in responding to changing high frequency noise and often attenuate high frequency data, while conventional line load compensation offers only delayed responses involving feedback signals which may compromise accuracy and/or stability of line receivers.
In particular, said frequency domain filters are conventionally used for recovering shape of original signal from serially transmitted pulses.
Since serially transmitted pulses must have widely variable lengths and frequencies, such frequency domain filters can not eliminate high frequency phase jitter and attenuate useful part of signal while filtering high frequency noise.
Consequently such-frequency domain filters are inherently inefficient and inaccurate in detecting phase of data carrying signals; while accurate and reliable phase detection is becoming essential for efficient modern communication based on NRZ/PAM, or PM over copper/fiber/wireless links.
Since such modern communication links utilize phases of signal transitions between limited set of signal levels or amplitudes for data encoding, said limitations in phase detection accuracy and noise filtering abilities reduce data rates and/or link lengths.
These earlier systems' limitations were partly addressed by solutions presented in the 001332, wherein:

    a received signal is densely over-sampled and phases and amplitudes of data carrying pulses and phases of their edges are recovered without causing any signal attenuation;
    and a number of data symbols contained in the pulse is determined by measuring length of such pulse instead of relying on sampling pulse amplitude with a phase aligned clock targeting a middle of symbol time periods.


In addition to the elimination of said phase alignment of a local receiver clock, the 001332 presents solutions directed to instant compensation of line load effects and crosstalk noise.
Nevertheless even the 001332, still requires said recovery of original data carrying signal or its data defining parameters.
Therefore it still has limited efficiency in inverting signal distortions introduced by data links, as they can not apply said direct data decoding in order to enable accurate and timely responses to said fast changes of the data carrying signals of high speed communication links.
3. Background of NFIT
The purpose of noise filters is to reconstruct original signal by reduction of received signal components representing noise and/or by enhancement of received signal components representing the original signal.
Limitations of conventional noise filtering methods and electronic circuit technologies cause that only linear time invariant filters (LTI filters) can be used in majority of serial communication links.
Such LTI approximations impair filtering efficiency of the majority of the communication links which are non-linear and time variant and have changing in time characteristics.
Furthermore due to such limitations of conventional solutions; even rarely used non-linear and/or adaptive filters using adaptive algorithms to accommodate changing in time characteristics of transmission channels, can accommodate only limited and slowly changing portions of signal non-linearity and/or distortion caused by nonlinear and/or changing in time characteristics of transmission channel.
Frequency sampling filters (FSF) capable of recovering particular sinusoidal tones/sub-bands from a composite signal such as OFDM frame, were known and described as rarely used in the book by Richard G. Lyons; “Understanding Digital Signal Processing”, Second Edition 2004 Prentice Hall.
However such frequency sampling filters and other conventional frequency domain methods do not have time domain solutions needed to preserve and recover phase alignments of singular cycles of tones/sub-bands to the composite signal frame, wherein such phase alignments carry phases of tones/sub-bands transmitting data encoded originally.
It is the objective of solutions presented herein to alleviate such limitations by contributing;

    accommodation of unlimited non-linearity and time variant quick changes of transmission channel such as those caused by line load, cross-talk and inter-band interference from adjacent transmission channels, and said time domain solutions combining signal processing in frequency domain and in time domain, in
    order to enable recovery of phases and amplitudes of singular cycles or half-cycles of data carrying tones or sub-bands comprised in the composite signal.


4. Background of PFRT and DSRC
4.1 Background art of Software Controlled Clock Synchronizer
Conventional solutions for software controlled synchronization systems use software controlled digital phase locked loops (DPLLs) for implementing software algorithm minimizing phase errors and providing programmed transfer function between a DPLL output clock and a timing reference.
In conventional solutions said timing reference can be provided:

    as a conventional external clock connected to a digital phase detector, which compares it with the local clock in order to produce the digital phase error;
    or with time stamp messages sent by an external source, initiating a capture of local clock time and communicating external clock timing corresponding to the captured local timing, wherein software is used for producing said digital phase errors by comparing the captured local timing with the communicated external timing.


However the conventional DPLL configurations have four major limitations listed below:

    
    
        DPLLs are inherently unstable if said timing reference comprises components having frequencies higher than 1⁄5 of the DPLL bandwidth. Since time stamp messages are sent over regular communication links they are subjected to highly unpredictable time delay variations (TDVs) resulting from collisions between different packet streams sharing a common communication line. Such unpredictable TDVs are bound to introduce timing reference components having unknown frequency spectrums, when said timing reference is provided by exchanging time stamp packages sent over shared communication link. Resulting stability problems cause such conventional DPPL configurations to be highly unreliable in many applications.
        Conventional digital phase detectors and said software algorithms minimizing phase errors, involve accumulation of phase digitization errors. Such accumulation causes an uncontrolled phase drift of the output clock, when a software error minimization procedure is unable to recognize and eliminate persistent existence of an digitization error corresponding to a lasting unknown frequency error of the output clock.
        Conventional digital phase detectors; offer resolutions worse than that of phase steps limited by maximum clock frequency of IC technology, and they require complex processing for calculating precise phase skews when highly irregular edges of a reference timing are defined in newly emerging timing protocols such as IEEE 1588. Similarly clock synthesizers have phase steps resolutions bounded by maximum clock frequency of IC technology and furthermore they use frequency synthesis method unable to provide high precision control of phase transients of synthesized clock.
        Conventional clock synchronization systems require expensive local oscillators, expensive external off-chip analog components, and expensive IC technologies suitable for mixed mode operations; in order to provide highly stable and low jitter synchronization clocks required in industrial control systems and in communication networks. Temperature stable crystal oscillators are major cost contributors exceeding 2⁄3 of total costs of synchronization systems. However in conventional solutions; low cost highly stable crystal cuts can not be used, since their oscillation frequencies are to low to be transformed into a stable low jitter clock.
        Conventional synchronization systems use digital phase detectors which are >5 times less accurate than this inventions FPD, and frequency synthesizers producing uncontrolled phase transients during any frequency switching and introducing 10 times less accurate phase steps than this inventions phase synthesizer PS.
    
    


Such frequency synthesizers are based on direct digital frequency synthesis (DDFS) method modifying average frequency of an output clock by periodical removal of a clock pulse from a continuous stream of pulses. Since said frequency synthesizers use over 10 times slower phase processing and introduce unknown numbers of 10 times less accurate phase steps than the PS, they are unable to perform any phase synthesis and produce uncontrolled phase transients during frequency switching and introduce much more jitter than the PS.
Consequently; in order to limit phase transients to acceptable levels, said conventional synchronization systems are bound to work in closed loop configurations wherein output clock phase is subtracted from reference clock phase and resulting phase error is minimized by a programmable control unit driving frequency synthesizer producing said output clock
4.2 Background of Receiver Synchronization Techniques
Insufficient accuracy of conventional synchronization for OFDM receivers impose major limitations on OFDM communication quality (see Cit. [1] and [2] listed below) and such limitations are compounded by rapidly growing data rates.
Some conventional solutions add specific preambles inserted into composite signal (Cit. [3], [4], [5], and [6]). Such preamble comprises similar parts having known phase (displacement in time) within the preamble.
Such preambles enable detection of symbol boundary time offset, by steps of:

    evaluating correlation functions between OFDM signal portions shifted properly in time until such similar preamble parts are detected;
    using a phase of local clock frame marked by the similar parts detection and said known phase of such similar parts detected, for estimating time offset of the local frame;
    estimating frequency offset of the local clock versus transmitter clock by analyzing said correlation functions between such preamble parts shifted properly in time.


Other synchronization solutions analyze correlation estimates of received pilot preambles or pilot tones with predefined pilot preambles or pilot tones (Cit. [7]), in order to estimate time offset and frequency offset of the local clock frame.
However such use of preambles or pilots; reduces system efficiency by using signal power that could otherwise have been used for transmitting data, and allows limited accuracy only due to such detection and estimates sensitivity to channel interference and insufficient data supplied in the preamble.
There are also pilot-less synchronization techniques. One such pilot-less technique, named maximum likelihood (ML) method (Cit. [8]), utilizes inherent redundancy in OFDM signal, by correlating parts of the signal with other parts having known positioning within frame (cyclic prefix). However; as such pilot-less technique uses statistical methods and depend on transmitted data patterns, they are even less accurate than those using preambles or pilots.
Another pilot-less technique calculates timing offset and frequency offset from displacements of tone phases caused by said timing and frequency offsets (Cit.[9]).
Fundamental deficiency of conventional solutions characterized above is their inability to perform any accurate measurement of frequency offset; due to their reliance on using phase offset observed over single preamble/pilot period only for the frequency offset estimation. Such estimates degraded by unpredictable OFDM channel interference, can not be helped enough by averaging them for as long as each estimate is calculated over single preamble/pilot.
Still other significant deficiency of conventional synchronization is instability of their phase locked loops (used for phase and frequency tracking), caused by changing data patterns and/or unpredictable phase error components introduced into OFDM channel by generally unknown interference.
Such conventional synchronization solutions for OFDM receivers did not succeed in providing reliable and accurate recovery of a referencing frame providing time domain definition of phase and frequency of received OFDM composite frame. However such referencing frame defined in time domain, is essential for achieving accurate control of local oscillator frequency offset and receiver time offset (receiver phase error).
OFDM composite signal has not been originally designed to carry distinctive edges enabling detection of composite frame boundaries, and conventional DFT/IDFT frequency domain processing is not well suited for any accurate detection of such boundaries occurring in time domain either.
Conventional DSP techniques and processors used are not equipped to perform real-time processing of OFDM signal needed to produce such referencing frame maintaining predictable accurate timing relation to the OFDM signal received.
Such deficiencies of conventional solutions are eliminated by the RST as it is explained in subsection 3.9 of SUMMARY.
Citations for PFRT:

    [1] “Equalization for DMT-Based Broadband Modems” by Thierry Pollet at al., IEEE Communications Magazine, Volume 38, Issue 5, May 2000.
    [2] “Retraining WLAN Receivers for OFDM Operation” by Ivan Greenberg, CommsDesign, January 2002.
    [3] “A Symbol Synchronization Algorithm for OFDM Systems” by T. Salim at al., Communication Systems and Networks  ̃AsiaCSN 2007 ̃ April 2007.
    [4] “Synchronization Approach for OFDM based Fixed Broadband Wireless Access Systems” by M. Gertou, G. Karachalios, D. Triantis, K. Papantoni and P. I. Dallas, INTRACOM S. A., July 2005.
    [5] “A Novel Scheme for Symbol Timing in OFDM WLAN Systems” by Yong Wang at al., ECTI Transactions on Electrical Eng. Electronics and Communications, August 2005.
    [6] “Performance of a novel carrier frequency offset estimation algorithm for OFDM-based WLANs” by ZHAO Zhong-wei, Journal of Zhejiang University SCIENCE A, 2006 7(3).
    [7] “Synchronization Schemes for Packet OFDM System” by Haiyun Tang, Kam Y. Lau and Robert W. Brodersen, IEEE International Conference on Communications, May 2003.
    [8] “ML Estimation of Timing and Frequency Offset in Multicarrier Systems” by Jan-Jaap van de Beek, Magnus Sandell, Per Ola Borjesson, Lulea University of Technology, April 1996.
    [9} “A Robust Timing and Frequency Offset Estimation Scheme for Orthogonal Frequency Division Multiplexing (OFDM) Systems” by Bruce McNair, Leonard J. Cimini, Nelson Sollenberger, VTC99 May 1999.


SUMMARY
1. Summary of IST and DDR
1,1 Summary of IST
The IST invention is directed to data recovery by applying an inverse transformation of transmission channel transform function.
IST comprises data recovery from wide variety of transmission channel configurations including:

    an encoder of original data into transmitted signals and a data link converting transmitted signals into received signal subspaces corresponding to the original data,
    wherein this conversion can introduce deterministic or random distortions and/or internal or external interference to the received signal subspaces;
    said encoder and said data link and an preprocessor of received signal spaces converting them into preprocessed signal subspaces also corresponding to the original data;
    wherein such preprocessed signal subspaces can be utilized to enable more efficient inverse transformation algorithms (their utilization is illustrated further on in IST systems for data recovery from OFDM frames);
    said encoder and said data link and said preprocessor and a processor of said preprocessed signal subspaces converting them into received parameters sub-ranges corresponding to the original data.


Consequently the IST comprises said direct data recovery with said inverse transformation applied to wide variety of signals and their parameters including:

    said received signal subspaces,
    said preprocessed signal subspaces,
    and said received parameters sub-ranges.


Such IST is based on utilizing a relation between said data transmitted originally and said received subspaces and/or said preprocessed subspaces and/or said received parameters sub-ranges.
Such basic relations are derived by a background processor based on theoretical models of transmission channels and/or training sessions and/or adaptive analysis of received signal samples supplied by a waveform screening and capturing circuit (WFSC) described further below.
In addition to the derivation of these basic relations said background processor, implemented as the programmable control unit (PCU), controls operations of:

    said real time processing of data carrying signals and their derivatives performed by a synchronous sequential processor (SSP) implementing data recovery operations,
    and said waveform screening and capturing circuit (WFSC).


The derivation of these inversely transforming relations includes:

    outlining said received subspaces and/or said preprocessed subspaces and/or said received sub-ranges as distinctive sets comprising elements corresponding to the same specific data transmitted originally;
    and defining assignment of specific transmitted data to specific said received and/or preprocessed subspace and/or processed sub-range;
    wherein such assignment enables direct identification of transmitted data based on detection of said received or preprocessed subspace or sub-range which a received signal or a preprocessed signal or received parameter belongs to.


In addition to producing said received parameters useful for said direct identification of transmitted data, IST includes also processing of said preprocessed signal space in order to derive processed signal parameters useful for characterizing elements of subspaces of received signals space or subspaces of preprocessed signal space.
Consequently the IST comprises using such received signal parameters for different purposes described below:

    selecting a reference frame or frames which intervals of received signal shall be compared to in order to identify received signal subspaces comprising these intervals;
    selecting a reference frame or frames which intervals of preprocessed signal shall be compared to in order to identify preprocessed signal subspaces comprising these intervals;
    direct identification and recovery of data transmitted originally from a limited set of sub-ranges of said received parameters.


Such IST comprises both methods described below.
A more direct method includes steps presented below:

    sets of shapes of received signal intervals, expected when particular data symbols or data units are transmitted originally, are identified using theoretical models and/or results of training session and/or results of an adaptive filter control process;
    a relation between said original data symbols or units and corresponding to them such expected sets of received interval shapes (also named contour further on), is preprogrammed as an inverse transformation of transmission channel with its distortions and interferences;
    a specific shape (contour) of an interval of received signal is processed in order to detect which such set of said expected interval shapes (further named as received signal subspace) comprises the specific shape of the processed interval;
    said inverse transformation is applied to the set of expected interval shapes (received signal subspace) comprising said processed interval shape, in order to recover data transmitted originally.


Another method, which can be more suitable for certain data transmission techniques (such as OFDM), includes utilization of said intermediate step described as:

    preprocessing of said received signal subspaces in order to recover its components carrying transmitted data (these components are comprised in preprocessed subspaces as it is explained further below), before applying steps (described above for the shape of received signal) to shapes of these components intervals by using expected sets of shapes of components intervals (instead of using said expected sets of shapes of received signal intervals);
    applying said inverse transformation to said sets of expected component shapes (further named as preprocessed signal subspaces) detected as comprising specific shapes of said components intervals, in order to recover data transmitted originally.


Said preprocessing of the received subspaces is exemplified by using frequency sampling filters for recovering sub-bands or tones from OFDM composite signal in the NFIT version of IST and it is described further on in NFIT related sections of this application;

    wherein the half-cycles or cycles of said sub-bands or tones recovered within the NFIT, are exemplifying said preprocessed received signal space.


IST method applies an inverse channel transformation, defining relationship between originally transmitted data and received signal shapes, to a frame of reference, characterizing a set of shapes corresponding to a specific original data symbol or a plurality of such data symbols, in order to recover said original data from the received signal shape affected by channels distortions and/or interferences.
Such IST method comprises the steps of:

    capturing an over-sampled received signal waveform;
    calculating estimates of shapes similarity, between an captured waveform interval and said reference frame, such as correlation integrals or deviation integrals;
    identifying a closest reference frame by comparing such correlation integrals or deviation integrals;
    said recovery of said data symbol or said set of data symbols transmitted originally, by applying the inverse transformation of said channel transform function to the closest reference and/or an estimate of said shape similarity with the closest frame;
    wherein such channel transformation and its inverse transformation can be derived by using theoretical models and/or results of training session and/or results of an adaptive filter control process.


The IST method described above; further comprises the steps of:

    performing preliminary analysis of said waveform captured in the receivers channel and/or a waveform captured in a neighbor channel and/or other measurable interference;
    and using such analysis results for said selection of the expected closest reference frame or a subset of reference frames expected to comprise such closest frame;


Such IST comprises the apparatus for and steps of:

    comparing such captured waveform interval with such mask by producing an estimate of their shapes similarity, named as proximity estimate, such as correlation integral or deviation integral between samples belonging to the waveform interval and their counterparts belonging to the mask;
    using such proximity estimate to detect, if the set of shapes characterized by the mask used (also named as reference frame) corresponds to the captured waveform;
    wherein said inverse transformation of the channel transfer function is applied to the mask (reference frame) characterizing such corresponding set of shapes, in order to recover said original data from received signal subjected to transmission channel distortions and interferences.


The IST further includes instant accommodation of time variant quickly changing characteristics of transmission channel, caused by interferences such as line loads or cross-talk or inter-band interference;

    wherein such DRIT comprises the steps of:
    producing real time evaluations of such instantly changing interferences by a pre-processing of waveforms produced or affected by said interfering sources;
    using such real time evaluations for a selection of said mask used for producing said proximity estimate, wherein the selected mask is pre-designed to accommodate such instant interferences;
    using such proximity estimate to detect, if the set of shapes characterized by the mask used corresponds to the captured waveform subjected to the instant interferences.


IST principles of operation discussed herein enable wide spectrum of solutions comprising configurations 1-12 described below.
Examples of such IST solutions are shown in FIG. 13A, FIG. 13B, FIG. 13D, FIG. 13E and their relations to components detailed in the subsection “1. Embodiments of NFIT” of DETAILED DESCRIPTION are indicated in the subsection “2. Embodiments of IST”.

    1. A system and a method for data recovery from received signal subspaces (DRRS).


This is the inverse transformation system & method for recovering transmitted data from a signal received from a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted signal contours defined by transmitted signal parameters such as amplitudes or phases, and a signal transmission link, transforming said transmitted signal contours into received signal subspaces, wherein this link introduces deterministic or random distortions affecting the received signal subspaces; wherein the DRRS comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to recover said transmitted data based on identification of received signal subspaces comprising said received signals;
    comparing a set of samples of an interval of said received signal with elements of a reference frame related to a particular said signal subspace,
    wherein said particular signal sub-space corresponds to a particular said transmitted contour encoding specific transmitted data;
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said signal subspace which said interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.


The DRRS is the simplified version of the DRPS PSP system (described in the clause 8 below and shown in FIG. 13A), as it is implemented without the preprocessing and processing operations.
Such simplified DRRS applies a predefined reference frame or frames directly to the received signals in order to identify received signals subspaces comprising particular signals.

    2. A system and a method for data recovery from received subspaces of PAM signal (DRRS PAM).


This is the inverse transformation system & method for recovering transmitted data from a signal received from a transmission channel which includes a data coding circuit for pulse amplitude modulation (PAM), encoding said transmitted data into transmitted signal edges defined by transmitted signal parameters such as amplitudes and phases determining amplitudes and lengths of data carrying pulses, and a signal transmission link, transforming said transmitted edges into received signal subspaces, wherein this link introduces deterministic or random distortions affecting the received signal subspaces comprising received signal edges; wherein the DRRS PAM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to recover said transmitted data based on identification of said received signal subspaces;
    comparing a set of samples of an interval of said received signal with elements of a reference frame related to a particular said signal subspace,
    wherein said particular signal sub-space corresponds to a particular said transmitted edge encoding specific data transmitted originally;
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said signal subspace which said interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data signaled by said received signal interval.


Such DRRS PAM can be useful in less demanding PAM systems with lower numbers of amplitude levels (such as two or four levels) and/or low inter-symbol interference (ISI) and/or crosstalk,

    wherein using a limited number of reference frames applied to the same signal interval can be sufficient.
    3. A system and a method for data recovery from received signal subspaces using processed signal parameters (DRRS PSP).


This is the inverse transformation system & method for recovering data from received signal subspaces produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted signal contours defined by transmitted signal parameters such as amplitudes or phases, and a signal transmission link, transforming said transmitted signal contours into said received signal subspaces, wherein said link introduces deterministic or random distortions affecting said received signal subspaces; wherein the DRRS RSP comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from said received signal subspaces identified as comprising specific received signals;
    using a preprocessor of said received signals for transforming said received signal subspaces into preprocessed signal subspaces,
    wherein said preprocessed sub-spaces correspond to said transmitted contours encoding data transmitted originally;
    processing said preprocessed subspaces in order to produce processed signal parameters enabling selection of a single reference frame or multiple reference frames close to these preprocessed subspaces;
    using said processed signal parameters for said selection of said close reference frame or frames; comparing a set of samples of an interval of said received signal with elements of said selected reference frame,
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said received signal subspace which said received signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.
    4. A system and a method for data recovery from received subspaces of PAM signal using processed signal parameters (DRRS RSP PAM).


This is the inverse transformation system & method for recovering transmitted data from received signal subspaces produced by a transmission channel which includes a data coding circuit for pulse amplitude modulation (PAM), encoding said transmitted data into transmitted signal edges defined by transmitted signal parameters such as amplitudes and phases determining amplitudes and lengths of data carrying pulses, and a signal transmission link, transforming said transmitted signal edges into said received signal subspaces, wherein said link introduces deterministic or random distortions affecting said received signal subspaces; wherein the DRRS RSP PAM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from said received signal subspaces identified as comprising specific received signals;
    using a preprocessor of said received signals for transforming said received signal subspaces into preprocessed signal subspaces,
    wherein said preprocessed sub-spaces correspond to said transmitted edges encoding transmitted data;
    processing said preprocessed subspaces in order to produce processed signal parameters enabling selection of a single reference frame or multiple reference frames close to these preprocessed subspaces;
    using said processed signal parameters for said selection of said close reference frame or frames; comparing a set of samples of an interval of said received signal with elements of said selected reference frame,
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said received signal subspace which said received signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.


Such DRRS RSP PAM can be particularly advantageous in more demanding PAM systems with high data rates and utilizing more than 4 amplitude levels,

    wherein higher numbers of possible edges, increased also by higher interference levels, would require excessive numbers of reference frames to be applied simultaneously if said selection of expected close reference frames were not applied.
    5. A system and a method for data recovery from preprocessed signal subspaces (DRPS).


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted signal contours defined by transmitted signal parameters such as amplitudes or phases, and a signal transmission link and a preprocessor of a received signal, transforming said transmitted signal contours into preprocessed signal subspaces, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising specific said preprocessed signals;
    comparing a set of samples of an interval of said preprocessed signal with elements of a reference frame related to a particular preprocessed subspace,
    wherein the particular preprocessed sub-space corresponds to a particular said transmitted contour encoding a particular said transmitted data;
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover transmitted data carried by said preprocessed signal interval.
    6. A system and a method for data recovery from preprocessed subspaces of OFDM signal (DRPS OFDM)


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted OFDM frames defining data carrying tones or sub-bands, and a signal transmission link and a preprocessor of received OFDM frames, transforming said transmitted OFDM frames into preprocessed signal subspaces representing specific OFDM tones or sub-bands, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS OFDM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising specific said preprocessed signals;
    comparing a set of samples of an interval of said preprocessed signal with elements of a reference frame related to a particular said preprocessed signal subspace,
    wherein this particular reference frame corresponds to a half-cycle or cycle of a particular said tone or sub-band represented by this preprocessed signal subspace;
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover transmitted data carried by said preprocessed signal interval.


Such DRPS OFDM is shown in FIG. 13D and described further in the subsection “2. Embodiments of IST” relating to NFIT components described in greater detail in the subsection “1. Embodiments of NFIT”.

    7. A system and a method for data recovery from preprocessed subspaces of PAM signal (DRPS PAM).


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit for pulse amplitude modulation (PAM), encoding said transmitted data into transmitted signal edges defined by transmitted signal parameters such as amplitudes and phases determining amplitudes and lengths of data carrying pulses, and a signal transmission link and a preprocessor of a received signal, transforming said transmitted signal edges into pre-processed signal subspaces, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS PAM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising said preprocessed signals;
    comparing a set of samples of an interval of said preprocessed signal with elements of a reference frame related to a particular preprocessed subspace,
    wherein the particular preprocessed sub-space corresponds to a particular said transmitted contour encoding a specific said transmitted data;
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said preprocessed signal interval.
    8. A system and a method for data recovery from preprocessed signal subspaces using processed signal parameters (DRPS PSP).


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted signal contours defined by transmitted signal parameters such as amplitudes or phases, and a signal transmission link and a preprocessor of a received signal, transforming edges of said transmitted signal into preprocessed signal subspaces, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS PSP comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising specific said preprocessed signals;
    processing said preprocessed subspaces in order to produce processed signal parameters enabling selection of a single reference frame or multiple reference frames close to these preprocessed subspaces;
    using said processed signal parameters for said selection of said close reference frame or frames;
    comparing a set of samples of an interval of said preprocessed signal with elements of said selected reference frame,
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed signal subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.
    9. A system and a method for data recovery from preprocessed subspaces of OFDM signal using processed signal parameters (DRPS PSP OFDM).


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted OFDM frames defining data carrying tones or sub-bands, and a signal transmission link and a preprocessor of received OFDM frames, transforming said transmitted OFDM frames into preprocessed signal subspaces representing specific OFDM tones or sub-bands, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS PSP OFDM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising specific said preprocessed signals;
    processing said preprocessed subspaces in order to produce processed signal parameters enabling selection of a single reference frame or multiple reference frames close to these preprocessed subspaces;
    using said processed signal parameters for said selection of said close reference frame or frames;
    comparing a set of samples of an interval of said preprocessed signal with elements of said selected reference frame,
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed signal subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.


Such DRPS PSP OFDM is shown in FIG. 13B and described further in the subsection “2. Embodiments of IST” relating to NFIT components described in the subsection “1. Embodiments of NFIT”.

    10. A system and a method for data recovery from preprocessed subspaces of PAM signal using processed signal parameters (DRPS PSP PAM).


This is the inverse transformation system & method for recovering transmitted data from a preprocessed signal produced by a transmission channel which includes a data coding circuit for pulse amplitude modulation (PAM), encoding said transmitted data into transmitted signal edges defined by transmitted signal parameters such as amplitudes and phases determining amplitudes and lengths of data carrying pulses, and a signal transmission link and a preprocessor of a received signal, transforming said transmitted signal edges into pre-processed signal subspaces, wherein said link introduces deterministic or random distortions affecting received signal subspaces and said preprocessor transforms said received signal subspaces into said preprocessed signal subspaces; wherein the DRPS PSP PAM comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from specific said preprocessed subspaces identified as comprising specific said preprocessed signals;
    processing said preprocessed subspaces in order to produce processed signal parameters enabling selection of a single reference frame or multiple reference frames close to these preprocessed subspaces;
    using said processed signal parameters for said selection of said close reference frame or frames;
    comparing a set of samples of an interval of said preprocessed signal with elements of said selected reference frame,
    using a result of a single said comparison or results of multiple said comparisons for identifying a specific said preprocessed signal subspace which said preprocessed signal interval belongs to;
    applying said inverse transformation to the identified subspace in order to recover data carried by said received signal interval.
    11. A system and a method for data recovery from processed signal parameters (DRPP).


This is the inverse transformation system & method for recovering transmitted data from processed signal parameters produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted signal contours defined by transmitted signal parameters such as amplitudes or phases, and a signal transmission link, transforming said transmitted signal contours into received signal subspaces affected by deterministic or random distortions, and a preprocessor of said received signal subspaces, transforming them into preprocessed signal subspaces, and a processor of said preprocessed signal subspaces, calculating processed signal parameters characterizing components of said preprocessed subspaces; wherein the DRPSP comprises the steps of:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from said processed signal parameters;
    comparing a particular said processed signal parameter with reference or references related to it,
    wherein said related reference or references characterize a sub-range of said processed signal parameter corresponding to a specific said transmitted data;
    using a result of a single said comparison or results of multiple said comparisons for identifying said sub-range of processed signal parameter;
    applying said inverse transformation to the identified sub-range in order to recover transmitted data corresponding to it.
    12. A system and a method for data recovery from processed parameters of OFDM signal (DRPP OFDM).


This is the inverse transformation system & method for recovering transmitted data from processed signal parameters produced by a transmission channel which includes a data coding circuit, encoding said transmitted data into transmitted OFDM frames defining data carrying tones or sub-bands, and a signal transmission link, transforming said transmitted OFDM frames into received signal subspaces affected by deterministic or random distortions, and a preprocessor of said received signal subspaces, transforming them into OFDM tones or sub-bands, and a processor of said tones or sub-bands, calculating processed signal parameters characterizing amplitudes and phases of half cycles or cycles of OFDM tones or sub-bands; wherein the DRPSP OFDM comprises the steps of:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable recovery of said transmitted data from said processed signal parameters;
    comparing a particular said processed signal parameter with reference or references related to it,
    wherein said related reference or references characterize a sub-range of said processed signal parameter corresponding to a specific said transmitted data;
    using a result of a single said comparison or results of multiple said comparisons for identifying said sub-range of processed signal parameter;
    applying said inverse transformation to the identified sub-range in order to recover transmitted data corresponding to it.


Such DRPP OFDM is shown in FIG. 13E and described further in the subsection “2. Embodiments of IST” relating to NFIT components described in the subsection “1. Embodiments of NFIT”.
1.2 Summary of DDR
Systems and methods for Direct Data Recovery (DDR) apply to communication systems including:

    a data coding circuit encoding transmitted data into transmitted signals;
    a transmission link transforming said transmitted signals into received signal subspaces wherein specific said received signal subspaces correspond to specific said transmitted signals,
    wherein the transmission link introduces deterministic or random distortions affecting said received signal subspaces;
    a processor transforming said received signal subspaces into
    subranges of parameters characterizing received signal wherein specific said parameter subranges correspond to specific said transmitted data,
    or referencing subspaces characterizing received signal wherein specific said referencing subspaces correspond to specific said transmitted data.


The term sub-ranges/subspaces means that there is a parameter range/a referencing space which contains all said parameter subranges/referencing subspaces accordingly corresponding to a complete expected set of said transmitted data.
Said sub-ranges consist of parameters expressed by numerical values characterizing particular signal intervals,
Said subspaces consist of signal intervals expressed by sets of numerical values defining signals as functions of time.
Consequently, said references/reference frames are expressed by numerical values/sets of numerical values defining functions of time as well.
The DDR includes deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted data from said parameters subranges or referencing subspaces;

    wherein such derivation includes producing references/reference frames defining said parameter subranges/referencing subspaces and an assignment of said specific transmitted data as corresponding to said specific parameter subranges/referencing subspaces.


Different methods may be used for said deriving of inverse transformation, such as:

    using a channel training session for a transmission and analysis of known data patterns transmitted specifically for channel training purposes;
    continuous updating of said inverse transformation based on an analysis of known parts of normally transmitted data;
    continuous updating of said inverse transformation based on a data-based channel estimation.


Said known parts of normally transmitted data may include:

    headers in frames or super-frames transmitted over copper or optical links like Ethernet/Sonet;
    preamble frames occurring in OFDM super-frames transmitted over copper links like DSL/ADSL/VDSL;
    preamble frames transmitted over wireless OFDM links like WiLAN/WiMAX or CDMA links


Said data-based channel estimation may be applied to accommodate a gradual fading of said received signal with corresponding gradual adjustments of said subranges references used in the comparisons identifying said parameter subranges.
The DDR includes adaptive data decoding (ADD) which in addition to conventional reversal of data coding made on a transmit side, performs also a reversal of received signal distortions introduced by a transmission channel;

    wherein it is shown below that both reversals are achieved by the same conversion of a parameter sub-range/referencing subspace (corresponding to said received signal) into data transmitted originally.


The DDR includes instant implementation of such ADD step by comparing said signal parameter/referencing subspace with said references/reference frames and using result of such comparison for addressing a Content Addressed Memory (CAM) outputting recovered data.
Such adaptive data decoding includes also a method for adaptive data decoding from OFDM signal (ADD OFDM) combining a reversal of original data coding made on a transmit side with a reversal of received signal transformation or distortion introduced by a transmission link, by a direct conversion of a parameter of a received signal into an original data while the received signal and its parameter remain transformed or distorted by the transmission channel; wherein the ADD OFDM method comprises the steps of:

    deriving references defining sub-ranges of said parameter corresponding to said original data and an assignment of said original data to said sub-ranges,
    wherein integrals of tones amplitude gradients instead of the integrals of amplitudes are calculated and used as tones parameters;
    processing a particular said received signal in order to derive a particular said parameter of received signal;
    using said references for identifying a particular said sub-range comprising said particular parameter of received signal;
    recovering a particular original data corresponding to said particular received signal based on said assignment of original data to sub-ranges.


Conventional solutions use fixed decoding relations (reverse to that applied in transmitter) for decoding data from signals or parameters used for such decoding.
Therefore substantial processing resources have to be spend on continuous filtering or correcting of received signals or their parameters in order to reverse transmission link distortions before such fixed decoding relations can be applied to received signals or parameters amended already.
DDR contributes opposite data recovery method, which avoids such filtering or correcting of received signals or their parameters by amending said decoding relation applied for data recovery instead.
Such DDR solutions comprise a variety of systems & methods some of which are described below.

    1. The DDR using parameters of received signal (DDR PRS).


The DDR PRS recovers transmitted data from a signal received from a transmission channel which includes a data coding circuit encoding said transmitted data into transmitted signals, a transmission link transforming said transmitted signals into received signal subspaces wherein the transmission link introduces deterministic or random distortions affecting said signal subspaces and a processor transforming said signal subspaces into subranges of received signal parameters wherein specific said parameter subranges correspond to specific said transmitted data; wherein the DDR PRS comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted data from said parameters subranges;
    wherein such derivation includes producing references defining said parameter subranges and an assignment of said specific transmitted data as corresponding to said specific parameter subranges;
    processing a particular said received signal in order to produce a particular single or multiple said signal parameters affected by the distortions introduced by the transmission link;
    using a single or multiple said references for identifying a particular single or multiple said parameter subranges comprising said particular single or multiple signal parameters,
    in order to utilize said assignment for recovering a particular said transmitted data corresponding to the particular said received signal.


Consequently the last step of DDR PRS performs said ADD function, by reversing both original data coding and signal distortions caused by the transmission link, with the simple conversion limited to:

    using predefined references for identifying a parameter subrange comprising specific said signal parameter,
    and recovering transmitted data based on a predefined assignment of transmitted data to the identified parameter subrange.


The DDR PRS is exemplified below by presenting its implementations in two different OFDM receivers.

    2. The DDR using parameters of sub-band cycles (DDR PSBC).


The DDR PSBC recovers transmitted data symbols from a signal received from an OFDM transmission channel which includes a data coding circuit encoding transmitted symbols into transmitted OFDM frames, a transmission link transforming said transmitted frames into subspaces of received OFDM frame wherein the transmission link introduces deterministic or random distortions affecting said frame subspaces and a processor transforming said frame subspaces into subranges of amplitudes/phases of cycles or half cycles of sub-band signals of said received frame, wherein specific said amplitudes/phases subranges correspond to specific said transmitted symbols; wherein the DDR PSBC comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted symbols from said amplitudes/phases subranges;
    wherein such derivation includes producing references defining said amplitudes/phases subranges and an assignment of said specific transmitted symbols as corresponding to said specific amplitudes/phases subranges;
    processing a particular said received frame in order to estimate particular said amplitudes/phases of cycles or half cycles affected by the distortions introduced by the transmission link;
    using said references for identifying particular said amplitudes/phases subranges comprising the particular amplitudes/phases of cycles or half cycles,
    in order to utilize said assignment for recovering particular said transmitted symbols corresponding to the particular said received frame.


The step of processing said received frame, may include recovery of said sub-band signals needed to estimate said particular amplitudes/phases of cycles or half cycles.
The last step of DDR PSBC performs said ADD function, by reversing both original data coding and signal distortions caused by the transmission link, with the simple conversion limited to:

    using predefined references for identifying amplitudes/phases subranges comprising particular said amplitudes/phases,
    and recovering transmitted data based on a predefined assignment of transmitted data to the identified amplitudes/phases subranges.
    3. The DDR using parameters of sub-bands (DDR PSB).


The DDR PSB recovers transmitted data symbols from a signal received from an OFDM transmission channel which includes a data coding circuit encoding transmitted symbols into transmitted OFDM frames, a transmission link transforming said transmitted frames into subspaces of received OFDM frame wherein the transmission link introduces deterministic or random distortions affecting said frame subspaces and a processor transforming said frame subspaces into subranges of amplitudes/phases of sub-bands of said received frame, wherein specific said amplitudes/phases correspond to specific said transmitted symbols; wherein the DDR PSB comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted symbols from said amplitudes/phases subranges;
    wherein such derivation includes producing references defining said amplitudes/phases subranges and an assignment of said specific transmitted symbols as corresponding to said specific amplitudes/phases subranges;
    processing a particular said received frame in order to estimate particular said amplitudes/phases affected by the distortions introduced by the transmission link;
    using said references for identifying particular said amplitudes/phases subranges comprising the particular amplitudes/phases,
    in order to utilize said assignment for recovering particular said transmitted symbols corresponding to the particular said received frame.


The step of processing said received frame, may include utilization of Fast Fourier Transfer (FFT) for recovering said amplitudes/phases of sub-bands of said received frame.
The last step of DDR PSB performs said ADD function, by reversing both original data coding and signal distortions caused by the transmission link, with the simple conversion of:

    amplitudes/phases subranges comprising said estimates of amplitudes/phases of received signal sub-bands into data transmitted originally.
    4. The DDR using referencing subspaces (DDR RSS).


The DDR RSS utilizes adaptive data decoding (ADD) which in addition to conventional reversal of data coding made on transmit side, performs also a reversal of received signal distortions introduced by a transmission channel;

    wherein it is shown below that both reversals are achieved by the same conversion of a predefined subspace corresponding to received signal into data transmitted originally.


The DDR RSS recovers transmitted data from a signal received from a transmission channel which includes a data coding circuit encoding said transmitted data into transmitted signals, a transmission link transforming said transmitted signals into received signal subspaces wherein the transmission link introduces deterministic or random distortions affecting said signal subspaces and a processor transforming said signal subspaces into data referencing subspaces wherein specific said referencing subspaces correspond to specific said transmitted data; wherein the DDR RSS comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted data from said referencing subspaces;
    wherein such derivation includes producing reference frames defining said referencing subspaces and an assignment of said specific transmitted data as corresponding to said specific referencing subspaces;
    processing a particular said received signal in order to transform it into a particular data referencing signal affected by the distortions introduced by the transmission link;
    using a single or multiple said reference frames for identifying a particular referencing subspace comprising said particular referencing signal,
    in order to utilize said assignment for recovering a particular said transmitted data corresponding to the particular said received signal.


The last step of such DDR RSS performs said ADD function, by reversing both original data coding and signal distortions caused by the transmission link with the simple conversion of said referencing subspace comprising said referencing signal into data transmitted originally.
The DDR RSS described in the above clause can be exemplified with its implementation for OFDM data recovery described below.

    5. The DDR using sub-band subspaces (DDR SBS).


The DDR SBS recovers transmitted data symbols from a signal received from an OFDM transmission channel which includes a data coding circuit encoding transmitted symbols into transmitted OFDM frames, a transmission link transforming said transmitted frames into subspaces of received OFDM frames wherein the transmission link introduces deterministic or random distortions affecting said frame subspaces and a processor transforming said frame subspaces into subspaces of sub-bands of said received frames, wherein specific said sub-band subspaces correspond to specific said transmitted symbols; wherein the DDR SBS comprises:

    deriving an inverse transformation reversing a transfer function of said transmission channel, in order to enable said recovery of said transmitted symbols from said sub-band subspaces;
    wherein such derivation includes producing reference frames defining said sub-band subspaces and an assignment of said specific transmitted symbols as corresponding to said specific sub-band subspaces;
    processing a particular said received frame in order to recover this frame's sub-band signals affected by the distortions introduced by the transmission link;
    using said reference frames for identifying particular said sub-band subspaces comprising said recovered sub-band signals,
    in order to utilize said assignment for recovering particular said transmitted symbols corresponding to the particular said received frame.


The reference frames used for identifying subspaces comprising said recovered sub-band signals may have length limited to cycles of these sub-band signals.
2. Summary of NFIT
The NFIT alleviates said fundamental deficiencies of conventional noise filters as it is explained below.
This disclosure comprises a recovery of the originally transmitted signal by reversing functioning of the transmission channel which distorts and introduces interferences to the transmitted signal, wherein such reversal is accomplished by applying an inverse transformation to a received signal distorted by the transmission channel additionally introducing transmission link noise and adjacent channels/bands interferences.
Since every transmission channel performs some kind of transformation of a transmitted signals space consisting of originally transmitted shapes into a received signal space substantially different due to transmission channel distortion and interferences, such inverse transformation can provide effective universal means for noise filtering recovery of the original signal.
Consequently this disclosure includes a method, a system and an apparatus for noise filtering inverse transformation of a received signal (NFIT) which eliminates non-linear and other distortions and interferences of the transmission channel from the received signal, by comprising:

    capturing an over-sampled received signal waveform;
    pre-filtering and/or analyzing such captured waveform in order to detect which predefined set of waveform shapes includes the analyzed waveform, wherein such predefined set of shapes is designed as implementing a known transformation of an originally transmitted signal;
    a recovery of said originally transmitted signal (freed of transmitting channel distortions and interferences) by applying the inverse transformation of said known transformation of the original signal into the predefined sets of shapes;
    wherein such original signal transformation and its inverse transformation can be derived as theoretical models and/or results of training session and/or results of adaptive optimization process.


The NFIT further comprises comparing such captured waveform shape with a frame of reference (named also as mask) characterizing such set of predefined shapes in order to verify which set of predefined shapes the captured shape shall belong to, wherein:

    an captured waveform interval is compared with such mask by producing an estimate of their shapes similarity (named also as proximity estimate), such as correlation integral or deviation integral between samples belonging to the waveform and their counterparts belonging to the mask;
    such estimate of shapes similarity (proximity estimate) is used to detect, if the set of shapes characterized by the mask used corresponds to the captured waveform;
    the inverse transformation of the known transmission channel transformation is applied to the mask characterizing such corresponding set of shapes, in order to recover the original signal free of transmission channel distortions and interferences.


Such NFIT further includes an instant accommodation of time variant quickly changing characteristics of transmission channel, caused by interferences such as line loads or cross-talk or inter-band interference; by comprising:

    producing real time evaluations of such instantly changing interferences;
    using such real time evaluations for selection of a different frame of reference accommodating such instant interferences;
    using such selected different frame for said detection of set of shapes corresponding to the captured waveform affected by the instant interferences;
    said recovery of the original signal by performing the inverse transformation of the frame of reference characterizing such detected set of shapes.


The NFIT includes a method for data recovery from received DMT or Multi-band frames wherein such data recovery method comprises an integration of frequency domain and time domain signal processing methods, wherein:

    a DMT or Multi-band signal is filtered in frequency domain wherein frequency filters are used to produce filtered signals having known phase relation to said DMT or Multi-band frame (i.e. signals are filtered in phase with the frame);
    said time domain time signal processing of such frequency filtered signals performed in phase with the frame measures amplitudes and/or phases of singular half-cycles or cycles of DMT or Multi-band tones;
    such measured amplitudes and/or phases are inversely transformed by reversing their distortions introduced by a transmission channel, of said DMT or Multi-band composite signal, including distortions of previous processing stages;
    such inversely transformed amplitudes and phases are used to recover data symbols originally encoded in the transmitted signal;
    every set of data symbols recovered from amplitudes and/or phases of a particular tone or band-frequency, is processed using statistical methods in order to select the most probable symbol.


Such data recovery method includes sensing amplitudes and/or phases of signals surrounding said data carrying tone or band signal and reversing distortions of such data signal caused by said surrounding signals, wherein such data recovery method comprises:

    detection of amplitudes and/or phases of noise and/or other signals surrounding such particular data carrying signal in frequency domain and/or in time domain;
    using such detected amplitudes and/or phases of noise and/or other surrounding signals for deriving estimates of data signal distortions introduced by the surrounding noise and/or other signals;
    using such distortions estimates for performing reverse transformation of said detected amplitudes and/or phases of the data carrying signal into the amplitudes and/or phases corresponding to the data signal transmitted originally.


This disclosure further includes using a synchronous circular processing (SCP) method and apparatus for very fast front-end signal processing performing real time functions, such as:

    continuous waveform over-sampling and capturing, said instant interferences evaluations, waveform interval analysis and comparison with preselected masks and other signal processing in time domain and/or frequency domain.


The SCP comprises sequentially connected stages fed with digital samples produced by A/D converter of incoming wave-form; wherein:

    such sequential stage comprises a register for storing and/or processing sequentially multiple wave-form samples;
    such sequential stage register comprises circularly used segments designated for storing and/or processing of consecutive samples assigned to consecutive segments of the stage by an index circulating within a stage segments number;
    such storing and/or processing of consecutive samples in the segments of the sequential stage is driven by consecutive circular clocks designated for a particular stage wherein every such consecutive circular clock is applied to its designated segment at a time instant occurring periodically within a circulation cycle;
    outputs of a segment or segments of this sequential stage register can be used by a next sequential stage while other segment or segments of the first stage are still accepting and/or processing other samples during the first stage's circular cycle.


Such SCP enables configuration comprising variety of said consecutive stages having widely varying sizes of registers defined by the stages segments numbers adjusted to accommodate data processing requirements between the consecutive stages.
Consequently; a number of said stage segments can be adjusted freely to accommodate FIR and/or IIR filters having different orders, and any required extension of processing time can be achieved by adding a corresponding sampling intervals' number by increasing number of segments in the stage register.
The SCP further comprises;

    using such SCP stage for implementing a digital FIR or IIR filter producing output which maintains a known phase displacement towards (is in phase with) a composite input signal;
    using such SCP stages for implementing time domain filters producing outputs which are in phase with the composite input signal;
    and combining such stages implementing such FIR and/or IIR filters and/or such time domain filters, into a signal processing system producing multiple outputs which are in phase with the composite input signal.


This disclosure still further includes using a programmable control unit (PCU) for on-line back-up processing providing very comprehensive and versatile programmable functions such as:

    controlling operations of the waveform screening and capturing circuit (WFSC) providing received waveform samples needed for said received waveform analysis which uses a training session and/or implements an adaptive noise filtering procedure updating inverse transfer function while usual received signal filtering is still taking place uninterrupted;
    calculating and implementing the inverse transformation function based on received waveform analysis;
    pre-loading said masks used by the SCP;
    controlling all said SCP operations by preloading SCP control registers which define functions performed by SCP.


The NFIT further includes an inverse transformation of band filtered signal (ITBFS) method, system and apparatus for recovering the original signal from a received signal prefiltered by a band-pass filter wherein the inverse transformation is applied to such pre-filtered signal in order to compensate transmission channel changes caused by instant interferences such as inter-band interferences and/or line loads and/or cross-talk; wherein the ITBFS comprises:

    using a band-pass filter for producing a pre-filtered received signal from the captured waveform;
    producing real time evaluations of such instant interferences which are in-phase with the pre-filtered signal;
    using such real time evaluations for selection of a different frame of reference accommodating such instant interferences;
    using such selected different frame for said detection of set of shapes corresponding to the pre-filtered signal affected by the instant interferences;
    said recovery of the original signal by performing the inverse transformation of the frame of reference characterizing such detected set of shapes.


The ITBFS includes said producing of real time evaluations further comprising:

    a time domain processing of the captured waveform and/or other pre-filtered frequency bands adjacent to the pre-filtered signal band, wherein such time domain processing of the waveform and/or the adjacent frequency bands produce results which are in phase with the pre-filtered signal in order to accomplish in-phase application of said selected frame of reference to the pre-filtered signal.


The ITBFS further includes:

    using said SCP for implementing a band-pass filter producing a pre-filtered received signal from the captured waveform;
    using said SCP for such time domain processing of the captured waveform and/or other pre-filtered frequency bands adjacent to the pre-filtered signal band, in order to produce said results being in phase with the pre-filtered signal.


This disclosure comprises using NFIT and ITBFS for recovering the originally transmitted signal in ADSL/VDSL wireline systems; by comprising the steps of:

    using said SCP for implementing band-pass filters for pre-filtering of discrete tone signals from the captured waveform;
    using said SCP for said time domain processing of the captured waveform and/or such pre-filtered tone signals adjacent to a specific pre-filtered tone signal, wherein such time domain processing of the waveform and/or the adjacent pre-filtered tone signals produce results which are in phase with the specific pre-filtered tone signal in order to accomplish in-phase application of said selected frame of reference to the specific pre-filtered tone signal.
    wherein by applying such steps to every specific discrete tone signal, all originally transmitted discrete tone signals are recovered.


Furthermore this disclosure comprises using NFIT and ITBFS for recovering originally transmitted signal in a wide variety of other communication systems as well; including wireless communication systems such as Multi-Band systems and WiLAN.
The NFIT further includes inverse transformation of frequency domain representation of received signal (ITFDR) method and system for filtering out noise from a received signal frequency spectrum and for correcting transmission channel transformation by an inverse transformation of the received signal spectrum into an originally transmitted signal; wherein:

    such received frequency spectrum is compared with a spectrum mask, by producing a spectrum proximity estimate such as a correlation integral or deviation integral between components of the received frequency spectrum and their counterparts from the spectrum mask;
    such proximity estimate is used to detect, if the spectrum mask applied represents a noise filtered version of the received frequency spectrum;
    said inverse transformation of said transmission channel transformation is applied to the spectrum mask representing such noise filtered received spectrum, in order to recover the originally transmitted signal.


Such ITFDR comprises:

    using a variety of spectrum masks for approximating different said received spectrums and/or for filtering out different predictable and/or random noise components;
    using multiple consecutive proximity estimates for identifying such spectrum mask which is most effective in said approximating of the received spectrum and in said noise filtering;
    or using proximity estimates providing indication which spectrum mask shall be applied as the next in order to detect such most effective spectrum mask;
    wherein the selection of the next applied spectrum mask is determined by results of real-time in-phase processing of the received signal and/or received spectrum and/or by previous proximity estimates.


The ITFDR method and system includes recovering the original signal from a received signal wherein Fast or Discrete Fourier Transform of received signal, in such communication systems as wireless multi-band OFDM (Orthogonal Frequency Division Multiplexing) or wireline ADSL/VDSL DMT, is inversely transformed in order to recover the content of originally transmitted data carrying signal; wherein the ITFDR comprises:

    producing real time evaluations of frequency spectrums of major interferences affecting frequency bands or discrete tones reproduced by FFT/DFT, wherein such major interferences include said re-produced by FFT/DFT frequency spectrums influencing themselves and adjacent frequency bands/tones or other significant interferences;
    using such real time evaluations for a selection of a spectrum mask most suitable for accommodating such major interference sources when it is applied to a specific band/tone reproduced by FFT/DFT;
    wherein a specific band/tone spectrum reproduced by FFT/DFT is compared with such selected spectrum mask, by producing a spectrum proximity estimate such as correlation integral or deviation integral between components of the band/tone spectrum and their counterparts from the spectrum mask;
    wherein such proximity estimate is used to detect, if the set of spectrums characterized by the spectrum mask corresponds to the specific band/tone spectrum;
    the inverse transformation of the known transmission channel transformation is applied to the spectrum mask characterizing such corresponding set of spectrums, in order to recover the original frequency domain signal free of transmission channel interferences;
    wherein by applying such steps to every specific band/tone spectrum, the original frequency domain signals transmitted over all bands/tones are recovered.


The ITFDR further comprises:

    analyzing frequency spectrums produced by the FFT or DFT during a training session or adaptive control procedure in order to derive said spectrum masks corresponding to specific data symbols transmitted over specific frequency bands or discrete tones, wherein for every specific data symbol variety of different spectrum masks can be derived wherein such different spectrum masks correspond to different content of major sources of interference such as adjacent frequency bands or discrete tones;
    wherein such derivation of the spectrum masks includes derivation of an inverse transform of transmission channel transformation which can be used for said recovery of original frequency domain signals based on an analysis of said corresponding to them frequency spectrums reproduced by FFT/DFT on the receiver side.


The NFIT introduced with above examples, further includes methods and systems characterized below.
The NFIT includes inverse transformation of received signal (ITRS) method and system and apparatus, for recovering originally transmitted signal and for filtering out a transmission channel transformation and noise by applying an inverse transformation of said received signal into the original signal; wherein:

    a representation of said received signal is compared with a mask, by producing an proximity estimate such as correlation integral or deviation integral between components of the received signal representation and their counterparts from the mask;
    such proximity estimate is used to detect, if the mask applied represents a noise filtered version of the received signal representation;
    said inverse transformation of said transmission channel transformation is applied to the mask representing such noise filtered received signal, in order to recover the originally transmitted signal.


Said ITRS comprises:

    using variety of such masks for approximating different representations of said received signal and/or for filtering out different predictable and/or random noise components;
    and/or using results of real-time in-phase processing of such representation of received signal or representations of predictable interferences, for such selections of next masks applied;
    using multiple consecutive proximity estimates for selecting said mask which is most effective in said approximating of the received signal representation and in said noise filtering;
    and/or using a numerical result of a previous proximity estimate for selecting such most effective mask.


Said ITRS further comprises:

    using an over-sampled waveform of a time interval of received signal as said received signal representation;
    or using a frequency spectrum of said time interval of received signal as said received signal representation.


Said ITRS using the over-sampled interval waveform as signal representation, comprises a preliminary characterization of a shape of waveform interval wherein a result of such interval shape characterization facilitates selection of an interval mask applied to the interval waveform in order to find a correct approximation of the received signal interval freed of unpredictable noise; wherein such ITRS comprises:

    evaluation of an averaged peak amplitude of internal pulses occurring within the interval waveform;
    evaluation of an averaged phase, of periodical edges of such internal interval pulses, versus a known phase reference;
    using such averaged amplitude and averaged phase for selecting said interval mask.


The ITRS comprises applying plurality of such masks and analyzing their proximity estimates in order to optimize selection of a final interval mask transformed inversely into the original signal; wherein such ITRS comprises:

    applying said interval masks having different amplitudes and analyzing their proximity estimates in order to find an interval mask providing the closest amplitude wise approximation of the interval waveform;
    and/or applying said interval masks having different phases and analyzing their proximity estimates in order to find an interval mask providing the closest phase wise approximation of the interval waveform;
    inverse transformation of the interval mask, providing such closest approximation, into the originally transmitted signal.


The ITRS further comprises different application methods of said interval masks having different phases versus said received signal waveform; wherein:

    plurality of said interval masks, having different phases versus the same interval waveform, is applied and their proximity estimates are analyzed in order to find the closest phase wise approximation of the interval waveform;
    or the same interval mask is applied to plurality of phase shifted interval waveforms and resulting proximity estimates are analyzed, in order to find the optimum phase of the interval mask versus the received signal waveform approximated by that mask.


This disclosure comprises methods, systems and solutions described below.

    1. A method for noise filtering inverse transformation (NFIT), comprising a recovery of an original signal by reversing functioning of the transmission channel distorting the original signal, wherein such reversal is accomplished by applying an inverse transformation to a received signal wherein such distortion includes transmission link noise and adjacent channel or band interference; the NFIT method comprising the steps of:
    capturing an over-sampled waveform of said received signal;
    pre-filtering or analyzing such captured waveform in order to detect which predefined set of waveform shapes includes pre-filtered or analyzed waveform, wherein such predefined set of shapes is designed as implementing a known transformation of the original signal;
    the recovery of said original signal by applying the inverse transformation of said known transformation of the original signal into the predefined sets of shapes;
    wherein such original signal transformation and its inverse transformation can be derived using theoretical models or results of training session or results of adaptive optimization process.
    2. A method for noise filtering inverse transformation (NFIT), comprising a recovery of an original signal by reversing functioning of the transmission channel distorting the original signal, wherein such reversal is accomplished by applying an inverse transformation to a received signal wherein such distortion includes transmission link noise and adjacent channel or band interference; the NFIT method comprising the steps of:
    capturing an over-sampled waveform of said received signal;
    comparing an interval of the captured waveform with a mask used as frame of reference characterizing a set of predefined shapes, in order to verify which set of predefined shapes such waveform interval corresponds to,
    wherein such comparison includes
    producing a proximity estimate, estimating similarity of their shapes, such as correlation integral or deviation integral between samples belonging to the waveform interval and their counterparts belonging to the mask,
    and using such proximity estimate for verifying if the set of shapes characterized by the mask used corresponds to the captured waveform shape;
    applying the inverse transformation of the known transmission channel transformation to the mask characterizing such corresponding set of shapes, in order to recover the original signal.
    3. A method for noise filtering inverse transformation (NFIT), comprising a recovery of an original signal by reversing functioning of the transmission channel distorting the original signal, wherein such reversal, accomplished by applying an inverse transformation to a received signal, includes accommodation of time variant quickly changing characteristics of transmission channel caused by interference including line load or cross-talk or inter-band interference; the NFIT method comprising the steps of:
    capturing an over-sampled waveform of a received signal;
    producing a real time evaluation of such instantly changing interference;
    using such evaluation for preselection of a mask used as frame of reference characterizing a set of predefined shapes of said received signal, in order to accommodate such interference;
    comparing an interval of the captured waveform with such pre-selected mask, in order to verify which set of predefined shapes such waveform interval corresponds to,
    wherein such comparison includes producing a proximity estimate, estimating similarity of their shapes, such as correlation integral or deviation integral between samples belonging to the waveform interval and their counterparts belonging to the mask;
    said recovery of the original signal by performing the inverse transformation of the frame of reference characterizing such detected set of shapes.
    4. A method for data recovery from a composite frame (DRCR) comprising discrete multiple tones (DMT) or multiple sub-bands (MSB) wherein such data recovery method comprises combination of frequency domain and time domain signal processing methods, the DRCR method comprising the steps of:
    frequency domain filtering of a composite signal carrying such composite frame wherein frequency filters produce discrete tones or sub-bands having known phase relation to said DMT or MSB frame i.e. said frequency filters keep their outputs in phase with the composite frame;
    said time domain time signal processing of such discrete tones or sub-bands performed in phase with the composite frame, measures amplitudes and/or phases of singular half-cycles or cycles of discrete tones or sub-bands;
    such measured amplitudes and/or phases are inversely transformed by reversing their distortions introduced by a transmission channel of said composite signal, including distortions caused by previous processing stages;
    such inversely transformed amplitudes and phases are used to recover data symbols originally encoded in the transmitted signal.
    5. A DRCR as described in clause 4, wherein the DRCR method comprises the step of:
    selecting the most probable symbol by using statistical methods for processing a set of data symbols recovered from amplitudes and/or phases of a particular tone or sub-band.
    6. A method for data recovery from a composite signal (DRCS) comprising discrete multiple tones (DMT) or multiple sub-bands (MSB) wherein a combination of frequency domain and time domain signal processing methods is utilized, wherein amplitudes and/or phases of signals surrounding a particular data carrying tone or sub-band are sensed and distortions of said particular tone or sub-band are reversed; the DRCS method comprising the steps of:
    frequency domain filtering of said composite signal producing discrete tones or sub-bands having known phase relation to said DMT or MSB frame;
    said time domain signal processing of such discrete tones or sub-bands measures amplitudes and/or phases of singular half-cycles or cycles of discrete tones or sub-bands;
    detection of amplitudes and/or phases of noise and/or other signals surrounding such particular tone or sub-band, performed in frequency domain and/or in time domain;
    using such detected amplitudes and/or phases for deriving estimates of distortions introduced by the surrounding noise and/or other signals to such particular tone or sub-band;
    using such distortions estimates for performing reverse transformation of said detected amplitudes and/or phases of such singular half-cycles or cycles of the particular tone or sub-band into the amplitudes and/or phases corresponding to data transmitted originally.
    such reversely transformed amplitudes and phases are used to recover data symbols originally encoded in the transmitted signal.
    7. A synchronous circular processing (SCP) system for a front-end signal processing performing real time functions including continuous over-sampling and capturing of a received signal waveform, and time domain processing of the captured waveform producing outputs having a known phase displacement towards the received signal i.e. being in phase with it; the SCP system comprising:
    sequentially connected stages fed with digital samples produced by an A/D converter of received wave-form;
    such sequential stage comprises a register for storing and/or processing sequentially multiple wave-form samples;
    such sequential stage register comprises circularly used segments designated for storing and/or processing of consecutive samples assigned to consecutive segments of the stage by an index circulating within a stage segments number;
    such storing and/or processing of consecutive samples in the segments of the sequential stage is driven by consecutive circular clocks designated for the particular stage wherein every such consecutive circular clock is applied to its designated segment at a time instant occurring periodically within a circulation cycle;
    outputs of a segment or segments of this sequential stage register can be used by a next sequential stage while other segment or segments of the first stage are still accepting and/or processing other samples during the first stage's circular cycle.
    8. A synchronous circular processing (SCP) system for a front-end signal processing performing real time functions including continuous over-sampling and capturing of a received signal waveform, and time domain processing of the captured waveform producing outputs having a known phase displacement towards the received signal i.e. being in phase with it; the SCP system comprising:
    sequentially connected stages fed with digital samples produced by an A/D converter of received wave-form;


such sequential stage comprises a register for storing and/or processing sequentially multiple wave-form samples;
such sequential stage register comprises circularly used segments designated for storing and/or processing of consecutive samples assigned to consecutive segments of the stage by an index circulating within a stage segments number;

    such storing and/or processing of consecutive samples in the segments of the sequential stage is driven by consecutive circular clocks designated for the particular stage wherein every such consecutive circular clock is applied to its designated segment at a time instant occurring periodically within a circulation cycle;
    outputs of a segment or segments of this sequential stage register can be used by a next sequential stage while other segment or segments of the first stage are still accepting and/or processing other samples during the first stage's circular cycle;
    wherein said consecutive stages have varying sizes of registers defined by the stages segments numbers adjusted to accommodate data processing requirements between consecutive stages;
    wherein plurality of said stage segments accommodates FIR and/or IIR filters which may be of different orders, and any required extension of processing time can be achieved by adding a corresponding sampling intervals number by increasing number of segments in the stage register.
    9. A synchronous circular processing (SCP) method for a front-end signal processing performing real time functions including continuous over-sampling and capturing of a received signal waveform and time domain processing of the captured waveform producing outputs having a known phase displacement towards the received signal; the SCP method comprising the steps of:
    using sequentially connected stages for storing or processing of samples produced by A/D converter of received wave-form;
    wherein such sequential stage comprises a register for storing and/or processing multiple sequential waveform samples;
    wherein such sequential stage register comprises circularly used segments designated for storing and/or processing of consecutive samples assigned to consecutive segments of the stage by an index circulating within a stage segments number;
    driving such storing and/or processing of consecutive samples in the segments of the sequential stage, by applying consecutive circular clocks designated for the particular stage wherein every such consecutive circular clock is applied to its designated segment at a time instant occurring periodically within a circulation cycle;
    using outputs of a segment or segments of a particular sequential stage register by a next sequential stage when other segment or segments of said particular stage are still accepting and/or processing other samples during said circular cycle of the particular stage.
    10. A synchronous circular processing (SCP) method for signal processing implementing digital FIR and/or IIR filter producing outputs which maintain known phase displacements towards a composite input signal such as discrete multi-tone (DMT) or multi-sub-band (MSB) i.e. said outputs are in phase with the composite signal; the SCP method comprising the steps of:
    using sequentially connected stages for storing or processing of samples produced by an A/D converter of received wave-form;
    wherein such sequential stage comprises a register for storing and/or processing multiple sequential samples fed circularly into consecutive segments of such register by consecutive circular clocks;
    using outputs of a segment or segments of a particular sequential stage register by a next sequential stage when other segment or segments of the particular stage are still accepting and/or processing other samples during a circular cycle of the particular stage;
    using such sequential stage for implementing digital FIR or IIR filter producing output which maintains a known phase displacement towards said composite signal;
    or using such sequential stage for implementing time domain filters producing outputs which are in phase with the composite signal.
    11. A method of adaptive synchronous circular processing (ASCP) combining use of a front end synchronous circular processor (SCP) performing real time processing of a received signal, with a programmable control unit (PCU) providing back-up processing enabling more comprehensive programmable functions; the ASCP method comprising the steps of:
    using sequentially connected stages for storing or processing of samples produced by an A/D converter of a received signal wave-form;
    wherein such sequential stage comprises a register for storing and/or processing multiple sequential samples fed circularly into consecutive segments of such register by consecutive circular clocks;
    using outputs of a segment or segments of a particular sequential stage register by a next sequential stage when other segment or segments of the particular stage are still accepting and/or processing other samples during a circular cycle of said particular stage;
    using said PCU for controlling operations of the received waveform screening and capturing circuit (WFSC),
    wherein such WFSC supplies said PCU with received waveform samples needed for a received waveform analysis;
    using said PCU for updating inverse transformation function by utilizing a training session and/or implementing an adaptive noise filtering procedure while received signal processing is taking place uninterrupted;
    using said PCU for calculating and implementing an inverse transformation function based on said received waveform analysis, wherein such inverse transformation reverses received signal distortions introduced by a transmission channel of the received signal;
    wherein said PCU implements such inverse transformation by controlling SCP operations by pre-loading SCP control registers which define functions performed by SCP.
    12. A method of inverse transformation of a band filtered signal (ITBFS) for a recovery of an original signal by applying an inverse transformation to a pre-filtered signal, wherein such inverse transformation includes compensation of transmission channel change caused by an instant interference; wherein the ITBFS method comprises the steps of:
    using a band-pass filter for producing a pre-filtered signal from a captured waveform of a received signal;
    producing a real time evaluation of such instant interference, wherein this real time evaluation is produced in phase with the pre-filtered signal as it has a known phase alignment to such signal;
    using such real time evaluation for selection of frames of reference accommodating such instant interference,
    using such selected frames of reference for detecting a set of shapes corresponding to the pre-filtered signal affected by the instant interference,
    wherein such detection includes comparison of such frames of reference, characterizing sets of predefined signal shapes, with a shape of said affected signal;
    said recovery of the original signal by performing the inverse transformation of the frame of reference which detected such set of shapes corresponding to the signal affected by interference.
    13. An ITBFS method as described in clause 12, wherein said band filtered signal is a tone or sub-band and said received signal is a composite OFDM signal transmitted over a wireline or wireless link and said original signal is the original tone or sub-band incorporated into the composite OFDM signal.
    14. A method for reversal of non-linearity (RNL) of amplifier gain or signal attenuation by applying a polynomial transformation to a non-linear signal, wherein the RNL method comprises the steps of:
    identification of dependency between amplitude of an original signal and said non-linear signal;
    using such dependency for defining polynomial approximation thresholds and their slope coefficients and their exponents;
    calculating an exponential component for every said threshold exceeded by a sample of said non-linear signal,
    wherein such exponential component for the maximum exceeded threshold, is calculated by rising a difference, between the non-linear signal sample and the maximum threshold, to a power defined by said exponent for the maximum threshold;
    wherein such exponential component for every other exceeded threshold, is calculated by rising a difference, between the next exceeded threshold and such other exceeded threshold, to a power defined by said exponent for the other exceeded threshold;
    calculating an approximation component for every such approximation threshold exceeded by said non-linear signal sample, by multiplying such exponential component by its slope coefficient;
    addition of such approximation components, calculated for approximation thresholds exceeded by or equal to the non-linear signal sample;
    wherein by such addition of the approximation components, calculated for the approximation thresholds exceeded by or equal to the non-linear signal sample, said non-linearity is reversed.
    15. A method for inverse normalization (IN) of OFDM tone or sub-band, comprising reversal of frequency dependent distortion of said tone or sub-band, by applying normalizing coefficients adjusted to a frequency of this tone or sub-band in order to equalize amplitude and phase distortions introduced to the tone or sub-band by an OFDM transmission channel and a signal processing applied; such IN method comprises the steps of:
    identification of the frequency related amplitude or phase distortion of such tone or sub-band by sampling and analyzing of a waveform performed by a programmable control unit (PCU);
    calculating such normalizing coefficients for the tone or sub-band, performed by said PCU;
    using such normalizing coefficients for equalizing such frequency related distortions, performed by a real-time processing unit (RTP).
    16. A method for noise compensation (NC) for a data carrying tone or sub-band of OFDM signal, utilizing evaluation of a noise pattern occurring around this tone or sub-band; wherein such NC method comprises the steps of:
    detecting a noise pattern occurring in frequency domain by using frequency domain processing such as Frequency Sampling Filter (FSF) for noise sensing in a frequency spectrum incorporating this tone or sub-band;
    detecting a noise pattern occurring in time domain by using time domain processing for noise sensing over time intervals including this tone or sub-band;
    using a programmable control unit (PCU)
    for analyzing such noise pattern in frequency domain or in time domain, in order to create a deterministic or random noise model for such frequency domain or time domain noise pattern,
    and for deriving a noise compensation coefficient by utilizing such deterministic or random model;
    using such noise compensation coefficient by a Real Time Processor (RTP) for improving signal to noise ratio in the data carrying tone or sub-band;
    using the RTP for time domain recovery of data symbols from singular sinusoidal cycles of the tone or sub-band,
    applying such noise model for estimating probability of symbols recovered or for dismissing symbols accompanied by high noise levels close in time;
    using such probability estimates or dismissals of unreliable symbols for applying statistical methods for a final recovery of an original data symbol, transmitted by the tone or sub-band, from such plurality of data symbols recovered from the singular sinusoidal cycles.
    17. A method for time domain data recovery (TDDR) from a tone or sub-band of OFDM composite frame comprising recovery of data symbols from singular sinusoidal cycles or half-cycles of the tone or sub-band; the TDDR method comprising the steps of:
    measuring an amplitude of a singular half-cycle or cycle by calculating an integral of amplitude over a half-cycle or cycle time;
    measuring a phase of the half-cycle or cycle;
    comparing said measured amplitude to predefined amplitude thresholds, in order to decode an amplitude related factor;
    comparing said measured phase to predefined phase thresholds, in order to decode a phase related factor;
    using such amplitude and/or phase related factor for producing an address to a content addressed memory (CAM) storing a counter of half-cycles or cycles detecting occurrences of a particular data symbol during said OFDM composite frame;
    wherein such CAM can accommodate plurality of such counters of occurrences of data symbols detected within this tone or sub-band during the OFDM frame;
    application of statistical methods for selecting data symbol recovered from this tone or sub-band, by utilizing content of such counters of data symbols occurrences within this tone or sub-band.


The DDR and IST comprise using:

    a synchronous sequential processor (SSP) for capturing and real time processing of an incoming waveform;
    the wave-from screening & capturing circuit (WFSC) for programmable screening of the over-sampled unfiltered wave-form, and for capturing screened out wave-form intervals, and for communicating said captured intervals and other results to the PCU;
    the programmable control unit (PCU) for supporting adaptive noise filtering, edge detection and mask selection algorithms.


General definition of the SSP is provided below.
The SSP includes real time capturing and processing of in-coming wave-form and a programmable computing unit (PCU) for controlling SSP operations and supporting adaptive signal analysis algorithms.
Said SSP comprises an over-sampling of incoming wave-form level by using a locally generated sampling clock and its sub-clocks generated by the outputs of serially connected gates which the sampling clock is propagated through. If an active edge of the wave-form is detected by capturing a change in a wave-form level, the position of the captured signal change represents an edge skew between the wave-form edge and an edge of the sampling clock.
In addition to the above wave-form capturing method, the SSP includes 3 other methods of the edge skew capturing which are defined below:

    
    
        the sampling clock captures the outputs of serially connected gates which the incoming wave-form is propagated through;
        the outputs of serially connected gates which the incoming wave-form is propagated through, provide wave-form sub-clocks which capture the sampling clock.
        the incoming wave-form captures the outputs of serially connected gates which the sampling clock is propagated through;
    
    


The above mentioned edge skew capturing methods further include:

    
    
        using falling edges of said sub-clocks for driving clock selectors which select parallel processing phases during which positive sub-clocks are enabled to perform said edge skew capturing, or using rising edges of said sub-clocks for driving selectors which select parallel processing phases during which negative sub-clocks are enabled to perform said edge skew capturing;
        using serially connected clock selectors for enabling consecutive sub-clocks, in order to assure that consecutive sub-clocks will target appropriate consecutive bits of appropriate capture registers.
    
    


The SSP invention includes using said serially connected gates:

    
    
        as being an open ended delay line;
        or being connected into a ring oscillator which can be controlled in a PLL configuration;
        or being connected into a delay line which can be controlled in a delay locked loop (DLL) configuration.
    
    


Every said edge skew amounts to a fraction of a sampling clock period.
The SSP comprises measuring time intervals between active wave form edges, as being composed of said edge skew of a front edge of the incoming waveform, an integer number of sampling clock periods between the front edge and an end edge, and said edge skew of the end edge of the wave-form.
The SSP further comprises a parallel multiphase processing of incoming signal by assigning consecutive parallel phases for the capturing of edge skews and/or processing of other incoming wave-form data with clocks which correspond to consecutive sampling clocks.
Consequently the SSP invention comprises using 1 to N parallel phases which are assigned for processing incoming signal data with clocks corresponding to sampling clock periods numbered from 1 to N, as it is further described below:

    
    
        circuits of phase1 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number 1;
        circuits of phase2 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number 2;
        finally circuits of phase N process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number N.
    
    


Said parallel multiphase processing allows N times longer capturing and/or processing times for said multiphase stages, compared with a single phase solution.
The SSP includes parallel stage processing of incoming signal by providing multiple processing stages which are driven by the same clock which is applied simultaneously to inputs of output registers of all the parallel stages.
The SSP further comprises a synchronous sequential processing of incoming signal by using multiple serially connected processing stages with every stage being fed by data from the previous stage which are clocked-in by a clock which is synchronous with the sampling clock.
Since every consecutive stage is driven by a clock which is synchronous to the same sampling clock, all the stages are driven by clocks which are mutually synchronous but may have some constant phase displacements versus each other.
The SSP further comprises:

    
    
        merging of processing phases which occurs if multiple parallel processing phases are merged into a smaller number of parallel phases or into a single processing phase, when passing from a one processing stage to a next processing stage;
        splitting of processing phases which occurs if one processing phase is split into multiple processing phases or multiple processing stages are split into even more processing stages, when passing from a one processing stage to a next processing stage.
    
    


The SSP includes a sequential clock generation (SCG) circuit which uses said clock selectors and said sub-clocks: to generate SSP clocks which drive said parallel phases and said sequential stages, and to generate selector switching signals for said merging and splitting of processing phases.
The SSP includes time sharing of said parallel phases: which is based on assigning a task of processing of a newly began wave-form pulse to a next available parallel processing phase.
The SSP comprises a sequential phase control (SPC) circuit, which uses results of a wave edge decoding and said SSP clocks, for performing said time sharing phase assignments and for further control of operations of an already assigned phase.
The SSP comprises passing outputs of a one parallel phase to a next parallel phase, in order to use said passed outputs for processing conducted by a following stage of the next parallel phase.
The outputs passing is performed: by re-timing output register bits of the one phase by clocking them into an output register of the next parallel phase simultaneously with processing results of the next parallel phase.
The SSP further comprises all the possible combinations of the above defined: parallel multiphase processing, parallel stage processing, synchronous sequential processing, merging of processing phases, splitting of processing phases, and outputs passing.
The SSP includes processing stage configurations using selectors, arithmometers, and output registers, which are arranged as it is defined below:

    
    
        input selectors select constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage to provide arithmometer inputs, and arithmometer output is clocked-in to an output register by a clock which is synchronous to the sampling clock;
        multiple arithmometers are fed with constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage, and an output selector selects an arithmometer output to be clocked-in to an output register by a clock synchronous to the sampling clock;
        the above defined configuration as being supplemented by using an output of an output selector of a parallel processing stage for controlling output selector functions.
    
    


Proper arrangements of said parallel and sequential combinations and said stages configurations provide real time processing capabilities for very wide ranges of signal frequencies and enable a wide coverage of very diversified application areas.
Summary of the WFSC is provided below.
The wave-form screening and capturing circuits (WFSC) comprises:

    
    
        using programmable data masks and programmable control codes for verifying incoming wave-form captures for compliance or non-compliance with a pre-programmed screening patterns;
        buffering captured data for which the pre-programmed compliance or non-compliance have been detected;
        counting a number of the above mentioned detections;
        communicating both the buffered captured data and the number of detections, to an internal control unit and/or to an external unit;
        using programmable time slot selection circuits for selecting a time interval for which wave-form captures shall be buffered and communicated to the PCU.
    
    


Said PCU comprises implementation of the functions listed below:

    
    
        programming of verification functions and patterns for checking captured wave-forms for compliance or non-compliance with the patterns;
        reading verification results and reading captured wave-forms which correspond to the preprogrammed verification criteria;
        reading captured wave-forms which can be pre-selected by the PCU arbitrarily or based on other inputs from the SSP;
        programming of noise filtering functions and noise filtering masks for filtering captured wave-forms;
        reading results of real-time wave-form processing from the SSP, processing the results and providing control codes and parameters for further real-time wave-form processing in the SSP, in accordance with adaptive signal processing algorithms;
        reading output data from the SSP, interpreting the data, and communicating the data to external units.
    
    


3. Summary of PFRT
3.1 Open Ended Configuration of Software Controlled Clock Synthesizer
The open ended configuration of SCCS (OEC) is presented in FIG. 22. Such configuration comprises two major parts described below.
The first part is said Hybrid PLL (HPLL) for multiplying said local oscillator frequency provided by a crystal producing frequencies as low 30 kHz, by a programmed by PCU factor which can exceed 50 000 without any increase of jitter levels and without any stability problems.
The HPLL provides practically indefinite flexibility and precision in setting frequency of generated high frequency clocks. Resulting frequency can rise as far as is it supported by a voltage controlled crystal oscillator (VCXO), as long as it remains lower than maximum clock frequency which exceeds GHz ranges in present IC technologies.
The HPLL comprises a DPLL (DPLL) driving an analog PLL (APLL) using an analog phase detector (APD) with return input connected to an APLL output clock (LocClk) and with reference input connected to a local phase synthesizer (LOC_PS) receiving the APLL output clock.
The DPLL minimizes digital phase error 2 (PhaErr2) between said local oscillator (LocOsc) and the LocClk, by introducing phase steps into an output phase of said LOC_PS which are converted by the APD into analog phase errors controlling phase locking between the LocClk and the OscClk.
The DPLL uses a frequency phase detector 2 (FPD2) for measuring said PhaErr2 which is read by a programmable control unit (PCU) using it for producing said phase steps introduced into said LOC_PS output phase, wherein amount of introduced phase steps is controlled using an MC=1_INT signal received by the PCU from the LOC_PS. The MC=1_INT signals a request from the LOC_PS demanding the PCU to send the next series of said phase steps when the last series is applied already. The FPD2 receives PCU control signals programming expected relation between phase of the OutClk and phase of a sampling clock (SampClk) derived from the LocClk through a simple multiplication by a factor <8.
The second part is an open ended software controlled synthesizer (OE_SCS) using PCU software sub-routines for providing a programmable phase transfer function (PTF) between the Ext_RefWfm and the OutClk.
The OE_SCS offers; unique ability to program very precisely synchronized phase free of any uncontrolled transients. Therefore, the OE_SCS provides  ̃10 times better precision in frequency and phase control than conventional solutions. Furthermore, the OE_SCS offers inherently stable configuration independently of said highly unpredictable frequency spectrum of the time delay variations occurring in the Ext_RefWfm. Consequently, the OE_SCS eliminates serious stability problems of conventional clock synchronizers bound to use closed loop configurations for implementing message-based protocols.
Said PCU controls operations of the OUT_PS by defining series of phase steps inserted by the OUT_PS into a phase of the OUTCLK.
The PCU calculates said phase steps by processing:

    a phase error 1 (PhaErr1) received form a frame phase detector 1 (FPD1) measuring phase error between the sampling clock and a filtered reference wave-form (Filt_RefWfm);
    time stamp messages received from a Time Stamp Decoder (TSD) recovering such messages from the FILT_RefWfm produced by a noise filtering edge detector (NFED).


The PCU supplies the next series of said phase steps in response to the interrupt MC=1_INT from the OUT_PS which signals that insertions of the last series has been completed.
Furthermore the PCU controls operations of the NFED providing adaptive time domain filtering of the Ext_RefWfm carrying synchronization signals which can be encoded into time stamp messages or can be conventional BITS references.
The PCU receives unfiltered wave-form samples from the NFED and calculates most suitable noise filtering masks and algorithms which the PCU communicates back to the NFED (see subsection “3.7 Noise Filtering Edge Detector”).
Compared to a moment when a sync message requesting capturing of a time stamp is received by the PCU; an exact sync edge of the FILT_RefWfm destined to capture said time stamp can be displaced in time by a known number of message symbols (edge displacement). Such edge displacement is determined by a messaging protocol used.
Since FPD1 keeps capturing time stamps of all received edges of the FILT_RefWfm, the FPD1 or the PCU shall be equipped with an edge selection circuit (ESC). The ESC provides selection of time stamps captured by said sync edge and is synchronized by the time stamp messages produced by the Time Stamp Decoder.
Further definitions of a synchronization means provided by the OEC, such as Free-Run and Hold-Over modes, are provided in the subsection 3.3.
3.1.1 Open Ended Configuration of SCCS with External Synchronization Mode
The open-ended configuration of SCCS with external synchronization mode (OEC_ESM) is presented in FIG. 23 and is described below.
The OEC_ESM comprises the previously explained OEC and is further extended by adding an output clock analog PLL (OutClk_APLL). The OutClk_APLL filters out jitter from a synthesized clock from the OUT_PS (SynOutClk) and produces SCCS output clocks (OutClk(T:1)) which are phase aligned with a reference clock selected by the PCU from a set of timing references including the SynOutClk, external reference clocks (Ext_RefClk) and a clock signal form a mate SCCS unit (f_mate).
Said external reference clocks are used in the external synchronization mode, wherein they are produced by a master synchronization unit and are used to synchronize multiple other units located in a back-plane of a network element. However said other units can alternatively use other synchronization references available in other synchronization modes and may be synchronized by the Ext_RefWfm carrying a message based protocol or BITS clocks.
Such plurality of synchronization references and modes allows switching to one of alternative references when an active reference fails.
The f-mate clock from a mate unit allows Master/Slave protection switching which is described in the subsection 3.3.
The output clock analog PLL comprises:

    a reference selector (RFS) connected to the SynOutClk from the OUT_PS and to the external reference clocks and to the f_mate clock and to the PCU, wherein the PCU controls selections of made by the RFS producing a reference clock (RefClk) for the OutClk_APLL;
    a return clock divider (RCD) connected to a filtered output clock (Fil_OutClk) of the OutClk_APLL and to the PCU, wherein the PCU defines a division coefficient matching frequency of a return clock (RetClk) for the OutClk_APLL with a frequency of the RefClk;
    an analog phase detector OutClk_APD connected to the reference clock and to the return clock, and producing an analog phase error (PhaDet_UP/DN) driving an output clock loop filter (OutLoopFil) which drives a VCXO producing the filtered output clock;
    an output PLL (OUT_PLL) for multiplying one selected OutClk(T:1) clock and for providing phase alignment between all the OutClk_APLL and the Fil_OutClk, wherein the OUT_PLL is connected to the selected OutClk(T:1) clock and to the Fil_OutClk;
    an output clocks generator (OCG) connected to the output of the OUT_PLL and to the PCU, wherein the OCG produces the OutClk(T:1) which are phase aligned but have different frequencies wherein the PCU controls OCG operations by programming said frequencies of the SCCS output clocks.


Further definitions of synchronization means provided by the OEC_ESM, are provided in the subsections 3.3 and 3.4.
3.2 Heterodyne Timing Configuration of SCCS
The heterodyne timing configuration (HTC) simplifies SCCS by integrating:

    both the APLL and the OC APLL from the OEC_ESM, into a single APPL;
    and both the REF PS and OUT_PS from the OEC_ESM, into a single RET_PS.


The two previous configurations of SCCS offer said practically unlimited universality in accepting said local oscillator (LocOsc) of any frequency and accepting said external reference waveform (Ext_RefWfm) carrying any reference frequency, while providing all practically needed frequencies of said SCCS output clocks (OutClk(T:1)).
The HTC extends this universality even further by enabling acceptance of practically unlimited ranges of said external reference clocks (Ext_RefClk) as well.
Therefore despite implementing a close loop system, the HTC may still be used as a less costly alternative; if timing reference is not provided by a message based protocol, or if a message-based protocol is used in simple networks with stable TDVs.
Said integration is achieved by placing a return phase synthesizer (RET_PS) into a return path of the integrated APLL. Consequently said phase steps supplied by the PCU need to be reversed as they are subtracted from a phase of a reference clock of the APLL instead of being added to it.
Indefinite RET_PS flexibility in phase and frequency generation makes it much better frequency divider than the previous configuration Return Clock Divider and allows said unlimited flexibility in accepting all frequencies of the Ext_RefClk.
Resulting HTC comprises:

    a programmable control unit (PCU) for implementing a programmable phase transfer function (PTF) between the OutClk and the Ext_RefClk or the Ext_RefWfm, wherein the PCU controls operations of the return phase synthesizer (RET_PS), the PCU has a terminals for an interrupt MC=1_INT and for a first phase error (PhaErr1) and for a second phase error (PhaErr1) and for a time stamp message and for a waveform sample;
    the reference selector (RFS) connected to a filtered local clock (Fil_OutClk) and to the external reference clocks (Ext_RefClk) and to the f_mate clock and to the PCU, wherein the PCU defines selections made by the RFS producing a reference clock (RefClk) for the analog phase detector (APD);
    the RET_PS connected to a filtered output clock (Fil_OutClk) and connected to the PCU wherein the RET_PS requests PCU to supply the next series of phase steps by activating the MC=1_INT, wherein the RET_PS introduces such phase steps into the Fil_OutClk thus synthesizing a return clock (RetClk) for the APD;
    the APD connected to the RefClk and to the RetClk, the APD producing an analog phase error (PhaDet_UP/DN) driving an output clock loop filter (OutLoopFil) which drives a VCXO producing the filtered output clock;
    the output PLL (OUT_PLL) for multiplying one selected OutClk(T:1) clock and for providing phase alignment between all the OutClk_APLL and the Fil_OutClk wherein the OUT_PLL is connected to the selected OutClk(T:1) clock and to the Fil_OutClk, wherein the OUT_PLL produces an output reference clock (OutRef) connected to the OCG and to the FPD2;
    the output clocks generator (OCG) connected to the output of the OUT_PLL and to the PCU, wherein the OCG produces the OutClk(T:1) which are phase aligned but have different frequencies wherein the PCU controls OCG operations by programming said frequencies of the SCCS output clocks;
    the NFED and the TSD and the FPD1 and the FPD2 having the same connectivity and performing the same operations as defined in the subsection 3.1, with the exception of the FPD2 which is connected to the OutRef and to the LocOsc and to the PCU;
    wherein the PCU uses its internal micro-operations for implementing filter functions of an on chip digital PLL (DPLL) by processing the PhaErr1 and the PhaErr2 and the time stamp messages into the PCU output driving the RET_PS into producing the synthesized return clock providing compliance of the SCCS output clocks with the phase transfer function defined by the PTF, wherein the PCU controls NFED operations as it is described in the subsection 3.1.


3.3 SCCS Configurations
In contrary to conventional frequency synthesizers, SCCS phase synthesizer produces totally predictable phase and frequency responses to received from the PCU control signals.
Therefore it enables said open ended configurations which can work with only one frame phase detector (FPD) for measuring phase errors between a timing reference and a local clock, in order to implement an actual synchronization system. The second FPD in the open ended configuration explained in the subsection 3.1, is used for the frequency multiplication of said local oscillator only. If a local clock had sufficiently high frequency, the FPD would not be needed at all.
As said conventional frequency synthesizers produce unpredictable transient during frequency switching, they require second digital phase detector for providing feedback about a phase of synthesizers output clock in order to reduce said phase transients with a DPLL.
An open ended configuration without said multiplication of LocOsc frequency is defined below.
A Software Controlled Clock Synthesizer (SCCS) for implementing a programmable phase transfer function (PTF) between an SCCS output clock (OutClk) and external reference clocks (Ext_RefClk) or an external reference carrying wave-form (Ext_RefWfm) such as BITS references or line references or time stamp messages; the SCCS comprises:

    a programmable control unit (PCU) using software subroutines for controlling SCCS status and for said implementation of the PTF, wherein the PCU controls operations of a return clock phase synthesizer (RET_PS), the PCU has terminals for interrupts from other SCCS circuits and for a first phase error (PhaErr1) and for a second phase error (PhaErr2) and for a time stamp message and a for a waveform sample;
    the RET_PS for synthesizing a return clock (RetClk), the RET_PS connected to the PCU and to the SCCS output clock (OutClk);
    the APLL for producing the OutClk, wherein a reference input of the APLL is connected to the OutClk or to the Ext_RefClk while the return input of the APLL is connected to the synthesized RetClk;
    a first frame phase detector (FPD1) receiving a local reference clock (LocClk) and the Ext_RefWfm or receiving the LocClk and the OutClk or receiving the Ext_RefClk and the OutClk, wherein the FPD1 produces the PhaErr1 connected back to the PCU;
    wherein said PCU uses said software subroutines for implementing a digital PLL (DPLL) by processing said first phase error and the second phase error into the PCU output driving the RET_PS into synthesizing the RetClk providing compliance of the APLL output clock with the phase transfer function defined by the PTF.


The SCCS includes reference selection means for alternative use of one of multiple connected external timing references, such as reference clocks or external waveforms, for producing the SCCS output clock, the SCCS further comprises:

    a reference selector connected to multiple external timing references and controlled by the PCU, wherein the PCU selects one of the multiple timing references for being connected to the FPD1 which is read by the PCU and used by PCU subroutines for controlling the SCCS output clock;
    activity monitors for the external timing references for producing status signals indicating active/non-active conditions, wherein said status signals are connected to the PCU;
    wherein the output signals of the activity monitors are read and processed by the microprocessor which is producing reference selection signals connected to the reference selectors.


The SCCS further comprises:

    an output phase locked loop (OUT-PLL) referenced by the APLL output clock and producing a fundamental output clock, wherein the OUT-PLL has a return input connected to one SCCS output clock;
    an output clock generator (OCG) connected to the fundamental output clock, the OCG produces a plurality of the SCCS output clocks (OutClk).


The SCCS further comprises:

    interface circuits, for communication with an external control processor, connected to the external control processor and to the PCU (see the Parallel Interface and the Serial Interface in the FIG. 22 and FIG. 23 and FIG. 24);
    wherein the interface circuits and the PCU enable the external control processor to read information about statuses of the activity monitors and to select an external reference clock or the local reference clock for referencing the SCCS output clock.


Furthermore in the interface circuits and the PCU enable the external control processor to perform switching of mode of operation of the SCCS between the APLL mode and the DPLL mode.
The SCCS PCU is provisioned to perform operations listed below:

    reading information about statuses of the activity monitors and selecting an external timing reference or the local reference clock for referencing the SCCS output clock;
    switching mode of operation of the SCCS between the APLL mode and the DPLL mode.


Furthermore the SCCS is provisioned to perform a master/slave mode switching for maintaining phase alignment between an active SCCS unit and a backup SCCS unit installed in a back-plane for protection switching, the SCCS comprises:

    a master/slave subroutine reading activity monitor of a reference clock provided by a mate SCCS unit and reading internal status of the own SCCS unit;
    wherein the master/slave subroutine performs switching to the master mode by selecting other reference clock than the mate's reference clock when the mate's reference clock becomes inactive or performs switching to the slave mode by selecting the mate's reference clock when the mate's reference clock is detected active during a power-up initialization of the own SCCS unit.


The SCCS comprises using a programmable phase synthesizer to produce an Analog PLL return clock, which can be reprogrammed to match a frequency of a reference clock of said Analog PLL.
Furthermore the SCCS comprises:

    applying an output clock of the APLL to a reference input of the APLL;
    using the return clock synthesizer for inserting phase deviations between the APLL return clock and the output clock applied to the APLL reference input;
    using the inserted phase deviations for implementing required phase and frequency transfer functions between the APLL output clock and other SCCS reference clocks;
    implementing digital PLL (DPLL) algorithms for providing the required phase and frequency transfer functions.


Still furthermore the SCCS comprises:

    using frequency phase detectors (FPDs) for measuring phase errors between the APLL output clock and said other SCCS reference clocks;
    using the PCU for processing the measured phase errors and producing control codes for the return clock synthesizer, which implement pre-programmed phase and frequency transfer functions between the APLL output clock and said other SCCS reference clocks.


The SCCS comprises:
Said analog phase locked loop (APLL) for producing the output clock (OutClk) which can be locked to the external reference clock (Ext_RefClk), unless the APLL is driven by the digital phase locked loop (DPLL);
Said DPLL can provide locking to the Ext_RefWfm (which can be a GPS clock), or to a local oscillator.
The SCCS further comprises:

    programmable frequency dividers for a reference signal and for return signal of said APLL, for providing programmable bandwidth adjustments of the APLL;
    programmable frequency dividers in the output clock generator (OCG) which can be reprogrammed by the PCU, in order to allow utilizing a single pin of the OutClk(T:1) for providing multiple different output clock frequencies;
    activity monitoring circuits for synchronizer input clocks and output clocks;
    frequency monitoring circuits for synchronizer reference clocks;
    status control circuits for switching synchronizer modes of operation and active reference clocks, based on an analysis of said activity and frequency monitoring circuits;
    phase transfer control circuits for providing a required phase transfer function between an active reference clock and synchronizer output clocks;
    a serial interface which allows the status control circuits and the phase transfer control circuits to be monitored and reprogrammed by an external controller (see the Serial Interface in the FIG. 22, FIG. 23 and FIG. 24);
    a parallel interface which allows the status control circuits and the phase transfer control circuits to be monitored and reprogrammed by an external controller (see the Prallel Interface in the FIG. 22, FIG. 23 and FIG. 24);
    automatic reference switching functions including hold-over and free-run switching, which are performed by the status control circuits and are based on monitoring a status of the activity and frequency monitoring circuits;
    a master/slave switching circuit which allows a pair of integrated synchronizers to work in a master/slave configuration having a slave synchronizer being phase locked to a mate clock which is generated by a mate master synchronizer;


The above listed status control circuits and phase transfer control circuits can be implemented as separate on-chip control units or with a single on-chip PCU.
APLL mode of operation in the Heterodyne Timing Configuration is described below.
One of the external reference clocks (Ext_RefClk) is selected to be applied to the APLL reference input and the return phase synthesizer (RET_PS) is switched by the PCU into producing the APLL return clock which is matching said selected external reference clock.
The implementation of a DPLL mode is explained below.
The APLL output clock Fil_OutClk is applied to the APLL reference input and the return phase synthesizer (RET_PS) is switched by the PCU into producing the APLL return clock which is matching said output clock Fil_OutClk.
The FPD1 measures a phase error between the output clock multiplication SampClk and the Ext_RefWfm, and the FPD2 measures a phase error between the SampClk and the local oscillator LocOsc.
The PCU reads the above phase errors and uses them to calculate new contents of the RET_PS's periodical adjustment buffers and the fractional adjustment buffers needed for inserting phase deviations required for providing a phase transfer function (PTF), between the output clock Fil_OutClk and the Ext_RefWfm, which is already preprogrammed in the PCU.
The invention includes providing slave mode implementation which replaces the external reference clock with the mate SCCS output clock f_mate, in order to drive the above described APLL configuration. The slave mode allows maintaining phase alignment between active and reserve SCCS units, for the purpose of avoiding phase hits when protection switching reverts to using clocks from the reserve SCCS unit.
The invention includes using the above mentioned method of slave SCCS phase alignment for all 3 configurations shown in the FIG. 22, FIG. 23 and FIG. 24).
3.4 Digital Wave Synthesis from Multi Sub-Clocks
The invention comprises the digital wave synthesis from multi-sub-clocks (DWS MSC) as a new timing method and circuit for programming and selecting a phase and a frequency of a synthesized clock.
The DWS MSC comprises programmable phase modifications which are defined below:

    Phase increases of the synthesized clock are provided; by adding whole clock periods and/or fractional sub-clock delays, obtained from serially connected delay elements which the reference clock is propagated through, to a present phase obtained from a counter of reference clock periods and/or a present fractional sub-clock delay.
    Phase decreases of the synthesized clock are provided; by subtracting whole clock periods and/or fractional sub-clock delays, obtained from serially connected delay elements which the reference clock is propagated through, from a present phase obtained from a counter of clock periods and/or a present fractional sub-clock delay.


The DWS MSC provides  ̃10 times better phase adjustment resolution than the commonly used DDFS method; because the DWS MSC can modify phase with time intervals specified in fractions of clock cycle, instead of inserting or eliminating whole clock cycles from a synthesized clock.
Therefore, the phase hits and resulting jitter are reduced by around 10 times compared to the DDFS method.
The DWS MSC provides an implementation of programmable algorithms for synthesizing a very wide range of low and high frequency wave-forms.
The DWS MSC comprises; a 1-P phase generator, a synchronous sequential phase processor (SSPP) for real time processing and selection of a phase of out-coming wave-form, and a programmable computing unit (PCU) for controlling SSPP operations and supporting signal synthesis algorithms.
Said 1-P phase generator is an extension of a 1 bit odd/even phase generator to p bits enabling 2p=P phases to be generated from every reference sub-clock, as it is defined below.
The odd/even phase generator provides splitting of reference sub-clocks, generated by outputs of a reference propagation circuit built with serially connected gates which a reference clock is propagated through, into odd phase sub-clocks which begin during odd cycles of the reference clock and even phase sub-clocks which begin during odd cycles of the reference clock, wherein the odd/even phase selector comprises:

    said reference propagation circuit connected to the reference clock;
    serially connected flip-flops, wherein a clock input of a first flip-flop is connected to the reference clock and a data input of a first flip-flop is connected to an inverted output of the first flip-flop while a clock input of any other Nth flip-flop is connected to an (N−1) output of the reference propagation circuit and a data input of the N flip-flop is connected to an output of the (N−1) flip-flop;
    connected to the serially connected flip-flops an odd/even selector generating the odd sub-clocks which begin during every odd reference clock cycle and the even sub-clocks which begin during every even reference clock cycle, wherein the output of the 1st flip-flop is used to select odd and even reference clocks while the output of the Nth flip-flop is used to select odd and even reference sub-clocks from the (N−1) output of the reference propagation circuit.


The odd/even phase generator is extended into the 1-P phase generator splitting the reference sub-clocks into 1-P phase sub-clocks which begin during the corresponding 1-P cycles of the reference clock, wherein the 1-P phase selector further comprises:

    a parallel 1-P sub-clock counter built as an extension to the first flip-flop working as 1-2 counter wherein the whole 1-P sub-clock counter is clocked by the first reference sub-clock, wherein an output of the 1-P sub-clock counter represents a 1-P phase number of the first sub-clock;
    2-N parallel multi-bit buffers built as extensions to the original 2-N flip-flops working as 1 bit buffers wherein the whole 1-P sub-clock counter is clocked by the 2nd reference sub-clock into the first multi-bit buffer which is clocked by the 3rd reference sub-clock into the 2nd multi-bit buffer and the content of the 1-P counter is similarly propagated into all next buffers until the Nth sub-clock loads the N−2 buffer into the N−1 buffer, wherein the 1st buffer defines a phase number minus 1 for the 2nd reference sub-clock and next buffers define similarly phase numbers for their corresponding reference sub-clocks until the N−1 buffer defines a phase number minus (N−1) for the Nth reference sub-clock.


1-P phase selectors built as extensions to the corresponding odd/even selectors wherein a first 1-P selector is connected to the 1-P sub-clock counter and selects a phase, of the first reference sub-clock, defined by the 1-P sub-clock counter while every next N-K+1 phase selector is connected to its N-K buffer and to its N-K+1 reference sub-clock (0<K<N), wherein every next N-K+1 phase selector generates phases, of its N-K+1 sub-clock, defined by its buffer content plus (N-K).
The 1-P phase generator can use both solutions defined below:

    using rising edges of the reference sub-clocks for clocking the 1-P sub-clock counter and the 2-P buffers while negative pulses of the reference sub-clocks are used for activating outputs of the 1-P selectors generating the 1-P phase sub-clocks;
    or using rising edges of the reference sub-clocks for clocking the 1-P sub-clock counter and the 2-P buffers while negative pulses of the reference sub-clocks are used for activating outputs of the 1-P selectors generating the 1-P phase sub-clocks.


Furthermore the 1-P phase generator can use the serially connected gates of the reference propagation circuit, which are connected into a ring oscillator controlled by a PLL circuit or are connected into a delay line control by a delay locked loop (DLL) circuit or are connected into an open ended delay line.
Furthermore this 1-P phase generator includes extending the remaining 2-N flip-flops with parallel sub-clock counters, the same as the parallel sub-clock counter extending the 1st flip-flop, instead of using the defined above 2-P multi-bit buffers. The use of the 2-P parallel counters requires adding preset means for all the 1-P counters, in order to maintain the same or predictably shifted content in all the 1-N parallel counters. continuous maintaining of said predictability of all the parallel counters content is necessary for generating predictable sequences of multiphase sub-clocks.
Said SSPP comprises a selection of one of multi sub-clocks for providing an edge of out-coming synthesized signal, where said sub-clocks are generated by the outputs of serially connected gates which an SSPP reference clock is propagated through.
The SSPP comprises calculating a binary positioning of a next edge of the out-coming wave-form versus a previous wave edge, which represents a number of reference clock cycles combined with a number of reference clock fractional delays which correspond to a particular sub-clock phase delay versus the reference clock.
Furthermore the SSPP comprises selective enabling of a particular sub-clock, which provides the calculated phase step between the previous and the current wave-form edges.
The SSPP further comprises a synchronous sequential processing (SSP) of incoming signal by using multiple serially connected processing stages with every stage being fed by data from the previous stage which are clocked-in by a clock which is synchronous with the reference clock.
Since every consecutive stage is driven by a clock which is synchronous to the same reference clock, all the stages are driven by clocks which are mutually synchronous but may have some constant phase displacements versus each other.
The synchronous sequential processor (SSP) multiplies processing speed by splitting complex signal processing operation into a sequence of singular micro-cycles, wherein:

    every consecutive micro-cycle of the complex operation is performed by a separate logical or arithmetical processing stage during a corresponding consecutive time slot synchronous with a reference clock providing a fundamental timing for a synthesized wave-form;
    serially connected sequential stages are connected to a programmable control unit (PCU), wherein the sequential stages are clocked by reference sub-clocks generated by a reference propagation circuit built with serially connected gates which the reference clock is propagated through;
    whereby inputs from the PCU are processed into a phase delay between a next edge of the synthesized wave-form versus a previous edge and a position of the next edge is calculated by adding the phase delay to a position of the previous edge, wherein the positions of wave-form edges are provided by a last of the sequential stages and said positions are expressed as numbers identifying reference sub-clocks needed for generating said wave-form edges.


The above defined SSP can be implemented by processing said inputs from the PCU into a phase modification step which is added to a period of the reference clock in order to calculate the phase delay.
Furthermore this invention includes the SSP circuit upgraded into a parallel multiphase processor (PMP) by extending the time slot allowed for the micro-cycles of the synchronous sequential processor by a factor of P, wherein:

    2-P stages are added to the original sequential stage and every one of the resulting 1-P parallel multiphase stages is clocked with a corresponding 1-P phase sub-clock, wherein such 1-P phase sub-clock begins during the corresponding to that phase 1-P cycle of the reference clock and has a cycle which is P times longer than the reference clock cycle;
    whereby consecutive 1-P parallel multiphase stages have processing cycles overlapping by 1 cycle of the reference clock wherein every 1-P parallel processing stage has P times longer cycle time equal to the cycle time of the corresponding 1-P phase sub-clock used for timing that stage.


The parallel multiphase processor further comprises:

    a parallel processing phase 2-P built with plurality of 2-P parallel multiphase stages which are connected serially and are driven by the phase sub-clocks belonging to the same 2-P phase.


The SSPP invention comprises the use of the parallel multiphase processing for synthesizing a target wave-form by assigning consecutive parallel phases for the processing of a synthesized signal phase using signal modulation data provided by a programmable control unit (PCU) or by any other source.
Consequently the SSPP comprises using 1 to N parallel phases which are assigned for processing incoming signal data with clocks corresponding to-reference clock periods number 1 to N, as it is further described below:

    
    
        circuits of phase1 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the reference clock period number 1;
        circuits of phase2 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the reference clock period number 2;
        finally circuits of phaseN process edge skews or phase skews or other incoming signal data with a clock which corresponds to the reference clock period number N.
    
    


Said parallel multiphase processing allows N times longer processing and/or sub-clocks selection times for said multiphase stages, compared with a single phase solution.
The above mentioned sub-clock selecting methods further include:

    
    
        using falling edges of said sub-clocks for driving clock selectors which select parallel processing phases during which positive sub-clocks are enabled to perform said synthesized wave-form timing, or using rising edges of said sub-clocks for driving selectors which select parallel processing phases during which negative sub-clocks are enabled to perform said synthesized wave-form timing;
        using serially connected clock selectors for enabling consecutive sub-clocks during said processing phases, in order to assure that the enabled sub-clocks will occur within a selected processing phase and to enable selection of a sub-clock specified by a number contained in a fraction selection register of a particular processing phase.
    
    


The SSPP includes using said serially connected gates:

    
    
        as being an open ended delay line;
        or being connected into a ring oscillator which can be controlled in a PLL configuration;
        or being connected into a delay line which can be controlled in a delay locked loop (DLL) configuration.
    
    


Every said sub-clock phase delay versus the reference clock phase amounts to a fraction of a reference clock period which is defined by a content of a fraction selection register which is assigned for a particular processing phase and is driven by the SSPP.
The SSPP includes a parallel stage processing of an incoming signal by providing multiple processing stages which are driven by the same clock which is applied simultaneously to inputs of output registers of all the parallel stages.
The SSPP further comprises:

    
    
        a merging of processing phases which occurs if multiple parallel processing phases are merged into a smaller number of parallel phases or into a single processing phase, when passing from a one processing stage to a next processing stage;
        a splitting of processing phases which occurs if one processing phase is split into multiple processing phases or multiple processing stages are split into even more processing stages, when passing from a one processing stage to a next processing stage.
    
    


The SSPP includes using the 1-P phase generator defined above to generate SSPP clocks which drive said parallel phases and said sequential stages, and to generate selector switching signals for said merging and splitting of processing phases.
The SSPP includes time sharing of said parallel phases: which is based on assigning a task of processing of a next wave-form edge timing to a next available parallel processing phase.
The SSPP comprises a timing control (TC) circuit, which uses decoding of reference clock counters and/or other wave edge decoding and said SSPP clocks, for performing said time sharing phase assignments and for further control of operations of an already assigned phase.
The SSPP comprises passing outputs of a one parallel phase to a next parallel phase, in order to use said passed outputs for processing conducted by a following stage of the next parallel phase.
The outputs passing is performed: by re-timing output register bits of the one phase by clocking them into an output register of the next parallel phase simultaneously with processing results of the next parallel phase.
The SSPP further comprises all the possible combinations of the above defined: parallel multiphase processing, parallel stage processing, synchronous sequential processing, merging of processing phases, splitting of processing phases, and outputs passing.
The SSPP includes processing stage configurations using selectors, arithmometers, and output registers, which are arranged as it is defined below:

    
    
        input selectors select constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage to provide arithmometer inputs, and arithmometer output is clocked-in to an output register by a clock which is synchronous to the reference clock;
        multiple arithmometers are fed with constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage, and an output selector selects an arithmometer output to be clocked-in to an output register by a clock synchronous to the reference clock;
        the above defined configuration as being supplemented by using an output of an output selector of a parallel processing stage for controlling functions of other output selector.
    
    


The SSPP comprises:

    using switching signals of said input selectors for producing pulses which clock data into output registers of previous stages;
    using switching signals of said output selectors for producing pulses which clock data into output registers of previous stages;


The SSPP also comprises:

    using results obtained in earlier stages for controlling later stages operations,
    and using results obtained in the later stages for controlling the earlier stages operations.


Proper arrangements of said parallel and sequential combinations and said stages configurations provide real time processing capabilities for very wide ranges of signal frequencies and enable a wide coverage of very diversified application areas.
The DWS MSC comprises two different methods for accommodating a phase skew between the reference clock and a required carrier clock frequency of the transmitted signal, and both methods allow elimination of ambiguities and errors in encoding of output signal data patterns. Said two methods are further defined below:

    1. a source of the reference clock provides frequency or phase alignment with the timing of the data which are being encoded and sent out in the synthesized output wave-form;
    2. phase skews between the reference clock and the timing of the destined for transmission data are digitally measured and translated into implemented by the SSPP phase adjustments of the synthesized signal which provide required carrier frequency of the transmitted output signal;
    3. both above mentioned methods include measurements of phase or frequency deviations of the destined for transmission data versus the reference clock, and using said measurements results to assure required carrier frequency of the synthesized signal.


Furthermore the DWS MSC method comprises phase modulations of the synthesized wave-form by adding or subtracting a number of reference clock periods and/or a number of fractional delays to a phase of any edge of the synthesized wave-form.
Said adding or subtracting of a number of reference clock periods is further referred to as a periodical adjustment, and said adding or subtracting of fractional delays is further called a fractional adjustment.
The DWS MSC method allows synthesizing of any waveform by modulating a phase of the reference clock with periodical and/or fractional adjustments of any size.
3.5 Phase Synthesizer
The invention also includes the Phase Synthesizer (PS) for carrying out the DWS MSC method; as it is further explained below and is shown in FIG. 25, FIG. 25A, FIG. 26, and FIG. 27. The Timing Diagram of the PS is shown in the FIG. 28.
Said phase synthesizer provides programmable modifications of a phase of a synthesized clock by unlimited number of gate delays per a modification step with step resolution matching single gate delay at steps frequencies ranging from 0 to 1⁄2 of maximum clock frequency, wherein:

    a delay control circuit is connected to a programmable control unit (PCU) wherein the delay control circuit defines size and frequency of phase delay modifications of the synthesized clock versus a reference clock, the delay control circuit also having a terminal connected to reference sub-clocks generated by a reference propagation circuit or connected to odd/even sub-clocks generated by an odd/even phase selector;
    the reference clock is connected to the reference propagation circuit consisting of serially connected gates wherein outputs of the gates generate the reference sub-clocks providing variety of phase delays versus the reference clock;
    the reference sub-clocks are connected to an odd/even phase selector which splits the reference sub-clocks by generating separate odd sub-clocks and even sub-clocks, wherein the odd sub-clocks begin during odd cycles of the reference clock and the even sub-clocks begin during even cycles of the reference clock;
    a clock selection register is loaded by the odd sub-clocks and by the even sub-clocks with the outputs of the delay control circuit, wherein the odd sub-clocks or the even sub-clocks beginning during an earlier cycle of the reference clock download outputs of the delay control circuit which select the even sub-clocks or the odd sub-clocks beginning during a later cycle of the reference clock for providing the synthesized clock;
    an output selector is connected to the output of the clock selection register and to the outputs of the odd/even phase selector, wherein the output selector uses inputs from the clock selection register for selecting output of the odd/even phase selector which is passed through the output selector for providing the synthesized clock.


The above defined PS can use the odd/even phase generator or the 1-P phase generator, which have been already defined above.
The PS can use the delay control circuit implemented with the parallel multiphase processor (PMP) which has been already defined above.
The PS comprises 2 different implementation methods, which are explained below.
The first PS implementation method is based on moving a synthesized clock selection point from a delay line which propagates a reference clock (see the FIG. 25); wherein:

    said phase increases are provided by moving said selection point of the synthesized clock from the reference clock propagation circuit, in a way which adds gate delays to a present delay obtained from the propagation circuit;
    said phase decreases are provided by moving said selection point of the synthesized clock from the reference clock propagation circuit, in a way which subtracts gate delays from a present delay obtained from the propagation circuit;


The first PS implementation method is conceptually presented in FIG. 25 & FIG. 27, and its principles of operations are explained below.
The PLL×L Freq. Multiplier produces the series of sub-clocks Clk0, ClkR-Clk1.
The sub-clock Clk0 keeps clocking in a reversed output of its own selector PR0.
The sub-clocks CLkR-Clk1 keep clocking in outputs of the previous selectors PR0, PRR-PR2 into their own selectors PRR-PR1.
Since the selector PR0 is being reversed by every Clk0, every selector in the PR0, PRR-PR1 chain is being reversed as well by a falling edge of its own sub-clock Clk0, ClkR-Clk1, and every selector in the chain represents reversal of its predecessor which is delayed by a single sub-clock fractional delay.
Consequently the PR0, PR1N-PRR select sub-clocks Clk0, Clk1-ClkR during any odd processing phase, and their reversals PR0N, PR1-PRRN select sub-clocks Clk0, Clk1-ClkR during any even processing phase.
The odd/even processing phase has been named phase1/phase2, and their sub-clocks are named 1Clk0,1Clk1-1ClkR/2Clk0,2Clk1-2ClkR accordingly.
Since said phase1/phase2 sub-clocks are used to run a phase synthesis processing in separate designated for phase1/phase2 phase processing stages which work in parallel, a time available for performing single stage operations is doubled (see also the FIG. 27 for more comprehensive presentation of said parallel processing).
Furthermore, the Clock Selection Register 1 (CSR1) can be reloaded at the beginning of the phase2 by the 2Clk0 and its decoders shall be ready to select a glitch free phase1 sub-clock which is defined by any binary content of the CSR1.
Similarly the CSR2 is reloaded by the 1Clk0, in order to select a single glitch free sub-clock belonging to the phase2.
The second PS implementation method is based on adjusting alignment between an exit point of the synthesized clock from the reference propagation circuit versus an input reference clock; in a way which adds gate delays for phase increases, and subtracts gate delays for phase decreases.
The second method is presented in FIG. 25A, and its differences versus the FIG. 25 are explained below.
The moving exit point from the driven by Fsync/2Dsel phase locked delay line is used as a return clock for the PLL×2Dsel multiplier, instead of using a fixed output of the INV0 to be the PLL return clock.
The fixed output of the INV0 is divided by the programmable frequency divider (PFD) in order to provide the synthesized clock Fsynt, instead of the moving synthesized clock selection point.
The first method exit point alignments, introduce phase jumps which cause synthesized clock jitter. The second method configuration shown in FIG. 25A, filters out Fsynt jitter frequencies which are higher than a bandwidth of the multiplier's PLL.
While any of the two PS implementation methods is shown above using a particular type of a reference clock propagation circuit, the PS comprises using all the listed below reference clock propagation circuits by any of the two methods:

    an open ended delay line built with serially connected logical gates or other delay elements;
    a ring oscillator built with serially connected logical gates or other delay elements, which have propagation delays controlled in a PLL configuration;
    a delay line built with serially connected logical gates or other delay elements, which have propagation delays controlled in a Delay Locked Loop (DLL) configuration.


It shall be noticed that further splitting to more than 2 parallel phases is actually easier than the splitting to the original 2 processing phases; because while one of the phases is active, its earlier sub-clocks can be used to trigger flip-flops which can segregate sub-clocks which belong to multiple other phases and can be used to drive the other parallel phases.
Consequently using this approach; allows increasing parallel stages processing times to multiples of reference clock periods, and provides implementation of said DWS MSC multiple phase processing which has been introduced in the previous subsection.
Said selection of a sub-clock for synthesized clock timing, can be physically implemented in two different ways:

    by using phase producing gates from linv0 to linvR and from linv0 to linvR, as having 3state outputs with enable inputs EN, one of which is enabled by one of the outputs of the sub-clock selection gates from 1sel0 to 1selR and from 2sel0 to 2selR;
    or by using the sub-clock selection gates which have all their outputs connected into a common collector configuration (instead of having them followed by the 3 state gates), in order to allow a currently active output of one of the sub-clock selection gates to produce a phase of the synthesized clock FselN.


The PS comprises fractional adjustments of synthesized clock phase for providing high resolution phase modifications by fractional parts of a reference clock period.
The PS comprises combined periodical and fractional adjustments of synthesized clock phase, which use counters of reference clock periods for generating counter end (CE) signals when a periodical part of a phase adjustment is expired.
The PS further comprises using said counter end signals for generation of control signals which assign and/or synchronize consecutive parallel processing phases for processing consecutive combined or fractional phase adjustments of the synthesized clock.
The PS comprises:

    
    
        Using a basic periodical adjustment and a basic fractional adjustment for providing a basic phase step, which can remain the same for multiple edges of the synthesized clock.
        Using a modulating periodical adjustment and a modulating fractional adjustment, which can be different for every specific edge of the synthesized clock.
        Using said DWS MSC and SSPP methods for processing of said basic periodical adjustments, basic fractional adjustments, modulating periodical adjustments and modulating fractional adjustments for calculating periodical and fractional parts of combined adjustments.
    
    


Processing of said calculated combined adjustment with a positioning of a synthesized clock previous edge for calculating a periodical and a fractional part of the next edge position of the synthesized clock.
3.6 Frame Phase Detector
The Frame Phase Detector (FPD) operates as follows:

    local clock phase is measured continuously by counting time units signaled by the local clock;
    abstract frame, consisting of time intervals defined by software, is used for high resolution measurements of local clock phase error versus an external clock phase defined by it's frame signaled by external events, wherein such time intervals expected by software and expressed in local time units are subtracted from time intervals, occurring between said external events, measured in local clock units;
    resulting phase error is read back by software subroutines.


Using such software defined frame instead of using an equivalent frame produced by hardware is advantageous, as it eliminates circuits and errors associated with using such electrical local frame and allows instant phase adjustments to be applied after the arrival of the external frame thus resulting in more stable DPLL operations.
Furthermore such software frame is more suitable for time messaging protocols such as IEEE 1588.
Subtracting a nominal number of local clock cycles corresponding to an imaginary frame has been anticipated by Bogdan in U.S. Pat. No. 6,864,672 wherein basic circuits and timing diagrams are shown, however this invention comprises further contributions, such as:

    more comprehensive programming of said software frame, in order to allow timing adjustments in more complex systems with rapidly changing references frequencies and references phase hits;
    programmable presetting of numerical first edge allows elimination of an initial phase error when phase error measurements begun, in order to enable the use of the FPD for very precise delay measurements in critical traffic control applications;
    elimination of any accumulation of digitization errors with an alternative solution simpler than presently existing arrangement.


The FPD comprises solutions described below.

    
    
        1. A frame phase detector (FPD) for measuring a frame phase skew between a first frame consisting of a programmable sequence of expected numbers of sampling local clocks, and a second frame defined with a series of time intervals located between second frame edges defined by changes of an external frame signal or by changes of a frame status signal driven with external messages such as time stamps, wherein a frame measurement circuit captures a number of said sampling clocks occurring during an interval of the second frame and a phase processing unit subtracts the captured number from the expected number representing expected duration of the corresponding interval of the first frame; wherein-the frame phase detector comprises:
    
    
    a means for a detection of said second frame edges, by detecting said changes of the external frame signal, or by detecting said changes of the frame status driven by the external messages;
    the frame measurement circuit using the sampling local clock, which is a higher frequency signal, to measure said time intervals of the second frame having lower frequency, wherein the frame measurement circuit counts said sampling clocks occurring during every interval of the second frame and captures and buffers the counted value until it is read by a phase processing unit;
    the phase processing unit for subtracting the expected number of the sampling clocks from the counted number of the sampling clocks, in order to calculate an interval phase skew between the expected interval of the first frame and the corresponding interval of the second frame.
    a means for combining said interval phase skews of particular frame intervals into said frame phase skew.
    
        2. A frame phase detector as described in statement 1, wherein said second frame begins with a numerical first edge, representing initial phase of the second frame, defined as a number of sampling delays between an expected location of such numerical first edge and the first counted sampling clock, wherein the frame measurement circuit is preset to the numerical first edge before any said counting of the sampling clocks takes place; the frame phase detector comprising:
    
    
    a means for presetting the frame measurement circuit to said numerical first edge before said counting of the sampling periods of the first interval of the second frame takes place;
    a means for supplementing said preset numerical first edge by adding following sampling periods counted until the second edge of the second frame is encountered, and a means for capturing and buffering a resulting total number of sampling periods until it is read by a phase processing unit;
    wherein the resulting total number of the sampling periods represents duration of such first interval of the second frame and is made available for further processing.
    
        3. A frame phase detector as described in statement 1 receiving an incoming wave-form carrying the external frame signal or carrying the external message; the frame phase detector wherein:
    
    
    said detection of the second frame edges from the incoming wave-form, is performed by a circuit synchronized with the local sampling clock and producing a known propagation delay.
    
        4. An FPD as described in statement 1, wherein the frame phase skew is calculated without any accumulation of digitization errors of said intervals phase skews while the single intervals phase skews are still available for intermediate signal processing; the FPD comprising:
    
    
    a means for rounding said counted number of the sampling periods by adding 1 such sampling period to the counted number defining length of said frame interval, wherein 1⁄2 of the added sampling period approximates a fraction of the sampling period occurring before said counting of the interval sampling periods and another 1⁄2 of the added sampling period approximates a fraction of the sampling period occurring after said counting;
    whereby such addition of 1 sampling period to every interval measurement, provides all sampling periods occurring between said counted numbers of sampling periods relating to consecutive intervals of the second frame, and reduces a digitization error of any long frame to a time sampling error of a single interval.
    
        5. A frame phase detector as described in statement 1 including a high resolution circuit for extending resolution of phase measurements below a period of the local clock, wherein the high resolution circuit propagates the local clock through a delay line built with serially connected gates producing different phases of the local clock; the frame phase detector comprising:
    
    
    the high resolution circuit using a phase capture register for capturing a state of outputs of the serially connected gates, which the local clock is propagated through, at an edge of the interval of the second frame;
    or the high resolution circuit using a phase capture register for capturing an edge of the interval of the second frame by using the outputs of the serially connected gates as sampling sub-clocks applied to clocking-in inputs of the phase capture register while said second frame, defined with the frame signal or the frame status, is applied to data inputs of the phase capture register.
    
        6. A frame phase detector as described in statement 1 including a high resolution circuit for extending resolution of phase measurements below the period of the local clock, wherein the high resolution circuit propagates the second frame, defined with the frame signal or the frame status, through a delay line built with serially connected gates producing different phases of the second frame; the frame phase detector comprising:
    
    
    the high resolution circuit using a phase capture register for capturing a phase of an edge of the interval of the second frame by applying the outputs of the serially connected gates which the second frame is propagated through to data inputs of the phase capture register while the local clock is used for clocking the data inputs in;
    or the high resolution circuit using a phase capture register for capturing a phase of an edge of the interval of the second frame by using the outputs of the serially connected gates-which the second signal frame is propagated through-as clocking in signals while the local clock is applied to data inputs of the phase capture register.
    
        7. A frame phase detector as described in statement 1 including a noise filtering edge detector (NFED) improving reliability and precision of said detection of the second frame edges by removing phase noise from wave-form edges and amplitude glitches from wave-form levels through continuous over-sampling and digital filtering of an entire incoming wave-form carrying said external frame signal or said external messages, wherein the incoming wave-form is over-sampled with sampling sub-clocks generated by a delay line built with serially connected gates which the sampling local clock is propagated through, and wave-forms variable length pulses are processed by comparing an edge mask, which provides an expected pattern of wave-form samples corresponding to an edge of the wave-form, with a sequence of wave-form samples surrounding a consecutive analyzed sample; the FPD wherein the NFED further comprises:
    
    
    a wave capturing circuit for capturing results of sampling the incoming wave-form in time instances produced by the outputs of the delay line which the sampling local clock is propagated through;
    means for performing logical or arithmetic operations on particular samples of the edge mask and their counterparts from the wave-form samples surrounding the consecutive analyzed sample of the captured wave-form;
    means for using the results of said operations for deciding if said operations can determine a filtered location of an edge of a filtered wave-form, wherein such filtered location is further used for said detection of boundaries of the second frame.


3.7 Noise Filtering Edge Detector
The NFED is directed to signal and data recovery in wireless, optical, or wireline transmission systems and measurement systems.
The noise filtering edge detector (NFED) provides digital filtering of waveform pulses transmitting serial streams of data symbols with data rates reaching 1⁄2 of maximum clock frequency of IC technology.
The NFED enables:

    continuous waveform over-sampling with sampling frequencies 5 times higher than the maximum clock frequency;
    elimination of phase jitter from edges of the pulses and elimination of amplitude glitches from insides of the pulses as well;
    and a system for adaptive noise filtering based on analysis of captured unfiltered portions of the over-sampled waveform.


The noise filtering edge detectors (NFED) shall be particularly advantageous in system on chip (SOC) implementations of signal processing systems.
The NFED provides an implementation of programmable algorithms for noise filtering for a very wide range of low and high frequency wave-forms.
The NFED is based on a synchronous sequential processor (SSP) which allows >10 times faster processing than conventional digital signal processors.
The NFED comprises:

    the SSP used for capturing and real time processing of an incoming waveform (see the end of this subsection);
    a wave-from screening & capturing circuit (WFSC) (see the end of this subsection);
    a programmable control unit (PCU) for supporting adaptive noise filtering and edge detection algorithms.


The NFED compares: a captured set of binary values surrounding a particular bit of a captured waveform, with an edge mask comprising a programmed set of binary values.
Such comparison produces an indicator of proximity between the surrounded bit and an expected edge of the waveform. The indicator is named edge proximity figure (EPF).
Said comparison comprises:

    
    
        performing logical and/or arithmetic operation on any bit of the captured set and its counterpart from the edge mask;
        integrating results of said operations performed on all the bits of the captured set, in order to estimate the EPF for the surrounded bit;
        defining a waveform transition area by comparing the EPF with an edge threshold, wherein a set of bits having EPFs exceeding the threshold defines the waveform transition area where an edge is expected.
        Finding the most extreme EPF by comparing all the EPFs belonging to the same waveform transition area, wherein such EPF identifies a bit position localizing a filtered edge.
    
    


The NFED further comprises:

    modulating locations of detected rising and/or falling waveform edges by an edge modulating factor (EMF) used to modify edge thresholds which are subtracted from the EPFs, wherein such reduced EPFs are used for finding edge location;
    using an edge modulation control register (EMCR) programmed by the PCU, for defining function transforming said EMFs into said modifications of edge thresholds.


The NFED still further comprises displacing detected edges by a preset number of bits, in order to compensate for inter-symbol interference ISI or other duty cycle distortions.
The NFED further includes:

    
    
        using the WFSC for programmable screening of the over-sampled unfiltered wave-form, and for capturing screened out wave-form intervals, and for communicating said captured intervals and other results to the PCU;
        programmable waveform analysis and adaptive noise filtering algorithms;
        edge mask registers for providing said edge masks used for detecting rising and/or falling waveform edges;
        edge threshold registers for providing said edge thresholds used for detecting rising and/or falling waveform edges;
        edge displacement registers for providing said edge displacement numbers used for shifting detected rising and/or falling edges by a programmable number of bits of waveform processing registers;
        filter control registers which control; said logical and/or arithmetic operations conducting the comparison of captured waveform bits with the edge mask, and said edge displacements in the processed waveforms;
        using the PCU for calculating and loading said edge mask registers and/or said edge threshold registers and/or said edge displacement registers and/or said filter control registers;
        using the PCU for controlling said calculations of the EMF by presetting the EMCR in accordance with adaptive noise filtering algorithms.
        using the PCU for controlling and using the WFSC operations for implementing adaptive filters by controlling noise filtering edge detection stages of the SSP.
    
    


The NFED still further comprises:

    a wave capturing circuit for capturing an incoming wave-form sampled by sub-clocks produced by the outputs of the delay line which the sampling clock is propagated through;
    a circuit performing logical or arithmetic operations on particular samples of the edge mask and their counterparts from the wave-form samples surrounding the consecutive analyzed sample of the captured wave-form;
    using the results of said operations for defining a filtered location of an edge of the waveform.


Such NFED further includes:

    a filter arithmometer for comparing the edge mask with the captured wave-form in order to introduce noise filtering corrections of the edges of the filtered wave-form;
    a filter mask register providing the edge mask which is compared with the captured wave-form of an input signal and/or filter control register which provides code for controlling operations of said filter arithmometer in order to provide said corrections of the filtered wave-form.


The NFED compares said edge mask samples of the expected edge pattern with samples from a consecutive processed region of the captured wave-form.
Consequently the NFED comprises:

    accessing any said consecutive processed region of the captured wave-form and using such region as comprising samples corresponding to the edge mask samples;
    selection of a consecutive sample from the edge mask and simultaneous selection of a corresponding consecutive sample from the processed region of the captured wave-form;
    calculating a correlation component between such selected samples by performing an arithmetical or logical operation on said selected samples;
    calculating a digital correlation integral by adding said correlation components calculated for single samples of the edge mask.


The NFED includes calculating correlation integrals for said consecutive processed regions uniformly spread over all the captured wave-form, wherein the calculated correlation integrals are further analyzed and locations of their maximums or minimums are used to produce said filtered locations of said edges of the filtered wave-form;
Such NFED operations comprise:

    moving said processed region by a programmable number of samples positions of the captured wave-form;
    storing and comparison of said correlation integrals calculated for different processed regions, in order to identify said maximums or minimums and their locations;
    using said locations of said maximums or minimums for producing the filtered locations of the edges of the filtered wave-from.


The NFED includes compensation of inter-symbol interference (ISI) or other predictable noise by adding a programmable displacement to said filtered location of the edge of the wave-form.
Therefore the NFED comprises:

    programmable amendment of the filtered location of the wave-form edge by presetting said programmable displacement with a new content;
    using such newly preset displacement for shifting the filtered location of the next detected edge.


The NFED includes compensation of periodical predictable noise with programmable modulations of said filtered locations of the wave-form edges by using an edge modulating factor (EMF) for a periodical diversification of said edge thresholds corresponding to different said regions of the wave-form; wherein the NFED comprises:

    modulation of the filtered locations of the wave-form edges by using the edge modulating factor (EMF) for modulating said edge thresholds;
    subtracting such modulated thresholds from the correlation integrals calculated in said different wave-form regions;
    using such reduced correlation integrals for locating said maximums defining locations of filtered edges.
    whereby said EMF provides such modulation of the edge thresholds, that predictable noise introduced to consecutive wave-form samples by known external or internal sources, is compensated.


The NFED further includes:

    using an edge modulation control register (EMCR) programmed by the PCU, for said modulation of the edge thresholds.


The NFED comprises:

    sequential processing stages configured into a sequential synchronous processor driven synchronously with said sampling clock.


The NFED further comprises parallel processing phases implemented with said synchronous sequential processors; wherein:

    said parallel processing phases are driven by clocks having two or more times lower frequencies than said sampling clock;
    consecutive parallel phases are driven by clocks which are shifted in time by one or more periods of said sampling clock;


The NFED comprises using multiple noise filtering sequential stages in every parallel processing phase for extending said wave-form filtering beyond a boundary of a single phase.
Such NFED further includes an over-sampled capturing of consecutive wave-form phases in corresponding phases wave registers which are further rewritten to wave buffers with overlaps which are sufficient for providing all wave samples needed for a uniform filtering of any edge detection despite crossing boundaries of the wave buffers which are loaded and used during different said phases; wherein the NFED comprises:

    rewriting the entire wave register belonging to one phase into the wave buffer of the same phase and rewriting an end part of said wave register into a front part of the next phase wave buffer, while the remaining part of the next wave buffer is loaded from the wave register belonging to the next phase;
    whereby every wave buffer contains entire said wave-form regions needed for calculating said EPF's corresponding to the samples belonging to the phase covered by this buffer.


The NFED includes:

    merging of said parallel processing phases, wherein multiple said parallel processing phases are merged into a smaller number of parallel phases or into a single processing phase, when passing from one said sequential processing stage to the next sequential stage.
    splitting of said parallel processing phases, wherein one said processing phase is split into multiple parallel processing phases or multiple parallel processing phases are split into even more parallel phases, when passing from one said sequential processing stage to the next sequential stage.


The NFED includes said PCU for analyzing results of said real time signal processing form the SSP and for controlling operations of the SSP; wherein the PCU comprises:

    means for reading results of captured signal processing from the SSP;
    means for programming the filter mask register and/or the filter control register and/or said presetting of the programmable displacement and/or the edge modulating factor, which are applied for achieving said filtering of the captured wave-forms.


The NFED includes a wave-form screening and capturing circuit (WFSC) for capturing pre-selected intervals of unfiltered over-sampled wave-form; wherein the WFSC comprises:

    using programmable screening masks and/or programmable control codes for verifying incoming wave-form captures for compliance with said programmable screening masks.
    buffering captured wave-form for which the pre-programmed compliance or non-compliance has been detected, or for counting a number of said detections;
    communicating said buffered wave-form and a detections counter to the PCU.


The PCU reads resulting captured signals from the WFSC and controls operations of the WFSC; wherein the PCU comprises:

    programming the screening masks and/or the control codes for performing said verification of captured wave-forms compliance or non-compliance with said screening patterns;
    reading verification results and/or reading captured wave-forms which correspond to the preprogrammed verification criteria.


The NFED includes using said PCU for adaptive noise filtering; wherein the PCU comprises:

    means for programmable waveform analysis;
    means for loading edge mask registers which provide said edge masks used for detecting rising and/or falling wave-form edges;
    or means for loading edge threshold registers which provide said edge thresholds used for detecting rising and/or falling waveform edges;
    or means for loading edge displacement registers which provide said edge displacements used for shifting detected rising and/or falling edges by a programmable number of samples positions of the captured wave-form;
    or means for loading filter control registers which control said logical and/or arithmetic operations conducting the comparison of captured wave-form samples with the edge mask, and said edge displacements in the processed wave-forms;
    or means for controlling said EMF by presetting the EMCR in accordance with adaptive noise filtering algorithms.


General definition of the SSP is provided below.
The SSP includes real time capturing and processing of in-coming wave-form and a programmable computing unit (PCU) for controlling SSP operations and supporting adaptive signal analysis algorithms.
Said SSP comprises an over-sampling of incoming wave-form level by using a locally generated sampling clock and its sub-clocks generated by the outputs of serially connected gates which the sampling clock is propagated through. If an active edge of the wave-form is detected by capturing a change in a wave-form level, the position of the captured signal change represents an edge skew between the wave-form edge and an edge of the sampling clock.
In addition to the above wave-form capturing method, the SSP includes 3 other methods of the edge skew capturing which are defined below:

    
    
        the sampling clock captures the outputs of serially connected gates which the incoming wave-form is propagated through;
        the outputs of serially connected gates which the incoming wave-form is propagated through, provide wave-form sub-clocks which capture the sampling clock.
        the incoming wave-form captures the outputs of serially connected gates which the sampling clock is propagated through;
    
    


The above mentioned edge skew capturing methods further include:

    
    
        using falling edges of said sub-clocks for driving clock selectors which select parallel processing phases during which positive sub-clocks are enabled to perform said edge skew capturing, or using rising edges of said sub-clocks for driving selectors which select parallel processing phases during which negative sub-clocks are enabled to perform said edge skew capturing;
        using serially connected clock selectors for enabling consecutive sub-clocks, in order to assure that consecutive sub-clocks will target appropriate consecutive bits of appropriate capture registers.
    
    


The SSP invention includes using said serially connected gates:

    
    
        as being an open ended delay line;
        or being connected into a ring oscillator which can be controlled in a PLL configuration;
        or being connected into a delay line which can be controlled in a delay locked loop (DLL) configuration.
    
    


Every said edge skew amounts to a fraction of a sampling clock period.
The SSP comprises measuring time intervals between active wave form edges, as being composed of said edge skew of a front edge of the incoming waveform, an integer number of sampling clock periods between the front edge and an end edge, and said edge skew of the end edge of the wave-form.
The SSP further comprises a parallel multiphase processing of incoming signal by assigning consecutive parallel phases for the capturing of edge skews and/or processing of other incoming wave-form data with clocks which correspond to consecutive sampling clocks.
Consequently the SSP invention comprises using 1 to N parallel phases which are assigned for processing incoming signal data with clocks corresponding to sampling clock periods numbered from 1 to N, as it is further described below:

    
    
        circuits of phase1 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number 1;
        circuits of phase2 process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number 2;
        finally circuits of phase N process edge skews or phase skews or other incoming signal data with a clock which corresponds to the sampling clock period number N.
    
    


Said parallel multiphase processing allows N times longer capturing and/or processing times for said multiphase stages, compared with a single phase solution.
The SSP includes parallel stage processing of incoming signal by providing multiple processing stages which are driven by the same clock which is applied simultaneously to inputs of output registers of all the parallel stages.
The SSP further comprises a synchronous sequential processing of incoming signal by using multiple serially connected processing stages with every stage being fed by data from the previous stage which are clocked-in by a clock which is synchronous with the sampling clock.
Since every consecutive stage is driven by a clock which is synchronous to the same sampling clock, all the stages are driven by clocks which are mutually synchronous but may have some constant phase displacements versus each other.
The SSP further comprises:

    
    
        merging of processing phases which occurs if multiple parallel processing phases are merged into a smaller number of parallel phases or into a single processing phase, when passing from a one processing stage to a next processing stage;
        splitting of processing phases which occurs if one processing phase is split into multiple processing phases or multiple processing stages are split into even more processing stages, when passing from a one processing stage to a next processing stage.
    
    


The SSP includes a sequential clock generation (SCG) circuit which uses said clock selectors and said sub-clocks: to generate SSP clocks which drive said parallel phases and said sequential stages, and to generate selector switching signals for said merging and splitting of processing phases.
The SSP includes time sharing of said parallel phases: which is based on assigning a task of processing of a newly began wave-form pulse to a next available parallel processing phase.
The SSP comprises a sequential phase control (SPC) circuit, which uses results of a wave edge decoding and said SSP clocks, for performing said time sharing phase assignments and for further control of operations of an already assigned phase.
The SSP comprises passing outputs of a one parallel phase to a next parallel phase, in order to use said passed outputs for processing conducted by a following stage of the next parallel phase.
The outputs passing is performed: by re-timing output register bits of the one phase by clocking them into an output register of the next parallel phase simultaneously with processing results of the next parallel phase.
The SSP further comprises all the possible combinations of the above defined: parallel multiphase processing, parallel stage processing, synchronous sequential processing, merging of processing phases, splitting of processing phases, and outputs passing.
The SSP includes processing stage configurations using selectors, arithmometers, and output registers, which are arranged as it is defined below:

    
    
        input selectors select constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage to provide arithmometer inputs, and arithmometer output is clocked-in to an output register by a clock which is synchronous to the sampling clock;
        multiple arithmometers are fed with constant values or outputs of previous stages or outputs of parallel stages or an output of the same stage, and an output selector selects an arithmometer output to be clocked-in to an output register by a clock synchronous to the sampling clock;
        the above defined configuration as being supplemented by using an output of an output selector of a parallel processing stage for controlling output selector functions.
    
    


Proper arrangements of said parallel and sequential combinations and said stages configurations provide real time processing capabilities for very wide ranges of signal frequencies and enable a wide coverage of very diversified application areas.
Summary of the WFSC is provided below (see the subsection 3.4 of DETAILED DESCRIPTION for preferred embodiment of WFSC).
The wave-form screening and capturing circuits (WFSC) comprises:

    
    
        using programmable data masks and programmable control codes for verifying incoming wave-form captures for compliance or non-compliance with a pre-programmed screening patterns;
        buffering captured data for which the pre-programmed compliance or non-compliance have been detected;
        counting a number of the above mentioned detections;
        communicating both the buffered captured data and the number of detections, to an internal control unit and/or to an external unit;
        using programmable time slot selection circuits for selecting a time interval for which wave-form captures shall be buffered and communicated to the PCU.
    
    


Such PCU comprises implementation of the functions listed below:

    
    
        programming of verification functions and patterns for checking captured wave-forms for compliance or non-compliance with the patterns;
        reading verification results and reading captured wave-forms which correspond to the preprogrammed verification criteria;
        reading captured wave-forms which can be pre-selected by the PCU arbitrarily or based on other inputs from the SSP;
        programming of noise filtering functions and noise filtering masks for filtering captured wave-forms;
        reading results of real-time wave-form processing from the SSP, processing the results and providing control codes and parameters for further real-time wave-form processing in the SSP, in accordance with adaptive signal processing algorithms;
        reading output data from the SSP, interpreting the data, and communicating the data to external units.
    
    


3.8 Summary of SCCS
SCCS introduced above comprises methods, systems and devices described below (listed as claims in PCT/CA2006/001120).

    
    
        1. A phase synthesizer providing programmable modifications of a phase of a synthesized clock by unlimited number of gate delays per a modification step with step resolution matching single gate delay at steps frequencies ranging from 0 to 1⁄2 of maximum clock frequency; the phase synthesizer comprising:
    
    
    a delay control circuit connected to a programmable control unit (PCU) wherein the delay control circuit defines size and frequency of phase delay modifications of the synthesized clock versus a reference clock, the delay control circuit also having a terminal connected to reference sub-clocks generated by a reference propagation circuit or connected to odd/even sub-clocks generated by an odd/even phase selector;
    the reference propagation circuit, connected to the reference clock, consisting of serially connected gates wherein outputs of the gates generate the reference sub-clocks providing variety of phase delays versus the reference clock;
    an odd/even phase selector, connected to the reference sub-clocks, for splitting the reference sub-clocks by generating separate odd sub-clocks and even sub-clocks, wherein the odd sub-clocks begin during odd cycles of the reference clock and the even sub-clocks begin during even cycles of the reference clock;
    a clock selection register loaded by the odd sub-clocks and by the even sub-clocks with the outputs of the delay control circuit, wherein the odd sub-clocks or the even sub-clocks beginning during an earlier cycle of the reference clock download outputs of the delay control circuit which select the even sub-clocks or the odd sub-clocks beginning during a later cycle of the reference clock for providing the synthesized clock;
    an output selector connected to the output of the clock selection register and to the outputs of the odd/even phase selector, wherein the output selector uses inputs from the clock selection register for selecting output of the odd/even phase selector which is passed through the output selector for providing the synthesized clock.
    
        2. A phase synthesizer providing programmable modifications of a phase of a synthesized clock by a programmable number of gate delays per a modification step with step resolution matching single gate delay at steps frequencies ranging from 0 to 1⁄2 of maximum clock frequency, wherein uncontrolled phase transients inherent for frequency synthesizers are eliminated; the phase synthesizer comprising:
    
    
    a reference propagation circuit, connected to a reference clock, consisting of serially connected gates wherein outputs of the gates generate reference sub-clocks providing variety of phase delays versus the reference clock;
    a delay control circuit, connected to a programmable control unit (PCU) and to the reference propagation circuit, for applying phase delay modifications of the synthesized clock versus a reference clock by modifying selections of said reference sub-clocks chosen for sourcing the synthesized clock;
    the PCU, connected to an interrupt signal generated by the delay control circuit, for supplying programmable sequences of said phase delay modifications in response to interrupt signals sent by the delay control circuit.
    
        3. A noise filtering edge detector (NFED) for recovering digital signal transitions and their phases from noisy waveforms while assuming ideal signal shape between the transitions, in order to identify digitally transmitted data, by continuous over-sampling and digital filtering of the incoming waveform based on comparing an edge mask, representing an expected pattern of wave-form samples corresponding to an edge of the original wave-form, with a sequence of wave-form samples surrounding a consecutive analyzed sample; the NFED comprising:
    
    
    a wave capturing circuit for capturing results of sampling the incoming wave-form in time instances produced by the outputs of the delay line which the sampling clock is propagated through;
    a correlation calculating circuit for performing logical or arithmetic operations on particular samples of the edge mask and their counterparts from a wave samples region surrounding the consecutively analyzed sample of the captured wave-form, in order to calculate a correlation integral between the wave samples region and the edge mask;
    a proximity estimating circuit for deciding if there is an edge occurrence at the consecutively analyzed sampling instant based on processing of such correlation integrals calculated for samples belonging to a surrounding wave region.
    
        4. A noise filtering edge detector (NFED) for recovering digital signal transitions and their phases from noisy waveforms while assuming ideal signal shape between the transitions, in order to identify digitally transmitted data, by continuous over-sampling and digital filtering of the incoming waveform based on comparing an edge mask, representing an expected pattern of wave-form samples corresponding to an edge of the original wave-form, with a sequence of wave-form samples surrounding a consecutive analyzed sample; the NFED comprising:
    
    
    a wave capturing circuit, connected to a sampling clock and to the incoming waveform, for continuous over-sampling of the incoming wave-form;
    a correlation calculating circuit for performing logical or arithmetic operations on particular samples of the edge mask and their counterparts from a wave samples region surrounding the consecutively analyzed sample of the captured wave-form, in order to calculate a correlation integral between the wave samples region and the edge mask;
    a proximity estimating circuit for deciding if there is an edge occurrence at the consecutively analyzed sampling instant based on processing of such correlation integrals calculated for samples belonging to a surrounding wave region.
    
        5. A hybrid phase locked loop (HPLL) producing a stable low jitter output clock while enabling very high frequency multiplication factor which can be programmed to any real number belonging to a continuous range from 1 to tens of thousands, wherein a low frequency reference clock multiplied by such factor produces such HPLL output clock while a desirable preprogrammed phase and frequency transfer function (PFTF) is maintained by a micro-controller (MC); the HPLL comprising:
    
    
    an analog phase locked loop (APLL) having one input of it's analog phase detector (APD) connected to the HPLL output clock while another APD input is connected to a local synthesized clock produced by a local phase synthesizer (LPS) connected to the HPLL output clock;
    a frequency phase detector (FPD) for measuring a digital phase error between the output clock and the reference clock, wherein such digital phase error is read by said micro-controller which controls operations of said local phase synthesizer;
    a digital phase locked loop (DPLL) comprising the frequency phase detector and the micro-controller and the local phase synthesizer, wherein the MC drives said local phase synthesizer into producing phase differences between the APD inputs needed for implementing said preprogrammed PFTF between the output clock and the reference clock.
    
        6. An open-ended software controlled synchronizer (OE-SCS) using micro-controller (MC) subroutines for providing programmable phase frequency transfer function (PFTF) between a reference clock and an output clock generated by a phase synthesizer totally avoiding uncontrolled phase transients inherent for frequency synthesizers, wherein such phase synthesizer works in an open loop configuration enabling inherently stable generation of said output clock and maintains low phase jitter of the output clock independent of phase jitter levels in the reference clock; the OE-SCS comprising:
    
    
    a frequency phase detector (FPD) measuring digital phase error between a local clock and said reference clock;
    the MC for reading said digital phase error and for processing it and for driving said phase synthesizer into generating the output clock implementing said PFTF between the output clock and the reference clock;
    the phase synthesizer, connected to a local clock and controlled by the MC, for producing said output clock in the open loop configuration.
    
        7. The OE-SCS configuration of claim 6 further including an external synchronization mode (ESM) enabling analog phase locking of the output clock to an external clock which can be provided by a local reference clock or an output clock from a backup synthesizer unit, wherein such OE-SCS with ESM comprises:
    
    
    an analog PLL (APLL-ESM), connected alternatively to the phase synthesizer output clock or to such external clock, for producing such phase locked output clock.
    
        8. The OE-SCS configuration of statement 7, wherein the APLL-ESM further comprises:
    
    
    a reference selector (RFS) for selecting the phase synthesizer output clock or said external clock as sourcing an APLL-ESM reference clock which the output clock has to be phase locked to.
    
        9. A heterodyne timing configuration of a software controlled synchronizer (HTC-SCS) using a local oscillator which can have very low frequency and a micro-controller (MC) for securing programmable phase frequency transfer functions (PFTF) between a reference clock and an output clock while enabling very high frequency multiplication factor which can be programmed to any real number belonging to a continuous range from 0 to tens of thousands, wherein very low phase jitter of the output clock is maintained independent of phase jitter levels in the reference clock; the HTC-SCS comprising:
    
    
    a frequency phase detector (FPD) for measuring a digital phase error between the reference clock and the output clock;
    the MC for reading the digital phase error and for implementing the PFTF by controlling operations of a phase synthesizer defining analog phase errors produced by an analog phase detector (APD) of an analog phase locked loop (APLL), wherein such analog phase errors control phase and frequency of the output clock produced by the APLL;
    the phase synthesizer, controlled by the MC while connected to the output clock and supplying an input of the APD, for introducing the analog phase errors programmed by the MC;
    an analog phase locked loop (APLL), having one input connected to the output of the phase synthesizer while another input is connected to the output clock, for generating said output clock;
    a digital phase locked loop (DPLL) using the FPD and the MC and the phase synthesizer for controlling operations of the APLL in order to implement the PFTF between the output clock and the reference clock.
    
        10. The HTC-SCS of statement 9 further including the HPLL of statement 5 in order to multiply a very low frequency of an inexpensive local oscillator to much higher frequency range needed to synthesize the output clock required; such configuration comprising:
    
    
    an additional frequency phase detector (A-FPD) for measuring a digital phase error between the output clock and the local oscillator applied as an additional reference clock;
    an additional DPLL subroutine in the MC for implementing another PFTF applicable to the relation between the output clock and the additional reference clock.
    
        11. The HTC-SCS of statement 9 further including an external synchronization mode (ESM) enabling analog phase locking of the output clock to an external clock which can be provided by a local reference clock or an output clock from a backup synthesizer unit, wherein such HTC-SCS with ESM comprises:
    
    
    an additional clock selector (CLK-SEL) inserted between the output clock and said another input of the APLL for providing alternative selection of the output clock or such external clock for being connected to said another input of the APLL.
    
        12. The OE-SCS configuration of statement 6 or the HTS-SCS of statement 9 further including the NFED of claim 4 for time domain phase noise filtering from an external reference waveform in order to produce a filtered reference waveform used further on as the reference clock, wherein the NFED can enable by one order more accurate phase detection when the external reference waveform is coming from a noisy serial link such as those utilized by network time protocols; wherein such synchronizer configuration comprises:
    
    
    the NFED circuit, controlled by the MC and connected to the MC and to the external reference waveform, for producing the filtered reference waveform which is further used as the reference clock by the synchronizer.
    
        13. The OE-SCS configuration of statement 6 or the HTS-SCS of statement 9 further including a time stamp decoder (TSD) circuit for decoding time stamp messages received from a remote serial link in order improve accuracy of phase/frequency detection by eliminating timing uncertainties caused otherwise by interrupts decoding software sub-routines; wherein such synchronizer configuration comprises:
    
    
    the time stamp decoder, connected to a serial link receiver recovering a message signal, for producing time stamp messages communicated to the MC and for signaling time stamp detections to the FPD;
    network time protocol subroutines residing in the MC for reading the digital phase errors occurring between message signal transitions and for reading the time stamp messages and for controlling operations of the phase synthesizer;
    wherein such MC subroutines implement said programmed PFTF between the output clock and the reference clock signal defined with pulses occurring between those message signal transitions which are specified by stamp messages as signaling arrivals of such stamp messages.
    
        14. A frame phase detector (FPD) for measuring a frame phase skew between a first frame consisting of a programmable expected number of sampling local clocks, and a second frame defined with a series of time intervals located between second frame edges defined by changes of an external frame signal or by changes of a frame status driven with external messages such as time stamps, wherein a frame measurement circuit captures a number of said sampling periods occurring during an interval of the second frame and a phase processing unit subtracts the captured number from the expected number representing expected duration of the corresponding interval of the first frame; wherein-the frame phase detector comprises:
    
    
    a circuit for a detection of said second frame edges, by detecting said changes of the external frame signal, or by detecting said changes of the frame status driven by the external messages;
    the frame measurement circuit using the sampling local clock, which is a higher frequency signal, to measure said time intervals of the second frame having lower frequency, wherein the frame measurement circuit counts said sampling periods occurring during every interval of the second frame and captures and buffers the counted value until it is read by a phase processing unit;
    the phase processing unit for subtracting the expected number of the sampling periods from the counted number of the sampling periods, in order to calculate an interval phase skew between the expected interval of the first frame and the corresponding interval of the second frame.
    a circuit and/or a subroutine for combining said interval phase skews of particular frame intervals into said frame phase skew.
    
        15. A frame phase detector as described in statement 14, wherein said second frame begins with a numerical first edge, representing initial phase of the second frame, defined as a number of sampling delays between an expected location of such numerical first edge and the first counted sampling clock, wherein the frame measurement circuit is preset to the numerical first edge before any said counting of the sampling clocks takes place; the frame phase detector comprising:
    
    
    a circuit for presetting the frame measurement circuit to said numerical first edge before said counting of the sampling periods of the first interval of the second frame takes place;
    a circuit and/or a subroutine for supplementing said preset numerical first edge by adding following sampling periods counted until the second edge of the second frame is encountered, and a means for for capturing and buffering a resulting total number of sampling periods until it is read by a phase processing unit;
    wherein the resulting total number of the sampling periods represents duration of such first interval of the second frame and is made available for further processing.
    
        16. A frame phase detector as described in statement 14 receiving an incoming wave-form carrying the external frame signal or carrying the external message; the frame phase detector wherein:
    
    
    said detection of the second frame edges from the incoming wave-form, is performed by a circuit synchronized with the local sampling clock and producing a known propagation delay.
    
        17. An FPD as described in statement 14, wherein the frame phase skew is calculated without any accumulation of digitization errors of said intervals phase skews while the single intervals phase skews are still available for intermediate signal processing; the FPD comprising:
    
    
    a circuit and/or a subroutine for rounding said counted number of the sampling periods by adding 1 such sampling period to the counted number defining length of said frame interval, wherein 1⁄2 of the added sampling period approximates a fraction of the sampling period occurring before said counting of the interval sampling periods and another 1⁄2 of the added sampling period approximates a fraction of the sampling period occurring after said counting;
    whereby such addition of 1 sampling period to every interval measurement, provides all sampling periods occurring between said counted numbers of sampling periods relating to consecutive intervals of the second frame, and reduces a digitization error of any long frame to a time sampling error of a single interval.


3.9 Receiver Synchronization Techniques
RST comprises methods and systems utilizing said referencing frame for achieving substantially more accurate and more stable of synchronization OFDM receiver to composite signal frame.
Furthermore RST comprises methods and systems enabling more accurate recovery of said referencing frame from OFDM data tones only and thus RTS enables both; better accuracy and improved efficiency resulting from elimination of preambles or pilots needed previously.
RST includes a method, a system and an apparatus for recovering said referencing frame signal from received composite frames carrying transmitted data or control pilot information, and for using such recovered referencing frame for synchronizing timing and frequency of receiver's local oscillator and data recovering circuits.
The RST comprises a method for recovering a referencing frame signal from OFDM composite frames carrying transmitted data or control pilot information, and for using such recovered referencing frame for synchronizing timing and frequency of receiver's local oscillator and data sampling circuits wherein a recovered frame lengths of such referencing frame interval represents a combined length of single or multiple composite frame intervals originating this referencing frame interval; wherein such RST comprises:

    detection of boundaries of the data carrying frames or pilot frames by processing received OFDM composite signal or a recovered sub-carrier signal;
    using such boundaries detections for specifying said referencing frame signal, wherein such detections delimit said referencing frame interval;
    calculating a lengths difference between the recovered frame length and a measured frame length wherein such measured frame length of an equivalent symbol frame is the combined length of symbol frame intervals corresponding to said composite frame intervals originating this referencing frame, wherein the symbol frame defines a set of composite signal samples belonging to the same OFDM composite frame;
    calculating frequency offset between the referencing frame and such equivalent symbol frame by dividing such lengths difference by the recovered frame lengths or by the measured frame lengths;
    using such frequency offset for adjusting frequency of said local oscillator in order to maintain frequency alignment between a local oscillator clock and an OFDM transmitter clock;
    using such length difference for measuring a time offset between the composite frame and the symbol frame;
    using such time offset to synthesize phase of the symbol frame from the local oscillator clocks, in order to maintain correct time alignment between the symbol frame and the composite signal frame.


The RST further comprises:

    application of time or frequency domain filters and/or statistical methods for evaluating reliability of such boundary detection, wherein:
    if said boundary detection signal is evaluated as reliable,
    it is used for delimiting said referencing frame interval corresponding to said single or multiple symbol frames;
    if said boundary detection signal is dismissed as unreliable,
    said measured frame length of equivalent symbol frame is increased by the length of symbol frame interval corresponding the composite frame interval which the boundary detection has failed for.


The RST further includes a frequency locked phase synthesis (FLPS) method and system for producing said symbol frame maintaining frequency and phase alignment to said referencing frame providing frequency and phase transmittal from an external source, wherein a frequency locked loop utilizes said local oscillator clock for producing frequency aligned symbol frame and a programmable phase synthesizer utilizes such local oscillator clock for producing the frequency and phase aligned symbol frame; wherein such FLPS comprises:

    measuring a frequency error between the referencing frame and the symbol frame;
    using such frequency error for maintaining frequency alignment between the symbol frame and the referencing frame by controlling frequency of said local oscillator clock;
    presetting said phase synthesizer to an initial phase displacement needed to maintain a phase alignment between the referencing frame and the symbol frame;
    measuring a phase error between the referencing frame and the symbol frame;
    using such phase error for maintaining said phase alignment between the symbol frame and the referencing frame by controlling phase synthesis functions of said phase synthesizer from the local oscillator clock.


Such RST further comprises:

    detection of boundaries of the data carrying frames or pilot frames by processing received OFDM composite signal or recovered sub-carrier signal;
    using such boundaries detections for specifying said referencing frame signal, wherein such detections delimit referencing frame interval and/or are utilized to define a nominal number of local oscillator output clocks expected to occur during such interval if frequency offset between the local oscillator clock and a transmitter clock equals zero;


The RTS further included using such referencing frame signal for measuring a normalized phase skew (equal to said frequency offset) and said time offset between the receiver and transmitter, wherein:

    the local oscillator clock is counted during such referencing frame interval, and the counted value is buffered until it is used for calculating a phase skew between a local oscillator interval consisting of
    said nominal number of local oscillator clocks and the referencing frame interval;
    said phase skew is calculated as equal to a difference between the counted number of said local oscillator clocks and the nominal number;
    said normalized phase skew is calculated by dividing such phase skew by the nominal number; such normalized phase skew is used for synchronizing local oscillator frequency to a transmitter oscillator frequency;
    time offset is measured utilizing a phase difference between the referencing frame and a receiver symbol frame which defines a set of composite signal samples carrying an OFDM symbol, or between the referencing frame and an local oscillator frame consisting of the nominal number of said local oscillator clocks;
    such time offset is used to synthesize phase of the receiver symbol frame from the local oscillator clocks, in order to maintain correct time displacement between the receiver symbol frame and the composite signal frame.


The RST includes also using such boundary detections for defining referencing frame intervals corresponding to multiple composite frames detected and thus such inter-detection intervals can represent multiple OFDM symbol intervals.
Accuracy of time offset measurement (evaluating timing difference between such boundary detection and a corresponding boundary of local symbol frame) is determined by a pilot/preamble form and/or processing method used.
Said frequency offset (equal to the normalized phase skew) measured over referencing frame interval is derived by dividing said phase skew, detected within the interval, by the expected interval length specified by the nominal number.
Accuracy of such phase skew detection is similar to that of the time offsets, since all of them are defined using said boundary detections.
Consequently such use of said referencing frame consisting of such prolonged intervals, greatly improves accuracy of frequency offset measurements.
The RST includes:

    maintaining known or predictable processing delay between reception of composite frame samples supplying direct or embodied definition of composite frame boundary, and a detection signal of such frame boundary produced by said synchronous processor operating synchronously with the local oscillator while processing such composite signal samples;


The RST further comprises:

    using the synchronous sequential processing method and circuit (such SSP is defined in the earlier subsection 3.7), for implementing such synchronous processor maintaining said known or predictable processing delay.


RST comprises application of time or frequency domain filters and/or statistical methods for evaluating reliability of such boundary detections, wherein:

    if said boundary detection signal is evaluated as reliable, it is used for delimiting said referencing frame interval corresponding to a singular or multiple said received symbol frames;
    if said boundary detection signal is dismissed as unreliable;
    an expected filtered lengths of said symbol frame period specifies generation time of a signal delimiting said referencing frame interval,
    or said nominal number of local oscillator clocks, corresponding to zero frequency offset within the last symbol frame, is added to said nominal number, corresponding to zero frequency offset within the current referencing frame interval, instead of generating such delimiting signal.


The RST covers both versions explained below:

    utilizing said conventional DSP techniques and processors, implemented already by conventional solutions for the time offset measurement, for the detection of composite frame boundaries;
    or using said real-time synchronous processing techniques for such detection of composite frame boundaries (by  ̃10× more accurate than that of such conventional DSP techniques).


Even if such conventional less accurate boundary detection is implemented; said RTS frequency offset measurement (10 times more accurate) will similarly improve amount of time offset introduced between consecutive boundary detections. Therefore time offset tracking and protection from any inter-symbol interference will be greatly improved as well, despite implementing such less accurate boundary detection.
RST includes an inherently stable frequency locked phase synthesis (FLPS) method and system producing said symbol frame maintaining frequency and phase alignment to a referencing frame providing frequency and phase transmittal from an external source, wherein a frequency locked loop utilizes an oscillator for producing a frequency aligned oscillator clock and a programmable phase synthesizer utilizes such frequency aligned oscillator clock for producing the frequency and phase aligned symbol frame (see FIG. 34 and FIG. 36); wherein:

    the oscillator clock is counted during an interval of the referencing frame, and the counted value is buffered until it is used for calculating a phase skew between an oscillator nominal frame, consisting of a nominal number of said oscillator clocks, and said referencing frame, wherein the nominal number is such number of oscillator clocks which is expected to occur during such referencing frame interval if the phase skew equals zero;
    said phase skew is calculated as equal to a difference between the counted number of said oscillator clocks and the nominal number;
    if said referencing frame intervals are expected to have varying lengths specified by their nominal numbers varying accordingly, a normalized phase skew is calculated by dividing such phase skew by the nominal number assigned to such interval;
    said phase skew or normalized phase skew is applied back to the oscillator, in order to maintain said frequency alignment of the oscillator clock to the referencing frame;
    the referencing frame is applied to the phase synthesizer which utilizes said such oscillator clock for synthesizing said symbol frame maintaining frequency and phase alignment to the referencing frame;
    wherein such phase synthesizer (PS) (described in subsections 3.4 and 3.5 of SUMMARY) has its phase synchronization acquisition initialized by presetting initial phase of the synthesized frame (as it is exemplified in subsection 3.5 of DETAILED DESCRIPTION).


Furthermore RST comprises a second version of the FLPS offering better stability than that of conventional phase locked loops combined with highly accurate phase control (see FIG. 35); wherein the last step of the described above first version is replaced with the 2 steps listed below:

    phase error (time offset) is measured as a phase difference between the referencing frame interval and a symbol frame interval produced by the phase synthesizer;
    such phase error is applied back to the phase synthesizer which utilizes said oscillator clocks for synthesizing the symbol frame maintaining frequency and phase alignment to the referencing frame.


Such phase synthesizer can be implemented; by utilizing methods and circuits defined in the subsections 3.5 and 3.6 of this section.
Such second version comprises using much simpler phase synthesizer (without phase jitter control & reduction), which can be implemented as modulo (nominal-number) counter of oscillator clocks wherein such phase error is applied as counter preset value.
In addition to the stability improvements, both FLPS versions explained above enable by one order ( ̃10×) faster acquisition of frequency/phase alignment than that of conventional configurations for phase/frequency synchronization or control.
Such much faster synchronization acquisition shall be advantageous; in reducing mobile phone hand-over losses, or improving reliability of Wi/Fi or WiMAX connection switching.
RST comprises methods and systems enabling recovery of referencing frame phase (i.e. time offset) from OFDM data sub-carriers (or tones) only, without any use of bandwidth consuming preambles or pilot tones needed in conventional solutions.
Such phase (time offset) recovery from data sub-carriers (PRDS) methods comprise using said real-time synchronous processing techniques for recovering amplitudes and phases of sinusoidal cycles or half-cycles of a sub-carrier (tone) selected as being most reliable based on previous training session and/or on-fly channel evaluation. Such synchronous processing techniques are shown in the U.S. 60/894,433 claimed as priority application.
Such synchronous processing performed in phase with OFDM waveform capturing circuit, uses frequency sampling filters for recovering time domain sinusoidal representations of two tones (sub-carriers) elected as being reliable enough and spaced sufficiently in frequency domain.
Every half-cycle of such recovered sinusoid identifies phase and amplitude of the tone (or sub-carrier) signal.
Such redundancy enables using statistical and deterministic filtering methods, much more efficient than DFT/FFT averaging effect, for selecting the half-cycle supplying most reliable and accurate tone parameters.
Such in phase synchronous processing implementing said SSP is used to provide said time domain recovery of only one or several such tones (sub-carriers), selected to facilitate said recovery of the referencing frame.
Such in phase processing assures maintaining said known or predictable processing delay between; said reception of composite frame, and said detection signal of referencing frame boundary.
By evaluating amplitudes and/or phases of such recovered sinusoidal cycles or half-cycles, said received symbol boundary is detected when correlation between consecutive amplitudes and/or phases recovered falls down after maintaining a middle-symbol plateau, thus indicating the end of the received symbol frame.
Such in phase synchronous processing enables recovery of single half-cycles of said selected sub-carrier. Therefore the phase of the end of last negative half-cycle recovered during such symbol frame, can be treated as the end boundary EB of this symbol frame.
Furthermore such ending phase enables detection of the received symbol boundary (time offset) with accuracy by  ̃10× better than that of conventional solutions, when a data coding phase displacement CD of such selected tone is recovered and used to correct this ending phase, as it is explained below.
For a displacement code DC equal to 0, 1, 2 or 3, and for tone period TT, such coding displacement CD shall be calculated as:




  
    C
    D
  
  =
  
    
      D
      C
    
    ⁢
    
      
        T
        T
      
      4
    
  




Plurality of half-cycles detected over symbol interval supplies a lot of redundant timing information about in phase processed tones (sub-carriers). If another selected tone T2 is similarly in phase processed, than both tones coding displacements (CDT1 for T1, CDT2 for T2) can be calculated by analyzing time delay TKT1-KT2 measured between T1 cycle number KT1 and T2 cycle number KT2.
Such displacement code can be calculated first as explained below:




  
    
      T
      
        
          KT
          ⁢
          
            
          
          ⁢
          1
        
        -
        
          KT
          ⁢
          
            
          
          ⁢
          2
        
      
    
    =
    
      
        
          K
          
            T
            ⁢
            
              
            
            ⁢
            1
          
        
        ·
        
          T
          
            T
            ⁢
            
              
            
            ⁢
            1
          
        
      
      +
      
        C
        
          DT
          ⁢
          
            
          
          ⁢
          1
        
      
      -
      
        (
        
          
            
              K
              
                T
                ⁢
                
                  
                
                ⁢
                2
              
            
            ·
            
              T
              
                T
                ⁢
                
                  
                
                ⁢
                2
              
            
          
          +
          
            C
            
              DT
              ⁢
              
                
              
              ⁢
              2
            
          
        
        )
      
    
  
  ,
  
    
      consequently
      :
      
        

      
      ⁢
      
        
          
            D
            
              CT
              ⁢
              
                
              
              ⁢
              1
            
          
          ⁢
          
            
              T
              
                T
                ⁢
                
                  
                
                ⁢
                1
              
            
            4
          
        
        -
        
          
            D
            
              C
              ⁢
              
                
              
              ⁢
              T
              ⁢
              
                
              
              ⁢
              2
            
          
          ⁢
          
            
              T
              
                T
                ⁢
                
                  
                
                ⁢
                2
              
            
            4
          
        
      
    
    =
    
      
        
          T
          
            
              KT
              ⁢
              
                
              
              ⁢
              1
            
            -
            
              KT
              ⁢
              
                
              
              ⁢
              2
            
          
        
        -
        
          (
          
            
              
                K
                
                  T
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
              ·
              
                T
                
                  T
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
            
            +
            
              
                K
                
                  T
                  ⁢
                  
                    
                  
                  ⁢
                  2
                
              
              ·
              
                T
                
                  T
                  ⁢
                  
                    
                  
                  ⁢
                  2
                
              
            
          
          )
        
      
      =
      Δ
    
  
  ,
  
    
      D
      
        CT
        ⁢
        
          
        
        ⁢
        1
      
    
    =
    
      
        
          D
          
            CT
            ⁢
            
              
            
            ⁢
            2
          
        
        ⁢
        
          
            T
            
              T
              ⁢
              
                
              
              ⁢
              2
            
          
          
            T
            
              T
              ⁢
              
                
              
              ⁢
              1
            
          
        
      
      +
      
        Δ
        ⁢
        
          4
          
            T
            
              T
              ⁢
              
                
              
              ⁢
              1
            
          
        
      
    
  




    wherein final DCT1 digit can be derived by substituting DCT2=0, 1, 2, or 3 into the above equation and by choosing for DCT1 this one of integers 0, 1, 2, 3 which is the closest to the DCT1 value calculated with the above equation.


Knowing the DCT1 number said coding displacement of T1 can be calculated as:




  
    C
    
      DT
      ⁢
      
        
      
      ⁢
      1
    
  
  =
  
    
      D
      
        CT
        ⁢
        
          
        
        ⁢
        1
      
    
    ⁢
    
      
        T
        
          T
          ⁢
          
            
          
          ⁢
          1
        
      
      4
    
  




It shall be noticed that if Tone 1 frequency is by 4 times greater than that of Tone 2; than the multiplier TT2/TT1=4 and consequently a time delay between a T1 cycle and closest to it T2 cycle supplies the value of the coding displacement CDT1 directly.
Furthermore in phase tones processing circuits implemented using said SSP techniques, define efficient and accurate registration of such time delays (between neighbor cycles of different tones), which can represent said direct CDT1 measurement.
RST comprises methods and systems enabling referencing frame phase recovery from OFDM data sub-carriers with  ̃10× greater accuracy than that of conventional solutions without even requiring said preambles or pilot tones; wherein such high accuracy phase recovery (HAPR) method comprises steps listed below:

    said in phase processing techniques are used for recovering amplitudes and phases of sinusoidal cycles or half-cycles of selected sub-carriers (tones),
    wherein such in phase processing assures maintaining said known or predictable processing delay between; said reception of composite frame, and said detection signal of referencing frame boundary;
    delay time between sinusoidal cycles of different selected tones is registered and used to recover data coding displacements occurring in the selected tones of the received composite frame;
    an approximate symbol frame boundary is detected by evaluating amplitudes and/or phases of such recovered sinusoidal cycles or half-cycles, when correlation between consecutive amplitudes and/or phases recovered falls down after maintaining a middle-symbol plateau, thus indicating the end of the received symbol frame;
    a phase of last cycle of such recovered sinusoidal tone is derived by analyzing amplitudes and/or phases of said sinusoidal cycles or half-cycles recovered before the end of symbol frame;
    an accurate symbol boundary is derived by correcting such phase of last cycle with the data coding displacement.


3.10 Summary of Direct Synthesis of Receiver Clock
The DSRC (shown in FIG. 44A, FIG. 44B and FIG. 44C) is based on minimizing a phase tracking error between a phase of the referencing signal frame and a phase of a corresponding frame of the synthesized clock created from the oscillator clock modified with phase amendments designed for achieving such minimization.
Such phase tracking error is calculated as an accumulation of phase errors measured between the referencing signal frames and corresponding frames of the oscillator clock reduced by such phase amendments applied to the phase of the synthesized clock frame,
A general description of the DSRC is provided below, while its implementation is described in detail in subsection “3.6 Direct Synthesis of Receiver Clock” in DETAILED DESCRIPTION.
The subsection mentioned above describes such phase amendment, as comprising:

    a predicted phase amendment designed to compensate factors changing slowly including a frequency drift or a frequency drift and slower part of fluctuations of a phase of the oscillator clock as well;
    a variable amendment responding to faster changing or unknown factors such as higher frequency phase jitter;
    wherein the predicted/variable amendment is applied pro-actively/reactively before/after the phase tracking error & synthesized clock are affected by a factor which this predicted/variable amendment compensates for/responds to.


The DSRC uses a feed-forward phase control configuration using an oscillator clock for producing a synthesized clock synchronized to a referencing frame, wherein the phase control configuration comprises a phase detector measuring a sequence of phase errors between periods of an oscillator clock frame and periods of the referencing frame without accumulation of sequential digitization errors, a programmable control unit (PCU) reading the measured phase errors in order to produce phase amendments applied to a phase synthesizer using the oscillator clock for producing the synthesized clock specified by these amendments without introducing uncontrolled phase transients; wherein the DSRC implements operations listed below:

    using the phase detector for the measuring the phase errors between the oscillator clock frame and the referencing frame;
    using preceding measured phase errors for calculating predicted phase amendments designed to compensate the measured phase errors;
    using the measured phase errors and the predicted phase amendments for calculating phase tracking errors between the synthesized clock frame and the referencing clock frame;
    using, by the PCU, the phase tracking errors and following said predicted phase amendments for calculating following said phase amendments designed to minimize following said phase tracking errors;
    using; the phase synthesizer, for applying the following phase amendments to the synthesized clock frame in order to minimize the phase tracking errors.


The DSRC presented herein includes a direct implementation of FLPS described in the previous sub-section “3.9 Receiver Synchronization Techniques”, named as direct frequency locking phase synthesis (DFLPS).
The DFLPS replaces the FLL circuit with a predictive compensation of a phase error introduced to the synthesized clock by misalignment or difference of frequency of the oscillator clock in relation to frequency of the referencing signal frame.
The DFLPS can be implemented with such direct synchronization method by comprising operations listed below:

    an oscillator frame of the oscillator clock (see OscClk in FIG. 44B), is initialized numerically as comprising a known nominal number (N) of oscillator clocks;
    a synthesized frame of the synthesized clock, is initialized numerically as having a preprogrammed phase offset to the referencing signal frame and comprising a known nominal number (Nsynth) of synthesized clocks;
    frequency errors between the referencing signal frame and the oscillator frame, are measured without accumulation of digitization errors (by adding plurality of periodical phase errors equal to Nl-N for the last or Nn-N for the next referencing frame shown in FIG. 44B);
    such frequency errors are used for estimating
    a predicted amendment eliminating the phase error related to the frequency misalignment or difference from the next synthesized frame,
    and a variable component reducing a remaining phase error passed to the next synthesized frame (see NextSynthFrame in FIG. 44B) from previous synthesized frames;
    a phase of the synthesized clock produced from the oscillator clock is amended based on such estimates of predictive and variable components, in order to track frequency and phase of the referencing signal;
    wherein such amendments of synthesized clock phase are made in the feed-forward phase control system without introducing uncontrolled phase transients.


Such DFLPS can be implemented with the phase synthesizer (PS) controlled by the PCU in the feed-forward configuration shown in FIG. 44A, as it is explained below:

    a non-cumulative (i.e. free of uncontrolled phase transients) periodical measurements of phase errors between a referencing signal and an oscillator clock, are conducted by a phase/frequency analysis (PFA) system implemented with the Frequency Phase Detector (FPD) and a PCU subroutine calculating such measured phase errors (by subtracting a nominal expected N number of oscillator clocks from actually counted numbers of such clocks);
    such phase error measurements are used by PCU for estimating a frequency error between the external referencing signal and the oscillator clock;
    a predicted phase amendment compensating such frequency error, is calculated by PCU based on the frequency error estimate;
    a variable phase amendment is calculated by PCU by processing a previous accumulated phase tracking error, wherein the previous accumulated phase tracking error is calculated by adding to a penultimate accumulated phase tracking error a previous measured phase error and by subtracting from it a previous predictive phase amendment and a previous variable phase amendment;
    PCU calculates a periodical phase amendment by adding the variable phase amendment to the predicted phase amendment, and calculates PS control signals distributing the addition of the periodical phase amendment gradually over the frame of the synthesized clock;
    wherein the accumulated tracking error calculated by and stored in PCU enables accurate control of phase alignment of the synthesized clock to the external referencing signal, since such accumulated tracking error shows an accurate amount of a phase difference, between the external referencing signal and the synthesized clock, expressed in oscillator clock sub-clocks.


Said other direct synchronization method (DSM) of the synthesized clock frame, containing a known number (Nsynth) of synthesized clocks produced from local oscillator clocks, to the referencing signal frame; can be implemented as follows:

    frequency errors between the referencing signal frame and an oscillator frame containing said nominal number (N) of oscillator clocks, are estimated based on combined multiple measurements of phase errors between those frames made without accumulation of digitization errors related to single such measurements;
    the frequency errors are used for estimating phase errors related to these frequency errors;
    a phase of the synthesized clock is amended using the estimated frequency related phase errors and remaining measured phase errors, in order to track phase of the referencing frame with the phase of the synthesized frame maintaining a predefined phase offset to the referencing frame;
    wherein such amendments of synthesized clock phase are made in said feed-forward phase control system without introducing uncontrolled phase transients.


The direct synchronization methods covered by this application include also a predictive compensation of a less volatile part of phase errors corresponding to a frequency drift or low frequency phase fluctuations. Such direct synchronization with predictive compensation (DSPC) can be implemented with the steps listed below:

    measuring phase errors between the referencing frame and an oscillator frame containing a nominal number (N) of said oscillator clocks, wherein the phase errors measured over multiple consecutive referencing frames are added without accumulation of their digitization errors;
    measuring frequency errors between the referencing frame and the oscillator frame, wherein the frequency errors measured over multiple referencing frames are added for greater accuracy without accumulation of their digitization errors;
    tracking a phase of the referencing frame with a phase of a synthesized frame controlled by applying phase amendments calculated by using the measured phase errors and the measured frequency errors, wherein such synthesized frame contains a predefined Nsynth number of clocks synthesized from oscillator clocks;
    wherein the phase amendments comprise
    predicted components eliminating the less volatile phase errors from the synthesized frame including those caused by the measured frequency errors,
    and variable components corresponding to remaining phase errors affecting the synthesized frame;
    wherein the phase amendments are applied in a feed-forward phase control system maintaining predefined phase offsets of the synthesized frame to the referencing frame.


The direct synchronization with predictive compensation covered herein includes also synchronization of the synthesized clock to the referencing signal, implemented with the steps listed below:

    calculating frequency errors between a referencing signal frame and an oscillator frame consisting of a known number of oscillator clocks, by using measurements of phase errors, between these frames, combined without accumulation of digitization errors;
    calculating predictive components of the measured phase errors contributed by these frequency errors;
    tracking phase of the referencing signal with the phase of the synthesized clock by correcting it with an amendment comprising
    such predictive component eliminating a less volatile part of a phase synthesis error from the next synthesized frame consisting of a known number of the synthesized clocks,
    and a variable component reducing a remaining part of the phase synthesis error carried to the next synthesized frame from earlier synthesized frames.
    wherein such amendment is applied in a feed-forward phase control system maintaining predefined phase offsets of the synthesized clock to the referencing signal.


In addition to the implementations explained above, the DSRC contributed herein enables multiple other stable synchronization systems which can be designed to implement wide variety of different frequency multiplication and/or phase tracking functions optimized for different applications.
However all such stable synchronization systems have been enabled by the more basic designs of frequency phase detector (FPD) and phase synthesizer (PS), since such FPD/PS secure accumulation of phase-detection/phase-synthesis results without uncontrolled phase transients.
The FPD and PS enable a totally predictable synthesis of phase with resolution matching single basic delay which can be as minimal as single gate delay.
Such elimination of uncontrolled transients in both FPD and PS used in the DSRC, is the pre-condition enabling replacement of unstable feedback based clock synchronization systems with the stable feed-forward phase synthesis systems.
This invention term the referencing frame (shown as the Referencing Signal Frame in FIG. 44A, FIG. 44B, FIG. 44C), covers frames or packets of wide variety of communication systems over wireless/wired/optical links including LTE, WiMAX, WiFI, CDMA, Ethernet, SONET/SDH.
The DSRC contributes a method for deriving such referencing frame from a received OFDM signal, which defines frequency and phase of the received OFDM signal with greater accuracy than that enabled by conventional methods.
Such DSRC method is based on recovering selected sub-carriers from an oversampled received OFDM signal followed by using phases of data carrying cycles or half-cycles of the sub-carriers for detecting boundaries of the referencing frame (see the previous subsection 3.9).
While such very accurate derivation of a referencing frame is exemplified in the subsection 3.9 by utilizing OFDM sub-carriers, it can also be applied in the other communication systems mentioned above.
Applications of such method of referencing frame derivation to the other communication systems shall be actually simpler.
In the other systems there is actually no need to recover the selected sub-carriers, as phases of data carrying shapes can be recovered directly from an oversampled received signal by using in phase processing mentioned in the subsection 3.9.
While other parts of the AIST contribute the in-phase processing enabling such more accurate derivation of the referencing frames, the DSRC covers utilization of referencing frames derived by using such more accurate method and those derived using conventional methods as well.
Such less accurate derivation of referencing frame results from less accurate derivation of times of the boundaries detections (named herein as Tbd).
Consequences and compensation methods of boundary detection errors (named as ΔTbd) are described in subsection 3.6 of DETAILED DESCRIPTION.
In addition to inherent stability, such feed-forward DSRC configurations enable much faster frequency recovery/phase tuning than conventional feedback based PLL systems.
While synchronization losses are the most disruptive factors in mobile communication (causing call drop-outs etc.), stability problems of conventional receiver synchronizers will be very much worsen by additional noise contributed by further rapid expansion of wireless communication.
Therefore such inherent stability and much faster recovery of DSRC based synchronizer enable fundamental improvements in wireless/wired/optical communication fields including those OFDM based (such as LTE, WiMAX, WiFI), CDMA, Ethernet, SONET/SDH.



BRIEF DESCRIPTION OF THE DRAWINGS
1. Brief Description of the NFIT Drawings
FIG. 1 shows Block Diagram of Inverse Transformation Method in order to introduce major sub-systems defined in FIG. 2-FIG. 11.
FIG. 12A & FIG. 12B define Timing Clocks driving the sub-systems shown in FIG. 2-FIG. 11, wherein:
FIG. 12A shows time slots assigned for sub-clocks driving consecutive processing stages,
FIG. 12B shows sub-clocks driving consecutive bits of circular processing stages.
The FIG. 2-FIG. 11 are numbered correspondingly to the flow of processed data.
All interconnect signals between these figures have unique names identifying their sources and destinations explained in the Detailed Description utilizing the same names.
Inputs supplied from different drawings are connected at the top or left side and outputs are generated on the bottom due to the top-down or left-right data flow observed generally.
Clocked circuits like registers or flip-flops are drawn with two times thicker lines than combinatorial circuits like arithmometers or selectors.
FIG. 2 shows sampling of DMT signal and correction of it's non-linearity.
FIG. 3 shows comb filtering of DMT signal.
FIG. 4 shows Resonating IIR Filter for 129 Tone (129T/RIF).
FIG. 4A shows Resonating IIR Filter 129.5 SubTone (129.5ST/RIF).
FIG. 5 shows integration & amplitudes registration for half-cycles of 129 Tone.
FIG. 5A shows integration & amplitudes registration for half-cycles of 129.5 Sub-Tone.
FIG. 6 shows phase capturing and initialization of tone processing for 129 Tone/128.5 Sub-Tone/129.5 Sub-Tone, wherein block 8 shows the Frame Samples Counter and MTP Start generator common for Real Time Processors for all Tones/Sub-Tones.
FIG. 7 shows retiming & averaging of positive and negative half-cycles for 129 Tone/128.5 Sub-Tone/129.5 Sub-Tone.
FIG. 8 shows amplitude & phase normalization for 129 Tone/128.5 Sub-Tone/129.5Sub-Tone.
FIG. 9A-FIG. 9B show accessing noise compensation coefficients for 129 Tone.
FIG. 10 shows using these coefficients for compensating expected noise contributions from the 128.5 Sub-Tone & 129.5 Sub-Tone.
FIG. 11 shows Recovery and Registration of 129T Frame Symbols.
2. Brief Description of the IST Drawings
FIG. 13A shows data recovery from preprocessed signal subspaces by using processed signal parameters.
FIG. 13B shows data recovery from preprocessed subspaces of OFDM signal by using processed signal parameters (DRPS PSP OFDM).
FIG. 13C shows a comparator of signal interval to reference frame (CSR).
FIG. 13D shows data recovery from preprocessed subspaces of OFDM signal (DRPS OFDM).
FIG. 13E shows data recovery from processed parameters of OFDM signal (DRPP OFDM).
3. Brief Description of the DDR Drawings
FIG. 14 shows Direct Data Recovery using parameters of sub-band cycles (DDR PSBC).
FIG. 15 shows Adaptive Data Decoder (ADD) for the DDR PSBC.
FIG. 16 shows Direct Data Recovery using sub-bands subspaces (DDR SBS).
FIG. 17 shows Adaptive Data Decoder (ADD) for the DDR SBS.
FIG. 18 shows Direct Data Recovery using parameters of sub-bands (DDR PSB).
4. Brief Description of the ADD Drawings
FIG. 19 shows calculation and registration of integrals of amplitude gradients for 129 Tone.
FIG. 20 shows selecting reference frames and derivation of Deviation Integrals.
FIG. 21 shows detections of minimums of Deviation Integrals and their utilization for data symbols recovery.
5. Brief Description of the PFRT/DSRC Drawings
FIG. 22 Shows an Open Ended Configuration of Software Controlled Clock Synchronizer.
FIG. 23 Shows Open Ended Configuration of SCCS with External Synchronization Mode
FIG. 24 Shows Heterodyne Timing Configuration of SCCS enabling acceptance of very wide range of referencing clock frequencies.
FIG. 25 Shows Sequential Clocks Generator (SCG) and Output Selection Circuits (OSC) enabling high resolution selections of mutually overlapping sub-clocks.
FIG. 25A Shows Sequential Clocks Generator (SCG) and Return Selection Circuits (RSC), lowering output clock jitter
FIG. 26 Shows Timing Control (TC) and Clocks Equalization (CE), which control timing of high frequency switching of synthesized clock
FIG. 27 Shows Synchronous Sequential Phase Processor (SSPP), which performs programmable high-speed phase synthesis.
FIG. 28 Shows Timing Diagram of Phase Synthesizer.
FIG. 29 Shows Wave Capturing including Edge Regions (WCER), which enable continuous capturing of a an oversampled high frequency waveform.
FIG. 30 Shows Sequential Clocks Generation for the NFED (SCG NFED), which provides mutually overlapping sub-clocks enabling high accuracy detection of noisy signal edges.
FIG. 31 Shows Noise Filtering Edge Detectors (NFED)
FIG. 32 Shows Wave Form Screening & Capturing (WFSC), which enables analysis of incoming noisy waveform facilitating adaptive noise filtering
FIG. 33 Shows Timing Diagrams of the WFSC.
FIG. 34 Shows a block diagram of Inherently Stable Synchronization System.
Notes referring to FIG. 34, are provided below:

    
    
        1. Boundary detection delay (Tbd) determines predictable part of referencing frame delay to OFDM composite frame.
        2. Frequency offset (Fos) is not affected by the boundary detection delays Tbd for as long as Tbd remains constant.
        3. In order to make up for the boundary detection delay, Phase Synthesizer (PS) positions Local Symbol Frame forward in time compared to Referencing Frame.
        4. Frequency offset Fos derived using counted number of sampling clocks (Fcnt) and the nominal number (Fnom), can be measured with over 10× greater accuracy if it is measured over a reference frame interval over 10× longer.
    
    


FIG. 35 Shows a block diagram of Synchronization System with Improved Stability.
Notes referring to FIG. 35, are provided below:

    
    
        Boundary detection delay (Tbd) determines predictable part of referencing frame delay to OFDM composite frame.
        Frequency offset (Fos) is not affected by the boundary detection delays Tbd for as long as Tbd remains constant.
        Time error (Terr) between local symbol frame and composite frame, amounts to boundary detection delay added to the phase error between reference frame and local symbol frame i.e. Ter=Tbd+(Trf−Is).
    
    


FIG. 36 Shows an Inherently Stable Frequency Locked Phase Synthesis system.
FIG. 37 Shows a similar FLPS system with its Frequency Detector utilizing local XTAL clock.
FIG. 38 Shows a similar FLPS with Improved Stability.
FIG. 39 Shows a similar FLPS but enabling more accurate generation of a synchronized clock.
FIG. 40 Inherently Stable FLPS producing phase aligned Sampling Clock.
FIG. 41 FLPS with Freq. Detector using XTAL clock supplying phase aligned Sampling Clock.
FIG. 42 FLPS with Improved Stability producing phase aligned Sampling Clock.
FIG. 43 High Accuracy FLPS supplying phase aligned Sampling Clock
FIG. 44A Shows the configuration of circuits implementing Direct Frequency Locked Phase Synthesis
FIG. 44B Shows the timing for this configuration for Direct Frequency Locked Phase Synthesis.
FIG. 44C Shows the configuration for Direct Synthesis of Receiver Clock including a second FDP for measurements of the phase tracking error between the synthesized clock and referencing frame.



DETAILED DESCRIPTION
1. Embodiments of NFIT
The Inverse Transformation Method (ITM) is introduced in FIG. 1 as including subsystems shown in blocks 1-7.
These subsystems enable an efficient low-power processing of high-speed oversampled data is enabled by implementing real-time processing units (RTPs) which use simplified algorithms based on variable coefficients.
These RTPs are controlled by a Programmable Control Unit (PCU) which performs a background processing. This background processing includes implementing adaptive non-linear algorithms which analyze received line signal and intermediate processing results, in order to define such coefficients and to download them to content addressed memories such as the Control Register Set for 129 Tone (mentioned further below as 129T CRS occurring in FIG. 4, FIG. 6 and FIG. 7).
These memories are accessed by the RTPs implementing said ITM outlined in FIG. 1. These RTPs can be implemented as it is detailed below for 129 Tone of DMT Frame.
The RTPs include doing basic sorting of recovered symbols (introduced in the block 7 of FIG. 1 and detailed in FIG. 11) based on symbols occurrence frequencies and noise levels in surrounding sub-tones or tones, while the PCU comprises doing further analysis of such sorted symbols including use of adaptive statistical methods for finalizing selection of most credible symbols.
Said blocks 1-7 are defined in greater detail in FIG. 2-FIG. 11 and corresponding descriptions, as it is referenced below:

    block 1 comprising the PAAR Correction, is detailed in FIG. 2 and described further below;
    block 2 with the diagram of frequency magnitude response of its frequency sampling filters (shown on the right side) is detailed in FIG. 3, FIG. 4, FIG. 4A and described further below;
    block 3 with the diagram illustrating detection of amplitudes and phases of tones & sub-tones (shown on the right side), is detailed in FIG. 5, FIG. 5A, FIG. 6, FIG. 7 and described further below; block 4 is detailed in FIG. 8;
    block 5 is detailed in FIG. 9A-FIG. 9B and FIG. 10;
    blocks 6 and 7 are detailed in FIG. 11.


The embodiments presented herein are based on the assumption listed below:

    
    
        DMT OFDM Frame has frequency 4 kHz.
        DMT Frame comprises OFDM Tones numbered from 32 to 255 (such OFDM Tones have frequencies equal to Tone_NR×4 kHz)
    
    


The NFIT (see FIG. 1) comprises a correction of Peak to Average Amplitude Ratio (PAAR), which reverses a non-linear line signal distortion caused by a gain limitation of line amplification path when a composition of tones having different frequencies & phases ascends into extreme amplitude levels.
The PAAR correction is explained below.

    For Ys=Modulus(A/D sample), Ylt=Linearity Threshold, Cs=Compensation Slope;
    Yc=Corrected Sample Modulus is calculated as Yc=f(Ys) function defined below:
    If Ys>Ylt; Yc=Ys+Cs (Ys−Ylt)2 
    else; Yc=Ys.


Since such correcting function Yc=f(Ys) maintains continuity of the derivative of the resulting corrected curve, such transformation maintains a smooth transition between the non-corrected and corrected regions while it reverses non-linearity occurring originally in the corrected region due to the gain limitation.
A detailed implementation of such PAAR correction is shown in FIG. 2, wherein the A/D samples are written into the Stage1 of the Synchronous Circular Processor (SCP) comprising A/D_Buffer0/A/D_Buffer1 driven by the circular sub-clocks 1/Clk0/1/Clk1 accordingly (see FIG. 12B explaining circular sub-clocks applications).
Using 2 buffers having separate processing circuits attached enables two times longer processing times for calculating DMT0/DMT1 values with reversed effects of the gain limitation.
The Linearity Threshold (LinThr(D:0)) is subtracted from the amplitude of the attenuated signal sample (i.e. from the Modulus(A/D_Buffer(Sign,D:0)) and such subtraction result is squared and added to the amplitude of the attenuated sample, in order to reverse said gain attenuation.
Any non-linearity can be reversed smoothly (i.e. without derivatives discontinuity) with any accuracy desired by applying polynomial transformation:

Yreversed=Cs0Ys; Ysε(0,Yt1)

Yreversed=Cs0Ys+Cs1(Ys−Yt1)e1; if . . . Ysε(Yt1,Yt2]

Yreversed=Cs0Ys+Cs1(Ys−Yt1)e1+Cs2(Ys−Yt2)e2; if . . . Ysε(Yt2,Yt3]

Yreversed=Cs0Ys+Cs1(Ys−Yt1)e1+Cs2(Ys−Yt2)e2+ . . . +CsN (YS−YtN)eN; if . . . Ysε(Yt(N−1),YtN)

    wherein; Cs0, Cs1, . . . CsN represent slopes of approximations added at 0, Yt1, Yt2, . . . YtN non-linearity thresholds.


The implementation and equations shown above illustrate a method for reversal of gain non-linearity and/or signal attenuation, wherein such method comprises:

    identification of dependency between processed signal attenuation and attenuated signal amplitude;
    defining approximation thresholds and their approximation slopes and approximation exponents;
    calculating an exponential component for every said approximation threshold exceeded by an attenuated signal sample, by rising a difference, between the attenuated sample and its approximation threshold, to a power defined by its approximation exponent;
    calculating an approximation component for every such approximation threshold exceeded by an attenuated signal sample, by multiplying such exponential component by its slope coefficient;
    addition of such approximation component, calculated for the particular approximation threshold, to the approximation result comprising previous approximation components calculated for previous approximation thresholds exceeded by the attenuated signal sample;
    wherein by such addition of the approximation components calculated for the approximation thresholds exceeded by the distorted and/or attenuated signal sample, said gain-non-linearity and/or signal attenuation is reversed.


This disclosure includes an implementation of a Finite Impulse Response (FIR) filter with a circularly driven register (i.e. consecutive processed samples are clocked in circularly into the register) connected to circuits processing properly delayed samples supplied by the register. Such register based FIR filter is shown in FIG. 3 wherein the FIR filter is exemplified as the 1-z−511 Comb Filter. The comb filtering based on “1-z−511” begins when N+1=512 samples initializing a new tone are collected in CFR2(S0:S511), wherein:

    the first filtered sample S(511) is filtered with the collected already samples S(0)/S(509) delayed 511/2 times accordingly, in order to produce the output CFSO(Sign,E:0) fulfilling the difference equation v(n)=x(n)−rNx(n−N)−r2x(n−2);
    and similarly the second filtered sample S(0) is filtered with the collected already samples S(1)/S(510) delayed 511/2 times accordingly, in order to produce the output CFSE(Sign,E:0) fulfilling the same difference equation.
    Said corrected DMT0/DMT1 outputs of the 1st SCP stage are connected to the Comb Filter Register 2 driven by 512 circular clocks 2/Clk0, 2/Clk3, . . . 2Clk511 in order to enable the 1-z−511 Comb Filter of 512th order implemented by the 2nd SCP stage.


Such comb filter has 511 zeros assigning 511 Sub-Bands which can be produced by Frequency Sampling Filters constructed by connecting the output of such Comb Filter to 511 resonating filters defined by the equations:

1/(1−ej2πk/511z−1) for k=0,1,2, . . . 510.

Such idea is implemented in more practical way in FIG. 3 where all the details are shown and described (such Frequency Sampling Filtering named as Type IV FSF is explained comprehensively on the pages 311-319 in the book “Understanding Digital Signal Processing” by Lyons, Ed. 2004”).
Consequently “even zeros” from the range of  ̃64 to  ̃510 correspond to even Sub-Bands 64-510 which are considered as facilitating DMT tones numbered from 32T to 255T, while “odd zeros” correspond to separating them odd Sub-Bands numbered from 63-511 which are considered as facilitating noise sensing Sub-Tones numbered as 31.5ST, 32.5ST, and 33.5ST to 255.5ST.
Such naming convention of the Tones and Sub-Tones is used further on in this Section text and drawings.
The Comb Filter shown in FIG. 3 uses selection circuits, connected to the circularly driven Comb Filter Register 2 (CFR2), for producing consecutive filtered signal samples.
Another possible implementation can use a shifted CFR2 wherein the DMT0/DMT1 signals are clocked into the same segment S0 of the CFR2 and always the same segments S0/S511 can be used, as providing 511 times delay, for producing Comb Filter Output signal.
This disclosure comprises both; the FIR filter, with the circularly driven filter register, using the selection circuits connected to the register for supplying consecutive signal samples, and the FIR filter, with the shifted filter register, utilizing the shifting of the filter register for supplying consecutive signal samples.
This disclosure includes an implementation of an Infinite Impulse Response (IIR) filter with a circularly driven filter register (i.e consecutive filtered samples are clocked circularly into the register) supplying IIR processing circuits with properly delayed samples. Such IIR filter achieves infinite response characteristic by connecting outputs of such IIR processing circuits back to the inputs of the circularly driven register.
Said IIR Filter with circularly driven register (see FIG. 4), uses selection circuits, connected to the outputs of the Resonator Filter Register (129RFR(S0:S3)), for supplying filter processing circuits which produce consecutive filtered signal samples written back circularly into consecutive samples S0-S3 of 129RFR (S0:S3).
Such circularly driven IIR filter exemplified in FIG. 4, is a resonating filter, having idealistic transfer function (F(z)=1/(1−ej2π258/511z−1)) adjusted into the Type IV FSF (explained in the Lyons book mentioned above) for better stability and performance.
Another possible implementation can use a shifted Resonator Filter Register (RFR(S0:S3)) wherein the input signal from the previous stage and outputs of the Resonator Filter Register supply filter processing circuits which produce filtered sample clocked into the same segment S0 of the RFR(S0:S3).
This disclosure comprises both; the IIR filter, with the circularly driven register, using the selection circuits connected to the register outputs for supplying consecutive processed samples, and the IIR filter, with the shifted register, using shifted register outputs for supplying consecutive processed samples to the filter processing circuits.
The odd/even output of the comb filter CFSO(Sign,E:0)/CFSE(Sign,E:0) re-timed in the Comb Filter Reg. 3 (CFR3) produces Resonant Filters Selected Input (RFSI(S,E:0)) which is connected to the multiple resonating Infinite Impulse Response (IIR) Filters designated for specific Tones or Sub-Tones.
Such resonating IIR filter designated for the 129Tone (129T) is shown in FIG. 4, wherein:

    the reference “(from 129T CRS)” indicates that any following constant is provided by its register (belonging to the Control Register Set for 129 Tone), wherein this register is loaded by PCU in order to control operations of the Real Time Processor for 129 Tone (129T_RTP);
    the coefficient k equals to 2×129=258 for the 129 Tone;
    the resonating IIR filtering begins after the CFR3(S0) is produced after collecting N+1=512 samples in CFR2(S0:S511);
    the Resonator Filter Register is reset by the signal RESET RFR(S0:S3) before any new tone IIR filtering begins,
    and furthermore such IIR filtering of an entire sequence of N+1=512 samples is completed before using resulting RFR outputs for any further signal processing.


Similar resonating IIR filter designated for the 129.5Sub-Tone (129.5ST) is shown in FIG. 4A, wherein:—the reference “(from 129.5ST CRS)” indicates that any following constant is provided by its register (belonging to the Control Register Set for 129.5ST), wherein this register is loaded by PCU in order to control operations of Real Time Processor for 129.5Sub-Tone (129.5ST_RTP);

    the coefficient k equals to 2×129.5=259 for the 129.5Sub-Tone;
    the resonating IIR filtering begins after the CFR3(S0) is produced after collecting N+1=512 samples in CFR2(S0:S511);
    the Resonator Filter Register is reset by the signal RESET RFR(S0:S3) before any new tone IIR filtering begins,
    and furthermore such IIR filtering of an entire sequence of N+1=512 samples is completed before using resulting RFR outputs for any further signal processing.


This disclosure comprises implementation of integrating and/or averaging time domain filter with a circularly driven register (i.e consecutive processed samples are clocked in circularly into the register) supplying such filter's integrating/summating circuits with a proper set of integrated/summated samples.
Such time domain filter achieves integration/summation over a consecutive set containing a required number of samples, by circular replacing of the first sample of a previous set, stored in the circular register, with a new sample following the last sample of the previous set. Resulting consecutive set of samples on the circular register outputs is supplied to the filter integrating/summating circuit producing filter output.
Such time domain filter is exemplified in FIG. 5 where it is used for integration of 129T Half-Cycles and for detecting phases of such Half-Cycles (HC) ends, wherein an end of the present HC occurs at the beginning of the next opposite HC.
Since the input to such HC integrating filter has already been filtered by the previous stages FSF, such input must have sinusoidal shape. Therefore resulting integral of amplitudes of 129T HC represents filtered indicator of original amplitude of the 129T sinusoid. Such integral is used for the recovery of the original tone amplitude as it explained later on.
Since such time domain filter and all the previous filters belong to the SCP operating in phase with the Tones Frame (DMT Frame), such detected HC phase is used for recovering phase of the originally transmitted HC of 129T.
The outputs of the 129T Resonator Filter Register (129RFR(S0:S3)) are clocked in circularly into the Stage5/129 Half Cycle Register (129HCR(S0:S15)) which comprises 16 samples covering an approximated HC interval.
The outputs of 129HCR are connected to the summating circuits producing an integral of the last 16 samples long sequence (named Next Integer (NI)).
While Next Integral (NI) of amplitudes of HC long interval is calculated and fed to the Integral Register (IR(0:K)); it is also compared with the Previous Integral (PI) kept in Previous Integral Buffer (PIB(0:K)), in order to verify if Half-Cycle end is reached.
Such HC end occurs when NI<PI/NI>PI is detected following positive/negative HC accordingly.
When the end of positive/negative HC is detected, the integral of amplitudes over positive/negative HC is loaded into 129 Positive Ampl. Reg. ((129PAR((0:K))/129 Negative Ampl. Reg. (129NAR(0:K)) by signal 129Ld_PA/FE/129Ld_NA/RE accordingly.
Signals 129Ld_PA/FE/129Ld_NA/RE are generated by DecCLK/IncCLK strobes, only if IncCTR>5/DecCTR>5 condition is met. The purpose of such preconditioning is prevention of oscillations (such as caused by computational instability at small signal amplitudes), by providing histeresis introduced by Inc.Counter(0:2)/Dec.Counter(0:2) for positive/negative HC accordingly.
Said IncCTR>5/DecCTR>5 conditions are possible only when the multi-tone processing inhibition signal MTP_Inh is de-activated after initial 640 sampling periods of every new DMT frame (see FIG. 5 and FIG. 6).
The 642 Decoder (shown in the block 8 in FIG. 6) decodes such 640 samples delay introduced by waiting until 640+2 sampling intervals are counted by Frame Samples Counter (FSC), wherein the additional 2 intervals account for the 2 sampling intervals occurring between the MTP_Inh generation in the SCP stage 4 and its actual application in the SCP stage 6.
In addition to the prevention of IncCTR>5/DecCTR>5 conditions, MTP_Inh signal inhibits any generation of 129Ld_PHC/129Ld_NHC (see FIG. 6), and thus MTP_Inh makes sure that no time domain processing takes place before valid signals are supplied by the frequency domain filters.
Circuit shown in FIG. 5A providing “Half Cycles Integration & Amplitudes Registration for 129.5 Tone”, performs the same operations as the circuit shown in FIG. 5 described above.
Since SCP operations are driven by clocks and sub-clocks having known phase and frequency relation to DMT Frame, results produced by SCP stages have known phase relations to DMT Frame as well. Therefore such detection of an end of positive/negative HC can be used to detect phase of Tone cycle producing such HC.
As such detection of positive/negative HC end signals detection of falling/rising edge of 129 Tone sinusoid as well, signal 129Ld_PA/FE/129Ld_NA/RE is used in FIG. 6 for capturing phase of such falling/rising edge by capturing 129 Tone Phase in 129 Falling Edge Reg. (129FER(0:5))/129 Rising Edge Reg. (129RER(0:5) accordingly.
This FIG. 6 shows Phase Capturing and Tone Processing Initialization for the 129T/128.5ST/129.5ST, wherein:

    the reference “(from 129T CRS)” indicates that any following constant is provided by its register (belonging to the Control Register Set for 129 Tone), wherein this register is loaded by PCU in order to control operations of Real Time Processor for 129 Tone (129T_RTP);
    since 129RisingEdgeReg./129FallingEdgeReg. captures the end of a negative/positive half-cycle, it represents phase of the rising/falling edge accordingly of a sinusoid represented by such negative/positive half-cycle.


Such 129 Tone Phase is produced by subtracting 129 Last Cycle Phase Reg. (such 129LCPR(0:13) specifies nr. of sampling intervals corresponding to the beginning of the presently expected cycle of 129 Tone) from Frame Samples Counter (such FSC(0:12) specifies nr. of sampling intervals which past from the beginning of the present DMT Frame).
Consequently such capture of the 129 Tone Phase defines phase of presently detected cycle of 129 Tone measured in number of sampling intervals which occurred between the beginning of the expected cycle (having 0 phase) and the detected 129T cycle.
Content of 129LCPR is derived by comparing if FSC-LCPR=129 Cycle (129 Cycle represents number of sampling intervals expected during consecutive 129Tone cycle), and by loading FSC into LCPR whenever such equality condition is fulfilled.
In order to avoid accumulation of digitization errors during such multiple comparisons (involving fractional numbers expressing expected lengths of 129Tone cycles);

    a method using fractional bit staffing (described also in public domain) can be applied by adding consecutive bits from Fractional Bits Register (FBR(0:128)) to 129CycleBase(0:4).


These additions provide consecutive values of 129Cycle(0:5) keeping total digitization error below single sampling interval.
SCP combines in-phase processing in frequency domain with in-phase processing in time domain.
Therefore SCP detects time/phase dependence between noise sub-bands and DMT Tones.
Consequently SCP enables estimating and compensating impact of neighbor noise sub-bands and neighbor tones on specific cycles of particular tones.
Such estimates and compensation use data from training session and from adaptive wave-form sampling and screening for identifying noise patterns and for programming compensation and inverse transformation coefficients by PCU.
Such detection of phase relations is facilitated by capturing a falling edge of positive HC of 129T/128.5ST/129.5ST in 129FER(0:5)/128.5FER(0:5)/129.5FER(0:5) by signal 129Ld_PA/FE/128.5Ld_PA/FE/129.5Ld_PA/FE.
Similarly a rising edge of negative HC of 129T/128.5ST/129.5ST is captured in 129RER(0:5)/128.5RER(0:5)/129.5RER(0:5) by signal 129Ld_NA/RE/128.5Ld_NA/RE/129.5Ld_NA/RE.
In order avoid using incomplete HC detected at a beginning of DMT Frame, second appearance of signal LD_PA/FE/LD_NA/RE is required in order to produce signal 129Ld_PHC/129Ld_NHC enabling further processing of 129Tone shown in FIG. 7.
This FIG. 7 shows Retiming & Averaging of Positive and Negative HC for 129T/128.5ST/129.5ST, wherein:

    the content of 129FER/128.5FER/129.5FER is processed by the “Modulo-Cycle Adder of Half-Cycle” converting a phase of falling edge into a corresponding phase of rising edge,
    wherein this phase of rising edge represents phase of sinusoid defined by a positive half-cycle ending at the time instant captured in 129FER/128.5FER/129.5FER.


The 7/Clk shown in FIG. 7 generates single PHC/Clk/CYC/Clk impulse if it detects Ld_PHC/Ld_NHC timed by 6/Clk. Such PHC/Clk re-times 129RER(0:5)/128.5RER(0:5)/129.5RER(0:5) by re-loading them into 129REB(0:5)/128.5REB(0:5)/129.5REB(0:5), which are:

    averaged with 129FER(0:5)/128.5FER(0:5)/129.5FER(0:5) converted into cycle edge by Modulo-Cycle Addition of Half-Cycle);
    and re-timed with CYC/Clk loading them into 129AER(0:5)/128.5AER(0:5)/129.5AER(0:5).


The positive amplitude registers 129PAR(0:K)/128.5PAR(0:K)/129.5PAR(0:K) are averaged with 129NAR(0:K)/128.5NAR(0:K)/129.5NAR(0:K) accordingly and loaded into the averaged amplitude registers 129AAR(0:K+1)/128.5AAR(0:K+1)/129.5PAR(0:K+1).
SCP comprises using every positive or negative HC as separate data used for recovering a tone symbol. Such ability of using singular Half-Cycles for data recovery provides a huge data redundancy which facilitates use of statistical methods much more reliable than conventionally used DFT averaging over DMT Frame.
Nevertheless, in order to illustrate implementation having lower power dissipation; SCP exemplified by this embodiment has 7th stage (see FIG. 7) combining amplitudes and phases of positive and negative HC into averages per cycle (which still provide significant redundancy).
The NFIT comprises an inversion of frequency related distortions in a transmission channel (such as DMT link), by applying different normalizing coefficients to different Carrier Frequencies (such as DMT Tones) wherein such normalizing coefficients are adjusted to equalize amplitude and phase distortions of the transmitted Carrier Freq. including distortions introduced by a signal processing applied; such inverse normalization of amplitudes and phases comprises:

    identification of the frequency related distortions occurring on the Carrier Frequencies (or DMT Tones) by using training sessions or adaptive wave-form sampling/screening controlled by PCU;
    calculating normalizing coefficients, for such Carrier Frequencies or DMT Tones, by PCU; using such normalizing coefficients, supplied by PCU, by real-time processing unit for equalizing such frequency related distortions in the processed Carrier Freq. or DMT Tones.


Such amplitude and phase normalization for 129T/128.5ST/129.5ST is shown in FIG. 8, wherein it includes normalization of noise sensing Sub-Tones (128.5ST/129.5ST) neighbor to the data carrying 129T.
129 Tone phase defined by 129 Tone Averaged Edge Register (129AER(0:5)), is normalized by multiplying by the 129T Phase Normalizing coefficient (129Phallor) and by adding the 129T Phase Adjusting coefficient (129PhaAdj).
Since sinusoidal noise contribution from such neighbor sub-tones is dependent on phase differences between the tone and the sub-tones, such phase differences are normalized by multiplying them by the Phase Normalizing coefficient.
129T Averaged Amplitude Register (129AAR(0:K+1)) and its 128.5ST/129.5ST counterparts ((128.5AAR(0:K+1)/(129.5AAR(0:K+1)) are normalized by multiplying them by the 129T Amplitude Normalizing coefficient (129AmpNor).
All such normalizing coefficients are taken from the 129 Tone Control Register Set (129T CRS) which is pre-loaded by PCU implementing adaptive distortion reversing techniques.
While SCP comprises performing signal processing operations which are synchronized by the processed incoming signal, such approach comprises two different synchronization methods specified below and exemplified by the embodiments shown herein.
When SCP stages (such as previous 7 stages) perform processing of belonging to frequency domain DMT Tones (or Multi-Band carriers); they are synchronized by DMT Frame (or channel frame), as such stages are driven by the clocks or sub-clocks synchronous to the sampling clock which is phase locked to DMT Frame (or channel frame).
When SCP stages (such as this 8′ stage and next stages) perform processing of already detected tone (or band) cycles belonging to time domain; they are synchronized by such cycles detection events instead, as such stages are driven by clocks generated when information about cycle detection is passed from a higher level stage to the next level.
Such second synchronization method does not do (discontinues) any further processing if a new cycle of the tone (or band) is not detected.
SCP comprises both synchronization methods defined above.
The cycle detection signal CYC/Clk enables using leading edge of 8/Clk/8 (having frequency 8 times lower than the sampling clock) for the one time activation of AS1/Clk signal which drives all the registers of the SCP 8′ stage presented in FIG. 8.
Such AS1/Clk signal remains active (for about 1 sampling period) until the leading edge of the next 9/Clk signal activates the AS1_RST signal (see FIG. 9A).
Such AS1_RST signal enables using leading edge of the next 8/Clk/8 for the one time activation (for about 1 sampling period) of the signal which initiates reading of amplitude and noise compensation coefficients from Memory of Noise Compensation Coefficients (MNCC).
Such timing enables Address Decoders for Memory of Noise Compensation Coeff. (AD_MNCC) to have processing time extended to 8 sampling intervals in order to use normalized amplitudes and phases provided by the previous 8th stage for decoding Address(0:8)NS_MNCC before AS2/Read_MNCC is activated.
The NFIT comprises an efficient non-linear reversing of transmission channel distortions and non-linear noise compensation in over-sampled signals, by implementing real time processing units (RTPs) using simplified algorithms applying variable coefficients, wherein such RTPs are controlled by the back-ground processing PCU which implements adaptive non-linear algorithms by analyzing received line signal and intermediate RTPs processing results and by defining and down-loading such coefficients to content addressed memories accessed by RTPs such a 129 Tone Control Registers Set (129T CRS) or Memory of Noise Compensation Coefficients (MMCC).
Such NFIT noise compensation method comprises RTP operations listed below:

    frequency domain and/or time domain processing of data carrying signal and/or neighbor tones or frequency bands in order to derive estimates of parameters influencing distortion or noise components in the signal, wherein such parameters may include amplitudes and/or phase of data carrying tone or freq. band and/or surrounding noise or interference from neighbor tones or bands;
    
        The sampling clock 0/Clk (see FIG. 2) is kept in phase with the DMT Frame, and has sampling frequency 4 kHz×255×16=16.32 Mhz.
    
    
    converting such parameters into an effective address of said content addressed memory in order to access coefficients providing most accurate compensation of said channel distortion or noise;
    applying such coefficients to a sequence of predefined arithmetic and/or logical operations performed on the received signal in order to reverse transmission channel distortions and/or to improve signal to noise ratio.


Such noise compensation method is illustrated in FIG. 9A-FIG. 9B and FIG. 10 showing stage 9th and 10th of the SCP embodiment.
It is shown in FIG. 9A that:

    said noise affecting parameters supplied by 129T/129.5ST Normalized Amplitude Registers (abbreviated to 129NAR(0:P)/129.5NAR(0:P)) and 129.5ST Averaged Phase Difference Register (abbreviated to 129.5APDR(0:L)
    are used together with the 129 Tone Amplitude Thresholds/Next Sub-tone Amplitude Thresholds and Next-Sub-tone Phase Difference Thresholds,
    in order to decode address to the Next Sub-tone MNCC (Address(0:8)/NS_MNCC).


It is detailed in FIG. 9A that:

    said 129 Tone Amplitude Thresholds facilitating use of different coefficients programmed adaptively by PCU, are applied as T/AT1, T/AT2, . . . T/AT6, T/AT7;
    said Next Sub-tone Amplitude Thresholds facilitating use of different coefficients depending on 129.5ST Amplitude, are applied as NS/AT1, NS/AT2, . . . NS/AT6, NS/AT7;
    said Next Sub-tone Phase Difference Thresholds facilitating use of different coefficients depending on 129.5ST Phase Difference, are applied as NS/PDT1, NS/PDT2, . . . NS/PDT6, NS/PDT7;
    said Address(0:8)/NS_MNCC selects reading & loading of coefficients, compensating expected noise contribution from the 129.5ST, to their registers 129.5Ampl. Addition Reg/129.5 Ampl. Multiplication Reg./129.5 Phase Addition Reg./129.5 Phase Multiplication Register.


Very similar circuits and methods (shown in FIG. 9B) addressing the Previous Sub-tone MNCC (Address(0:8)/PS_MNCC) are applied in order to select & load coefficients, compensating expected noise contribution from the 128.5ST, to their registers 128.5Ampl. Addition Reg/128.5 Ampl. Multiplication Reg./128.5 Phase Addition Reg./128.5 Phase Multiplication Register.
These registers, loaded from NS_MNCC and PS_MNCC, supply coefficients producing estimates of noise compensating components which are added to 129T amplitude and to 129T phase (as shown in FIG. 10), in order to provide compensated amplitude in 129 Compensated Amplitude Register (129CAR(0:P,ERR)) and compensated phase in 129 Compensated Phase Register (129CPR(0:L,ERR)).
Such noise compensating coefficients are derived by PCU based on evaluations of noise patterns occurring in tones frequency region and their contributions to signal noise acquired during training session and supported by adaptive wave-form sampling and screening utilizing wide coverage of almost entire spectrum by Tones and Sub-tones detected with said FSFs.
The NFIT comprises:

    detecting noise patterns occurring in frequency domain by using frequency domain processing such as Frequency Sampling Filters for noise sensing in a wide continous frequency spectrum incorporating data carrying tones or frequency bands;
    detecting noise patterns occurring in time domain by using time domain processing for noise sensing over time intervals including tone (or band) reception intervals;
    using back-ground PCU for analyzing such detected noise patterns and for creating deterministic and random models of occurring noise patterns;
    using such models of noise patterns for deriving noise compensation coefficients used by the Real Time Processors for improving signal to noise ratios in received data carrying signal;
    taking advantage of the recovered symbols redundancy (assured by the RTPs time domain processing ability of recovering data symbol from every tone cycle) by applying such noise models for estimating probability of symbols recovered and/or for dismissing symbols accompanied by high noise levels close in time;
    using such probability estimates and/or dismissals of unreliable symbols for applying statistical methods which are more reliable than conventional DFT averaging of tone signal received.


Such ability of said symbol dismissal, if detected in a vicinity of high noise, is illustrated in FIG. 10, wherein:

    the comparison is made if the sum of 129T Amplitude Noise Components (128.5/129.5Amp.NoiseComp.) exceeds 129 Maximum Ampl. Noise (abbreviated to 129Max.AmpNoise) pre-loaded to 129T-CTRS by PCU as a total limit on both acceptable compensations from 128.5ST and 129.5ST taken together. if the comparison 128.5ANC+129.5ANC>129MAN, the ERROR bit marking such symbol for dismissal is written to the 129CAR(0:P,E).


Similarly for the 129T Phase Noise Components (128.5/129.5Pha.NoiseComp.):

    if the comparison 128.5PNC+129.5PNC>129MPN, the ERROR bit marking such symbol for dismissal is written to the 129CAP(0:L,E).


The NFIT comprises a method for recovery of data symbol transmitted by a singular half-cycle/cycle of said DMT or Multiband tone, wherein:

    an amplitude measure of said singular half-cycle/cycle, such as integral of amplitude over the half-cycle/cycle time period, and a phase measure of the half-cycle/cycle, are applied to a symbol decoder transforming such combination of amplitude and phase measures into a number representing said recovered data symbol.


Such symbol recovery method further comprises:

    comparing said amplitude measure to predefined amplitude thresholds, in order to decode an amplitude related factor in a recovered symbol definition;
    comparing said phase measure to predefined phase thresholds, in order to decode a phase related factor in recovered symbol definition;
    wherein such amplitude and phase comparators produce their parts of a binary address to a content addressed memory storing a counter of half-cycles/cycles detecting said symbol occurrences during said DMT or Multi-band signal frame;
    wherein such symbols counters memory (SCM) can accommodate different symbols, detected during said


DMT or Multi-band frame, varying during the same frame due to said channel distortions and changing in time noise distribution;

    sorting symbols, carried by singular half-cycles/cycles, detected during said DMT or Multi-band frame, in accordance to their detections numbers and/or distributions;
    application of statistical methods for selecting data symbol recovered, from said DMT or Multiband tone, such as selection of a symbol having higher detections number in a range outlined with statistical distribution models.


Implementation of such data symbol recovery, is exemplified in FIG. 11.
A DMT control registers set (DMT_CRS) programmed adaptively by PCU, supplies said amplitude thresholds (AT1, AT2, AT3, AT4) and said phase thresholds (PT1, PT2, PT3, PT4) to address decoder for symbols counts memory (AD_SCM); wherein:

    said AT1, AT2, AT3, AT4 (programmed adaptively by PCU) represent Amplitude Thresholds digitizing recovered amplitude;
    said PT1, PT2, PT3, PT4 (programmed adaptively by PCU) represent Phase Thresholds digitizing recovered phase.
    AD_SCM digitizes compensated amplitude/phase provided by CAR(0:P)/CPR(0:L) by comparing them with said amplitude and phase thresholds, in order to produce address ADR(0:3) equal to binary code of symbol detected.


Such ADR(0:3) is applied (as ADR/SCM) to the symbols counts memory (SCM) when the read-write signal (Rd-Wr/SCM) initializes read-write cycle in 129T symbol counts memory (129SCM).
In response to such Rd-Wr/SCM signal said 129SCM provides a content of a symbol counter (129Symb.Count(0:8)) identified by said ADR/SCM.
129Symb.Count is increased by 1 and is written back to the same symbol location in SCM (as updated counter CNT-UPD(0:8)/SCM), if 129SymAcc=1 (i.e. if both Error Bits CAR(E) and CPR(E) are inactive).
However; 129Symb.Count remains unchanged when it is written back to the same SCM location, if 129SymAcc=O (i.e. if CAR(E) or CPR(E) is active).
Maximum Count of detections of the same symbol discovered in present 129T, is stored in 129Max.CounterReg. (129MCR(0:8)) which is read by PCU at the end of DMT frame.
Any consecutive updated counter CNT-UPD/SCM (abbreviated as 129SC+1) is compared with such 129Max.CounterReg. (abbreviated as 129MCR).
If (129SC>129MCR)=1; the newly updated counter is loaded to said 129Max.CounterReg., and the address of the newly updated counter (equal to the binary code of the symbol detected) is loaded to 129Max.Cont.Addr.Reg. (129MCAR(0:3) which is read by PCU at the end of DMT frame.
Otherwise if (129SC>129MCR)=0; both 129Max.CounterReg. and 129Max.Cont.Addr.Reg. remain unchanged.
In order to simplify further PCU operations; there is a 129T detected symbols map register (129DSMR(1:16)) which has 16 consecutive bits designated for marking occurrence of the 16 consecutive symbols during DMT frame, wherein particular marking bit is set to 1 if corresponding symbol occurs one or more times. Such 129DSMR(1:16) is read by PCU at the end of DMT frame.
2. Embodiments of IST
The DRPS OFDM described in configuration 6 and shown in FIG. 13D, is designed to compare half-cycles/cycles of tones/sub-bands received from the resonating filters (see FIG. 4) with reference frames having expected sinusoidal contours in order to detect which of such frames is the closest one.
Such comparison can be accomplished using comparator shown in FIG. 13C (explained further below) as producing deviation integrals for continuing sinusoidal outputs produced by the resonating filters.
Averaged values of such deviation integrals can be used to select one of reference frames applied to this tone/sub-band as being the closest one and thus being useful for recovering amplitude related component of the data symbol.
Occurrence of minimum values may indicate phase of the tone/sub-band and thus can be useful for recovering phase related component of the symbol.
Samples of an interval of said received or preprocessed signal may be compared with elements of a reference frame as it is shown in FIG. 13C and explained below.
For a signal interval ending with a sample Sk of a signal, earlier samples Sk+1 of said sample Sk, may be defined by using 1 ranging from 0 to 15 if it is assumed that this interval is 16 samples long.
For such interval a deviation of its sample Sk+1 from its corresponding element R1 of a reference frame may be calculated as Modulus of (Sk+1−R1).
Consequently for every such interval, its deviation integral DIk may be calculated as equal to:




  
    D
    ⁢
    
      
    
    ⁢
    
      I
      k
    
  
  =
  
    
      ∑
      
        I
        =
        0
      
      15
    
    ⁢
    
      
      
        
          S
          
            k
            +
            I
          
        
        -
        
          R
          I
        
      
      
    
  




Estimates of minimums of such deviation integrals may be used to verify if:

    the interval comprises a data carrying contour (such as an edge of PAM or a half-cycle or cycle of tone or sub-band of OFDM);
    the frame is close enough to estimate a range of amplitude and phase represented by the contour in order to identify received or preprocessed signal subspace which this contour belongs to,
    wherein this particular subspace is predefined as carrying specific data by the inverse transformation algorithm.


As it has been indicated in the NFIT embodiment, the direct data recovery may be achieved by using such contours subspace identifiers for addressing Content Addressed Memory, pre-loaded with data implementing said inverse transformation algorithm.
Since this embodiment deviation integrals result from adding positive deviations between single samples and their mask counterparts, minimum values of such integrals indicate edge occurrences.
Such frame (having amplitude and phase attributes assigned to it) can recover specific data symbol encoded originally into a particular half-cycle/cycle by addressing a Content Addressed Memory.
The DRPS PSP OFDM described in configuration 9 and shown in FIG. 13B, is designed to use:

    amplitude integrals, produced by NFIT circuits for amplitude integration and registration (see FIG. 5)
    and phases of half-cycles/cycles, supplied by NFIT circuits for phase capturing (see FIG. 6),
    for selecting reference having amplitudes and phases close enough to limit number of comparisons made simultaneously for high order OFDM codes applied.


Such selection of close frames can be followed by comparisons interpretations and symbol recovery similar to those described above.
The DRPS PSP OFDM configuration shown in FIG. 13E, is optimized (compared to the configuration 12 and another presented in “Embodiments of NFIT”) by direct addressing of Content Addressed Memory with amplitude integrals and phase captures in order to recover data symbols, instead of comparing these integrals and phase captures with their references (as it's shown in configuration 12) or thresholds (as it's shown in “Embodiments of NFIT”) before applying the inverse transformation of sub-ranges identified by these comparisons.
3. Embodiments of PFRT/DSRC
3.1 Phase Synthesizer
The above mentioned first PS implementation is selected for the preferred embodiment, and it is shown in the FIG. 25, FIG. 26, FIG. 27 and FIG. 28.
The PS comprises wave timing definition, which includes two major components downloaded to the PS from the PCU:

    basic less frequently changed phase adjustments, which can include both periodical adjustments and fractional adjustments, define more stable components of wave-form phase;
    high frequency phase modulations, which can include both the periodical adjustments and the fractional adjustments, allow every leading edge phase and/or every falling edge phase to be modulated with a different modulation factor.


Said phase modulations are downloaded to the PS simultaneously in batches containing multiple different modulation factors, where every said batch refers to a series of consecutive wave edges.
The PS has internal selection circuits, which select and use consecutive modulation factors for modulating phases of consecutive edges.
In order to allow higher wave generation frequencies, 2 parallel processing circuits are implemented which use consecutive phase1/phase2 circuits for synthesizing phases of consecutive odd/even edges.
As it is shown in the FIG. 27, said basic phase adjustments are loaded to the Periodical Number Buffer (PNB) and to the Fractional Number Buffer (FNB); where they remain unchanged until PS internal Modulations Counter (MC) reaches MC=0 condition.
On the other hand, said modulation factors M1, M2-M6, M7 are shifted left, by one factor for every new edge, in the Phase Modulation Buffers (PMB1/PMB2) for providing consecutive modulation factor needed for a next edge in the left end of the PMB1/PMB2.
Such updated modulation factor is then added to the basic phase adjustments and resulting modulated phase adjustments are downloaded into the Periodical Number Registers (PNR1/PNR2) and into the Fractional Number Registers (FNR1/FNR2).
In order to synthesize an actual position of a new edge of the synthesized waveform; said downloaded modulated phase adjustments need to be added to a current edge position, and the results of said addition are downloaded into the Periods Counters (PC1 or PC2) and into the Fractional Selection Register (FSR)
The Sequential Clocks Generator (SCG) and Output Selection Circuits (OSC) are shown in the FIG. 25 and have been already explained in the subsection “3.5. Phase Synthesizer” of SUMMARY.
The Clock Selection Register 1/2 (CSR1/CSR2) specifies a sub-clock which will be selected in a forthcoming Phase2/Phase1 cycle of the reference clock fsync.
In order to remain settled during a whole next cycle of the fsync, the CSR1/CSR2 registers are loaded by the early sub-clocks of the present Phase2/Phase1 cycle of the fsync.
The CSR1/CSR2 are loaded:

    with a current content of the Fractional Selection Register (FSR) (shown in FIG. 27), if the LD_C1 or LD_C2 (Load Counter 1 or Load Counter2) signal indicates that an end period of the present phase adjustment is indicated by the C2E or C1E (Counter 2 End or Counter 1 End) accordingly (see FIG. 27 and FIG. 25);
    with the binary value 2S−1=R+1 which exceeds ranges of the 1st Clock Selector (1CS) and the 2nd Clock Selector (2CS) and results in none of selectors outputs being activated and none of sub-clocks being selected during a following phase cycle.


The Timing Control (TC) circuits are shown in FIG. 26, the resulting Timing Diagram of Phase Synthesizer (TDPS) is shown in FIG. 28, and TC operations are explained below.
The LD_C1 signal enables loading of the Period Counter 1 (PC1) with a number of periods which the previous stages of the Synchronous Sequential phase Processor (SSPP) have calculated for the current phase adjustment.
Said download deactivates/activates the C1E signal if a downloaded value is (bigger than 1)/(equal to 1) accordingly. When said downloaded value is bigger than 1, the C1EN=1 enables decreasing the PC1 content by 1 at every leading edge of the Clk1.1 until the PC1=1 condition is achieved and is detected by the PC1-OVF Detector which signals it with the C1E=1 signal.
It shall be noticed that: when a fractional part of a phase adjustment calculated in said FSR reaches or exceeds a whole period of the fsync, the overflow bit FSR(OVF)=1

    is activated and switches the PC1=1-OVF DETECTOR from said 1 detection mode to a 0 detection mode which prolongs current phase adjustment by 1 fsync period.


The phase 2 control circuit is driven by the C1E and by the LD_C1, and controls phase 2 operations with signals LD_C2, LD_RE2, LD_BU2; as it is further explained below.
The first C1E activation period generates the LD_C2 signal, and is followed by setting the LDR2_FF which terminates the LD_C2.
The LD_C2 signal; enables loading of PC2 with a periods number for the next phase adjustment, enables loading of the FSR with a fractional adjustment for the next phase adjustment, and enables a downloading of the FSR to the CSR1 or to the CSR2.
The LDR2_FF=1 generates the leading edge of the LD_RE2 signal.
The LD_RE2 signal clocks in; a new modified fractional adjustment to the Fractional Number Register 2 (FNR2), and a new modified periodical adjustment to the Periodical Number Register 2 (PNR2).
When the period number loaded by the LD_C2 is counted down to its end by the PC2, the C2E signal activates the LD_C1 similarly as the C1E has activated the LD_C2.
The LD_C1=1 resets both the C1E and the LDR2_FF in the next cycle;
The LDR2_FF=0 generates the leading edge of the LD_BU2 signal.
The LD_BU2 signal clocks in; a previous PMB2 content shifted left by S+1 bits, or a new PM[M6,M4,M2,M0] content from the PCU when the Modulations Counter (MC) is decoded as MC=0.
The phase 1 control circuit is similarly driven by the C2E and by the LD_C2; and similarly generates the LD_C1, LD_RE1, LD_BU1 signals for controlling phase1 operations.
The only differences in the phase 1 versus phase 2 operations, are specified below:

    
    
        The LD_BU1 signal clocks in a decreased by 1 value to the MC which is the modulo 4 counter.
        The DECODER MC=0 generates the MC=0 signal which selects provided by the PCU; the Periodical Number (PN)/the Fractional Number (FN)/the Phase Modifications (PM) to be loaded into the Periodical Number Buffer (PNB/the Fractional Number Buffer/the Phase Modifications Buffer 1(PMB1) by the leading edge of the LD_BU1.
        The DECODER MC=1 generates the MC=1_INT interrupt signal to the PCU, which informs the PCU that all the above mentioned phase adjustment parameters have been already stored in the PS buffers and can be replaced by new phase adjustment parameters.
    
    


3.2 Heterodyne Timing Configuration
FIG. 24 shows the heterodyne timing configuration (HTC) according to the preferred embodiment.
The HTC integrates both Digital PLLs (DPLLs) and Analog PLLs (APLLs) into a single CMOS ASIC, with the exception of the external VCXO which provides a stable clock (Fil_LocClk) having very low phase jitter.
Said APLL mode of the HTC is described below.
The Reference Selector (RFS) is programmed by the PCU to select one of the external reference clocks (Ext_RefClk). Such selected external reference clock is applied to the reference input of the Analog Phase Detector (APD) which drives the Loop Filter of the VCXO which provides the stable low jitter output f_filter.
The Fil_OutClk; drives the Output PLL (OUT_PLL), and is connected to the fsync/L input of the Return Clock Synthesizer (RET_PS) which is implemented with the PS embodiment described in the previous section.
The RET_PS synthesizes the RetClk, which is connected to the APD return input.
It shall be noticed that very wide ranges of the RET_PS frequency adjustments, enable the PCU to tune the RET_PS to any frequency which the selected external reference may have.
Said OUT_PLL generates the output reference clock (OutRef) which drives the Output Clocks Generator (OCG) which provides all the major HTC output clocks OutClk(T:1).
Since the OCG consists of frequency dividers having very tightly controlled and well matched propagation delays, all the OutClk(T:1) are phase aligned with the Fil_OutClk and between themselves.
The DPLL mode of the HTC is described below.
The Fil_OutClk signal is programmed to be selected by the RFS for the APD reference signal, and the RET_PS provides the APD return signal which is synthesized from the same Fil_OutClk signal.
One of the external reference waveforms (Ext_RefWfm) is selected by a selector controlled by the PCU for being processed by the NFED providing the filtered reference waveform (Fil_RefWfm), which is connected to the Time Stamp Decoder (TSD) and to the FPD1.
Local oscillator fixed output (LocOsc) is connected to the FPD2.
Both frame phase detectors FPD1/FPD2 shall use the high frequency sampling clock (SampClk) for accurate digital measurements of the PhaErr1 and the PhaErr2.
Said sampling clock is generated by the frequency multiplier OutRefxR from the OutRef generated by the OUT_PLL.
Since the OutClk(T:1) output clocks are phase aligned with the OUT_PLL ouput clock OutRef, and the sampling clock SampClk is phase aligned with the OutRef as well; the SampClk is phase aligned with the HTC output clocks OutClk(T:1).
The FPD1 measures a phase error between the sampling clock SampClk and the Ext_RefWfm, as □□2=□_sam{tilde over (p)}□_wfm.
The FPD2 measures a phase error between the sampling clock SampClk and the LocOsc, as □□2=□_sam{tilde over (p)}□_osc.
The PCU reads the measured phase errors and uses the RET_PS to introduce digital phase displacements between the APD reference input and the APD return input which will drive the VCXO based PLL for providing required phase transfer functions between the Fil_OutClk and the Ext_RefWfm.
Since the Fil_OutClk drives the OUT_PLL which has much higher BW than the VCXO PLL and the OUT_PLL determines phase of the OutClk, the OutClk implements the same phase transfer function as the Fil_OutClk.
Based on the measurements of □□1 and □□2, the PCU calculates said Periodical Numbers (PN), Fractional Numbers (FN) and Phase Modifications (PM) which need to be provided to the Return Phase Synthesizer (RET_PS); in order to achieve a preprogrammed transfer function between the HTC output clocks and the selected DPLL reference clock Ext_RefWfm.
HTC free-run and hold-over modes use the above described DPLL mode configuration, as it is described below.
In the free-run mode; the PCU uses the phase error measurements for calculating phase differences which need to be inserted via the RET_PS for providing said OutClk locking to the local oscillator LocOsc.
In the hold-over mode; the PCU inserts phase differences via the RET_PS which cause the OutClk to maintain its last frequency displacement versus the LocOsc.
3.3Noise Filtering Edge Detectors
The preferred embodiment implements the above defined general components of the NFED and is shown in FIG. 29, FIG. 30 and FIG. 31.
The NFED comprises over-sampling and capturing of consecutive wave-form intervals in specifically dedicated consecutive wave registers, wherein odd intervals are written into the wave register 1WR and even intervals are written into the wave register 2WR. Therefore incoming stream of samples is split into the two parallel processing phases (sometimes named as parallel synchronous pipelines). The first processing phase begins in the wave register 1WR and the second begins in the register 2WR. Such splitting into 2 parallel phases obviously doubles cycle time available in the sequential stages following the register 1WR and in the stages following the 2WR as well.
A sequential clock generation circuit (SCG) shows a method for splitting a steady stream of mutually overlapping sub-clocks spaced by a gate delay only into sub-sets of sub-clocks active during their dedicated phases only and non-active during all other phases. Such subsets are obviously used for providing timing for their dedicated phases.
The wave register 1WR is further split into 2 parallel sub-phases and the 2WR is split into other 2 parallel sub-phases, for the purpose of quadrupling cycle time available in said sub-phases (see the FIG. 29 showing the wave registers 1WR, 2WR followed by the wave buffers 11WB, 12WB, 21WB, 22WB).
In order to provide all wave samples needed for the filtering edge detection along a whole wave buffer, the NFED includes rewriting:

    
    
        the end part 2WR(R:(R−M+1) of the wave register 2WR, into the front parts 11WB(M:1),12WB(M:1) of the wave buffers 11WB,12WB;
        the end part 1WR(R:(R−M+1) of the wave register 1WR, into the front parts 21WB(M:1),22WB(M:1) of the wave buffers 21WB,22WB.
    
    


The preferred embodiment is based on the assumptions listed below:

    
    
        the wave registers 1WR and the 2WR are 15 bit registers (i.e. R=14);
        the rising edge mask REM(M:0) and the falling edge mask FEM(M:0) are 8 bit registers (i.e. M=7) and the PCU loads the same masks equal to 00001111 to both mask registers;
        the rising edge threshold RET is loaded with 0110 (6 decimal), and the falling edge threshold FET is loaded with 0010 (2 decimal);
    
    


The digital filter arithmometers 21DFA1/22DFA1/11DFA1/12DFA1 perform all the comparison functions, between the edge mask registers REM/FEM and the waveform buffers 21WB/22WB/11WB/12WB involving the edge threshold registers RET/FET, with the 3 basic operations which are further explained below.
The first operation is performed on all the waveform bits and involves the edge mask bits as it is specified below:
For every waveform buffer consecutive bit WBk the surrounding bits WBk−4, WBk−3, WBk−2, WBk−1, WBk, WBk+1, WBk+2, WBk+3 are logically compared with the mask bits B0, B1, B2, B3, B4, B5, B6, BM and the resulting 8 bit binary expression BEk(7:0) is created as equal to;

    BEk(0)=(WBk−4=B0), BEk(1)=(WBk−3=B1), BEk(2)=(WBk−2=B2)
    BEk(3)=(WBk−1=B3), BEk(4)=(WBk=B4), BEk(5)=(WBk+1=B5),
    BEk(6)=(WBk+2=B6), BEk(7)=(WBk+3=B7).


The second operation adds arithmetically all the bits of the binary expression BEk(7:0) and the resulting edge proximity figure EPFk is calculated as equal to EPFk=BEk(0)+BEk(1)+BEk(2)+BEk(3)+BEk(4)+BEk(5)+BEk(6)+BEk(7) which shall amount to a 0-8 decimal number.
During the first and the second operations: all bits of any particular wave buffer have their specific edge proximity figures calculated at the same time during a cycle assigned for one of the arithmometers 21DFA1/22DFA1/11DFA1/12DFA1 attached to that buffer.
Since there are 15 bits in every wave buffer every such arithmometer consists of 15 parallel micro-arithmometers, wherein each such micro-arithmometer performs operation on an 8 bit edge mask and on 8 bit wave region.
Since this arithmometers perform the most intense processing, said quadrupling of cycle time by gradual splitting from the original 1 phase into the present 4 parallel phases was needed.
The third operation performs functions explained below:

    
    
        1. In order to carry the same level from the last bit of the previous phase DFR1 into the following bits of the present phase digital filter register2 (DFR2), the last bit DFR1(R) of the previous DFR1 is always rewritten into the carry bit DFR1(C) of the present DFR1 and is used by the digital filter arithmometer2 (DFRA2) to fill front bits of the DFR2 with the same level as the last bit of the previous phase DFR1. The verification is made if the EPFk indicates a rising edge condition by exceeding the content of the rising edge threshold RET(T:0). Consequent detection of the EPFk>RET=6 condition, sets to level=1 the corresponding DFR1k bit of the DFR1 and all the remaining bits of the present DFR1 until a falling edge is detected as it is further described below. 2. The verification is made if the EPFk indicates a falling edge condition by being smaller than the content of the falling edge threshold FET(T:0). Consequent detection of the EPFk<RET=2 condition, sets to level=0 the corresponding DFR1k bit of the DFR1 and all the remaining bits of the present DFR1 unless a rising edge is detected as it explained above.
    
    


The digital filter arithmometers 21DFA2/22DFA2/11DFA2/12DFA2 perform; the inter-phase continuation of filling front bits of the present phase register in accordance with the level set in the last bit of the previous phase, followed by said edge displacement which compensates for duty cycle distortions due to inter-symbol interference (ISI), etc.
The edge displacement comprises the 3 basic operations described below.

    
    
        Any DFR1 rising edge, indicated by a level 0 to 1 transition, is shifted left by a number of bits specified by a content of the rising edge displacement register (RED(D:0)) loaded by the PCU in accordance with its filtering algorithms.
        Any DFR1 falling edge, indicated by a level 1 to 0 transition, is shifted left by a number of bits specified by a content of the falling edge displacement register (FED(D:0)) loaded by the PCU in accordance with its filtering algorithms.
        In order to propagate said displacement operations from the present phase to the previous phase; the propagated sign of the edge bit (DFR2(Sp)) and the propagated bits (DFR2(Dp:0)), are calculated by the DFA2 and are written down into the DFR2 extension DFR2(Sp,Dp:0).
    
    


In order to propagate said displacement operations from the next phase DFR2 into end bits of the present phase digital filter register3 (DFR3); the propagated sign of the edge bit and the propagated displaced bits DFR2(Sp,Dp:0) from the next phase, are used by the digital filter arithmometer3 (DFRA3) to fill end bits of the digital filter register3 (DFR3) with the correctly displaced bits propagated form the next phase to the present phase.
3.4 Wave-Form Screening and Capturing
The wave-form screening and capturing (WFSC) of screened out intervals is performed by the circuits which are shown in FIG. 32 and the timing diagrams of the WFSC are shown FIG. 33.
The WFSC allows the PCU to perform screening and capturing of the incoming signal, for timing intervals which correspond roughly to a period of a single data bit, based on a content of the wave buffers 11WB, 12WB, 21WB and 22WB.
The WFSC allows the PCU to screen signal quality of incoming wave form, by applying programmable screening functions using programmable data masks, as it is listed below:

    
    
        content of said wave buffers can be verified for compliance or non compliance with a mask provided by the PCU, based on verification functions and verification tolerances which are programmed by the PCU;
        if any wave buffer verification detects preset by PCU screening out criteria to be met, the corresponding content of a wave buffer is captured and made available for PCU for further analysis;
        in addition to the wave buffer capturing, a number of said screened out results will be counted and communicated to the PCU as well.
    
    


In addition to the above mentioned screening; the WFSC allows also the PCU to select arbitrarily a content of any of the wave buffers during any particular time slot; for being captured and made available for analysis by the PCU.
The above mentioned signal screening is implemented by the WFSC, as it is explained below.
The Mask Detection Arithmometrs (11MDA and 12MDA) for the WFSC are positioned similarly as the DFAs of the NFED.
The second stage uses the mask detection arithmometers 11MDA/12MDA for identifying wave-forms which are beyond usually acceptable range defined by the PCU.
The programmable control unit (PCU) determines logical and/or arithmetical processing which the 11MDA/12MDA shall perform, by pre-loading the detection control register (DCR) with a control code applied as the DCR(P:0) to the 11MDA/12MDA.
Additionally the PCU determines the mask DMR(R:0) which the captured data 11WB(R:0)/12WB(R:0) shall be processed against, by pre-loading the detection mask register (DMR).
The 11SEL signal equal to 1/0 selects; the 11WB(R:0)/12WB(R:0) to be downloaded to the phase one detected data buffer (1DDB) by the clock 1Clk2 (see FIG. 32 and FIG. 33), if the 11DET/12DET indicate detection of a pre-selected mask by the mask detection arithmometer 11DMA/12DMA.
At the beginning of the next time frame, which has 128 phase1 cycles, the last captured 1DDB content is further downloaded to the phase1 data register (1DDR) by the clock signal 1Clk3/128.
Number of said mask detections is counted in the mask counter buffer (1MCB), as it is explained below:

    
    
        at the beginning of every time frame which has 128 phase1 cycles, the 1MCB is reset/preset to 0/1 if there isn't/is a mask detection for the first cycle of the frame which is signaled by the 1PHA/128ena=1;
        the 1MCB is increased by 1/kept the same, if there is/isn't any mask detection during a particular phase1 cycle;
        at the beginning of the next time frame, the 1MCB is downloaded to the phase1 mask counter register (1MCR) and the output of the 1MCB>0 decoder (MCB>0 DEC) is downloaded to the 1MCR(P) bit, by the 1Clk3/128.
    
    


Said 1DDR and 1MCR are read by the PCU, when the beginning of the next frame is communicated to the PCU by the phase1 128th clock enable signal (1PHA/128ena) and the above mentioned 1MCR(P)=1 indicates that at least 1 detection of a pre-selected mask occurred during the previous frame.
Said PCU controlled capturing of a wave buffer content is implemented, as it is further described below.
The sample number register (SNR) is loaded by the PCU: with a phase number defined as phase1/phase2 if the SNR(0) is set 0/1, and with a particular phase cycle number in a time frame defined by SNR(7:1) bits.
Since there are 2 phases with 128 cycles per time frame, SNR(7:0) bits define 1 of 256 sampling cycles for having its wave buffer captured and made available for a further analysis by the PCU.
Said SNR is downloaded into the phase1 sample number buffer (1SNB) at the beginning of a time frame by the first phase1 clock of the frame 1Clk2/128.
At the beginning of a time frame: the phase1 sample number counter (1SNC) is set to 0, since the 1PHA/128ena selects 0 to be loaded into the 1SNC by 1Clk2.
During every other cycle of the time frame: 1 is added to the SNC content, since the 1PHA/128ena is inactive during all the next cycles of the frame.
The 1SNC(7:1) and the 1SNB(7:1) are being compared by the logical comparator (Log.Comp.), which produces the Eq=1 signal when their identity is detected.
Said Eq=1 enables the 1SNB(1)=0/1 to select the 11WB(R:0)/12WB(R:0) in the 3:1 selector (3:1 SEL), for capturing in the phase1 sampled data buffer (1SDB).
At the beginning of the next time frame, the output of the 3:1 SEL is additionally captured in the phase1 sampled data register (1SDR) by the signal 1Clk3/128.
Said 1SDR is read by the PCU, which is notified about availability of the requested sample by the signal 1PHA/128ena.
3.5 Receiver Synchronization Techniques
Functional block diagram of inherently stable synchronization system is provided in FIG. 34 wherein recovery of OFDM receiver sampling clock Cs and local symbol frame Fls is shown. More detailed implementation and partitioning of such system is shown in FIG. 36.
Samples from an OFDM composite signal interval, long enough to comprise entire OFDM symbol, are processed by the Synchronous Sequential Processor (defined in subsections 3.4 and 3.7 of SUMMARY) which uses Cs as its reference clock (see FIG. 34 and FIG. 35).
Sub-clocks of such reference clock, driving such SSP used for OFDM processing, may not need to facilitate phase resolution matching single gate delay. Therefore a conventional delay line, consisting of serially connected flip-flops driven by a frequency multiplier of the reference clock, can be sufficient to generate such lower resolution sub-clocks instead of using the delay line consisting of serially connected gates with all elaborate timing involved.
However independent of any delay line implementation, SSP architecture guaranties that all SSP micro-operations are performed in exactly predefined time windows within known time displacements to such reference clock. Therefore SSP processing delay measured from entering last sample of an interval processed to producing the final result of such interval processing is totally predictable.
As specified therein, SSP includes real-time processing stages of incoming wave-form and a programmable computing unit (PCU) for supporting any adaptive signal processing dependent of previous micro-operations results or wave-form content.
SSP uses interrupts to acquire results of such PCU adaptive processing, while PCU produces such results in advance before they are needed (see also subsection 3.8 of SUMMARY). Therefore SSP can use such results in predefined time windows synchronizing known sequence of said SSP micro-operations, while PCU accommodates all changes of processing time and/or algorithms.
Since such SSP is used to detect composite frame boundary, resulting boundary detection delay Tbd is known very accurately.
Despite such accurate Tbd, composite signal distortions due to channel interference and inherent problems of conventional methods for composite frame boundary detection, shall be expected to cause noticeable errors in boundary detection times which convey into receiver time offset errors.
However said predictable Tbd of the boundary detection signal Sbd (see FIG. 34) facilitates generation of the referencing frame Fr, re-timed by the sampling clock Cs.
Such Fr is applied to the digital frequency detector (DFD) which produces frequency offset estimate Fos by subtracting said expected nominal number of sampling clocks form the number of sampling clocks counted during said referencing frame interval.
As such DFD arrangement facilitates measuring frequency offset within referencing frame intervals corresponding to multiple periods of OFDM composite frame, such prolongation of frequency sensing intervals multiples accuracy of frequency offset measurements (see also time-diagrams in FIG. 34 and Note 4 referring to it in subsection “5. Brief Description of the PFRT/DSRC Drawings”).
Such much more accurate frequency offset Fos applied to the frequency locked loop FLL, enables generation of said sampling clock with frequency by one order more accurate and thus prevents any inter-bin leaking endangering IDFT/IFFT processing of OFDM composite frame.
Such DFD/FLL configuration offers other significant advantages as well over phase locked loops PLL used conventionally in OFDM receivers. Such configuration assures much faster frequency acquisition when connecting to new composite signal source, and avoids PLL instability when exposed to an unknown spectrum of phase noise caused by unpredictable channel interference and inaccuracy of conventional phase measurements methods.
Inherent stability is achieved by combining such stable sampling clock generation by FLL with the phase synthesizer PS (defined in subsections 3.4 and 3.5 of SUMMARY) working in the open ended configuration (shown in FIG. 34 and FIG. 36).
Such open ended PS configuration applies modifications of referencing frame phase with programmable phase steps defined by sub-clocks of sampling clock, wherein such sub-clocks are generated internally in PS from flip-flop based delay line driven by FreqDetClk produced by the frequency multiplier Samp-Clk×R of sampling clock Cs.
Such PS method (defined in the subsection 3.5 of SUMMARY) uses the same SSP architecture as that used for the boundary detection discussed above. Similarly sub-clocks driving such SSP do not need to facilitate phase resolution matching single gate delay. Coincidentally sub-clocks used by PS for defining programmable phase steps applied to the local symbol frame do not need to provide phase resolution matching single gate delay either. Therefore the same sub-clocks, generated by conventional flip-flop based delay line, can be used for both; for driving said SSP utilized by SP, and for defining said programmable phase steps.
Such conventional delay line is used as consisting of serially connected flip-flops driven by the frequency multiplier Samp-Clk×R of the sampling clock wherein the sampling clock represents frequency multiplication of the local symbol frame (utilized as the reference clock by the SF_PS) by said nominal number Nn. Consequently total frequency multiplication factor amounts to R×Nn.
PCU produces such steps number definition before it is requested by PS and places such steps number on its output PCU-OUT in response to PS interrupt MC_INT.
PCU shown in FIG. 36 receives; the referencing frame Fr, the sampling clock Cs, the boundary delay time Tbd and said frequency offset Fos.
When synchronization acquisition is initialized, Fr presets an PCU internal Fr phase register to Nn-Tbd, wherein Nn is said nominal number expected for reference frame interval covering single OFDM symbol.
As such presetting of PCU internal Fr register provides said programmable presetting of numerical first edge specific for the FPD (see the subsection 3.6 of SUMMARY), it utilizes such PCU function for upgrading this DPD to provide such FPD functionality.
At the same time the referencing frame prompts the PCU_OUT register to provide definition of such Nn-Tbd phase step, and prompts the symbol frame phase synthesizer SF_PS to generate PCU interrupt MC=1_INT and to implement such Nn-Tbd phase step.
Consequently the first edge of the Local Symbol Frame Fls is generated with the Nn-Tbd phase displacement to the initializing edge of Fr.
Dependent of specifics of a particular PS design;

    such generation of Fls first edge displaced by Nn-Tbd phase step to the referencing frame edge, can include resetting the phase of frame generated previously by PS before such phase step is applied.


As PCU receives consecutive Fos values defining displacements of next detected Fr boundaries to consecutive expected boundaries, it keeps updating track record of previous Fos and said Fr phase register with such Fos values in order to maintain continuous record of Fr phase changes and present status.
In order to avoid uncontrolled phase transients resulting from an accumulation of DFD digitization errors, only DFD design eliminating such digitization errors accumulation can be used (such DFD is defined in U.S. Pat. No. 6,864,672 by Bogdan).
Similarly PCU keeps also track record of previous phase steps defined to SF_PS and keeps updating its internal Fls phase register defining present phase of the local symbol frame.
Based on such data about Fr phase and Fls phase, PCU calculates a number of said phase steps which the referencing frame phase needs to be modified by, in order to implement a preprogrammed phase/frequency transient function between the local symbol frame and the referencing frame.
Such configuration enables accurate phase frequency control reducing phase noise and jitter.
In addition to the SF_PS, configuration shown in FIG. 36 uses another phase synthesizer FLL PS placed in the return path of the analog phase locked loop APLL used to modify sampling clock frequency in order to minimize said frequency offset between the sampling clock and said composite signal clock.
Additionally to the data mentioned above, PCU keeps track of phase steps introduced into the sampling clock Cs via the FLL PS. Therefore PCU has all the data defining frequency and phase relations between the sampling clock Cs and the crystal oscillator clock LX_Clk, and between the LX_Clk and said composite frame clock outlined by the referencing frame clock.
Similar configuration shown in FIG. 37 utilizes LX_Clk, instead of the sampling clock, for producing said Freq.DetClk. Therefore PCU scales said nominal number Nn, proportionally to frequency offset between the LX_Clk and the composite clock outlined by the Fr, before utilizing such Nn for measuring Fos with the DFD referenced by the LX_Clk.
Synchronization System with improved stability shown in FIG. 35 and FIG. 38, includes: using the additional DPD for measuring time offset (phase error) Trf-ls between the referencing frame Fr and the symbol frame Fls, instead of relying entirely on PCU subroutines explained above; such Trf-ls is supplied to PCU which uses it to maintain close control of such time offset (phase error) by defining appropriate phase steps to the symbol frame synthesizer SF_PS.
Such synchronization system can facilitate even closer control of such phase offset, while it implicates lesser stability improvements and simpler phase frequency control less efficient in reducing phase/frequency transients.
High Accuracy FLPS shown in FIG. 39 represents high performance synchronization system which will be needed in future high speed wireless/wireline OFDM and mobile receivers, including next generations of ADSL, WiFi or WiMAX.
Such system facilitates multiplying low frequency (down to 30 kHz) of XTAL oscillator (LX_Clk) by very high factor (up to 50 000), in order to utilize very inexpensive low frequency crystal cuts for producing highly stable local oscillator clock.
Such frequency multiplier utilizes DFD1 for measuring frequency error XTALos between the XTAL oscillator clock (LX_Clk) and the sampling clock Cs represented by the FreqDetClk, wherein the frequency multiplication factor R shall be lower than 10 in order to avoid stability problems in SOC PLL implementations.
PCU reads the frequency error XTALos and produces sequence of PCU-OUT signals supplied to the frequency locked loop phase synthesizer (FLL PS) located in the reference path of VCXO based analog PLL having very low bandwidth (for example 0.1-1 kHz).
Such PCU_OUT signals cause said FLL PS to insert phase errors which drive said analog PLL into producing sampling clock Cs maintaining pre-programmed frequency relation to the LX_Clk.
Since such PCU-OUT signals represent sequence of small phase steps applied with frequency by several orders higher than that of analog PLL bandwidth, resulting Cs jitter shall be very low.
Consequently, such system multiplies low frequency of highly accurate inexpensive local XTAL oscillator (LX_Clk), in order to produce sampling clock frequency with accuracy much better than 1 ppm.
Such system utilizes SCCS concept of multiplying low frequency of highly accurate inexpensive local XTAL oscillator, in order to produce sampling clock frequency with accuracy much better than 1 ppm (see the subsections 3.1, 3.2 and 3.3 of SUMMARY).
This system combines all the advanced features, explained above for the FLPS shown in FIG. 36, combined with such highly efficient frequency multiplication method.
3.6 Direct Synthesis of Receiver Clock
The direct FLPS (DFPLS) configuration, implementing the DSRC, and DFPLS timing are shown in FIG. 44A and FIG. 44B and DFLPS operations are described below.
A phase error between the referencing signal frame and corresponding to it oscillator frame is measured by the frequency/phase detector (FPD).
Such FPD is explained in greater detail in subsection “3.6 Frame Phase Detector” of SUMMARY.
The FPD utilizes an oscillator clock counter (OscClk_Counter) for counting oscillator clocks (OscClk) occurring during a particular period of the referencing signal frame.
PCU performs operations listed below.

    
    
        1. Reading such OscClk_Counter, in response to the read counter request (RdCounter_Req) sent by FPD.
        2. Calculating the measured phase error (MeasPhaError) by subtracting a nominal number of oscillator clocks (N) expected during the referencing frame period, from the actually counted number of oscillator clocks represented by the OscClk_Counter; i.e.:

MeasPhaErr=OscClk_Counter−N 

        3. Estimation of a predicted phase error (PredPhaErr), introduced to a phase of the synthesized frame by slowly changing factors such as: a drift of oscillator frequency caused by temperature or aging or a combination of the frequency drift and slow fluctuations of oscillator clock phase.
    
    


The PredPhaErr can be estimated as equal to an averaged sum of the measured phase errors added over a set of consecutive M periods of the referencing frame preceding a next synthesized frame; ie.:

i=M 

PredPhaErr=1/MΣMeasPhaErr(i)

i=1

wherein: MeasPhaErr(i)=OscClk_Counter(i)−N 

Since the FPD allows adding consecutive contents of the oscillator clock counter without accumulation of their digitization errors, the summation shown above can be calculated with a total error limited to 2 counter digitization errors no matter how large the M number is.
The PredPhaErr is calculated for and applied to amend phase of the next synthesized frame only and it is calculated again for every following synthesized frame using a set of M measured phase shifted accordingly. Averaged summation of preceding measured phase errors stored in a first in first out (FIFO) memory may be applied to produce such PredPhaErr.
The number M shall be selected as large enough to enable sufficiently accurate estimation of the frequency drift contributing a more steady component to the PredPhaErr. However, the M shall be also selected as small enough to enable sufficiently agile estimation of frequency & phase fluctuations of the oscillator clock contributing less steady components to the PredPhaErr.
Such balanced choice of M shall be made based on an analysis of frequency/phase characteristics of the referencing frame and the oscillator clock.
Such choice of M may be supported by applying known methods of statistical analysis of the measured phase errors such as Allen or Hadamard Deviations.
Such PredPhaErr used for amending the last synthesized frame/next synthesized frame will be named further on as Last_PredPhaErr/Next_PredPhaErr accordingly.
Consequently, predicted phase amendments applied to the last/next synthesized clock frames, can be specified as:

    Last_PredPhaAmend=Last_PredPhaErr,
    Next_PredPhaAmend=Next_PredPhaErr
    
        4. Calculation of a next variable phase amendment (Next_VarPhaAmend) applied to the next synthesized clock frame, in order to eliminate a phase tracking error introduced to the previous synthesized clock frame (Last_PhaTraErr) by a part of the previous measured phase error (Last_MeasPhaErr) which has not been compensated by the previous predicted phase error (Last_PredPhaErr); i.e.:

Next_VarPhaAmend=Last_PhaTraErr;

        wherein

Last_PhaTraErr=Last_MeasPhaErr−Last_PredPhaErr

    
    


It shall be noted that since the above dependencies are applied consistently to all consecutive synthesized clock frames, any accumulation of phase tracking errors is prevented as it is shown below.
It can be seen below that an eventual accumulated phase tracking error would be equal to:

Last_AccPhaTraErr=Penult_AccPhaTraErr+Last_MeasPhaErr−Last_PredPhaAmend−Last_VarPhaAmend.

However

Last_VarPhaAmend=Penult_AccPhaTraErr.

Therefore:

Last_AccPhaTraErr=Last_MeasPhaErr−Last_PredPhaAmend=Last_PhaTraErr.

The above equation confirms that the last accumulated phase tracking error is defined entirely by the last measured phase error reduced by the last predicted phase amendment without accumulating any residual error from clock frames synthesized previously.

    
    
        5. PCU calculates a next periodical phase amendment (Next_PerPhaAmend) by adding the next variable phase amendment to the next predicted phase amendment, i.e.:

Next_PerPhaAmend=Next_PredPhaAmend+Next_VarPhaAmend

        6. PCU calculates control signals implementing the subtraction of the next periodical phase amendment from the phase of the next frame of synthesized clock produced by the PS, by distributing such subtraction gradually over the next period of the synthesized clock frame.
    
    


Wherein the tracking error calculated by and controlled by the PCU enables maintaining of phase alignment of the synthesized clock to the external referencing signal, since such tracking error shows an accurate amount of a phase difference between the referencing signal and the synthesized clock expressed in local oscillator sub-clocks.
The predicted phase amendment has been exemplified above as derived by using the moving average filter designed for detecting components of the measured phase errors related mainly to the frequency misalignment or difference.
However, the DSRC invention utilizes particular said predicted phase amendments for reducing phase tracking errors of corresponding particular periods of the synthesized frame only, as the phase tracking errors of the corresponding periods are always eliminated by said variable phase amendments applied to periods of the synthesized frame following the corresponding periods.
Therefore within the DSRC invention a wide variety of predictive/periodic phase amendments may be chosen as most suitable for reducing phase tracking errors of the synthesized frame in specific applications, without any departure from the DSRC principle of operation securing prevention of uncontrolled phase transients of the synthesized clock.
Such predictive/periodic phase amendments remaining within the scope of the DSRC invention, may be derived by using a combination of different filters suited for detecting phase errors components corresponding to different frequency/phase distortions characteristic for specific applications.
In particular, such combination of different filters may include the simple moving average filter presented above and a weighted moving average filter.
Such weighted moving average filter may be utilized when it is important to detect components of the measured phase errors corresponding to a spread of the boundary detection delays (ATbd) occurring when the referencing frame is recovered using less accurate methods or a received signal is affected significantly by a transmission channel noise or distortions (see the subsection 3.10 of SUMMARY).
The ΔTbd may be estimated by verifying a deviation of a corresponding measured phase error from the output of a simple or weighted moving average filter (used for estimating the predicted phase amendment corresponding to the frequency drift or slow frequency/phase fluctuations of the oscillator clock).
The ΔTbd may be estimated as equal to: a part of the corresponding measured phase error which exceeds an expected range of the output of the averaging filter or an output of a filter fed with consecutive such parts exceeding the expected range.
Such ΔTbd estimates may be used for minimizing phase jitter of the synthesized clock caused by the inaccurate boundaries detections, as it is exemplified below.
The ΔTbd occurring in the penultimate referencing frame (see FIG. 44B) erroneously adds the ΔTbd error to Penult MeasPhaErr designed to measure phase error of the oscillator clock related to accurately detected referencing frame (i.e. with ΔTbd=0).
Therefore the Last_VarPhaAmend is increased erroneously by the ΔTbd as well.
In order to prevent −ΔTbd phase jitter in the synthesized clock (caused by such increase of the Last_VarPhaAmend), the Last_PredPhaAmend (calculated by the moving averaged filter affected insignificantly by the ΔTbd) needs to be modified by decreasing it by the ΔTbd.
Consequently:

Last_PhaTraErr=Last_MeasPhaErr−(Last_PredPhaAmend−ΔTbd)−ΔTbd;

i.e.

Last_PhaTraErr=Last_MeasPhaErr−Last_PredPhaAmend.

However such ΔTbd also erroneously subtracts the ΔTbd error from the Last_MeasPhaErr.
Therefore the Next_VarPhaAmend is decreased by the ΔTbd as well.
In order to prevent +ΔTbd phase jitter in the synthesized clock (caused by such decrease of the Next_VarPhaAmend), the Next_PredPhaAmend (calculated by the moving averaged filter affected insignificantly by the ΔTbd) needs to be modified by increasing it by the ΔTbd.
Consequently:

Next_PhaTraErr=Next_MeasPhaErr−(Next_PredPhaAmend+ΔTbd)+ΔTbd;

i.e.

Next_PhaTraErr=Next_MeasPhaErr−Next_PredPhaAmend.

The oscillator clock jitter can be reduced by supplementing the VCXO or a MEM oscillator used to implement the local oscillator with a jiitter filter (see FIG. 44C),

    in order to reduce synthesized clock jitter even further for applications where the phase jitter reduction is more critical due to higher data rates transmitted on individual carriers or sub-carriers.


The DSRC invention presented herein contributes methods, systems and circuits for a variety of implementations of synchronization solutions which include but are not limited to those mentioned above.
Such implementations of the DSRC designed as suitable for different applications, will be obvious for persons having ordinary skill in the art.
More specific description of DSRC configurations shown in FIG. 44A, FIG. 44B and FIG. 44C and some of their applications, are provided below.
The phase synthesizer (PS) produces the synthesized clock based on PCU control signals (PCU_OUT) communicating such periodical phase amendments (PerPhaAmend) implementing phase synthesis functions specified above.
Such phase synthesizer and its internal operations and circuits are explained in greater detail in subsection “3.5 Phase Synthesizer” of SUMMARY, and in subsection “3.1 Phase Synthesizer” provided above in this section.
DSRC initialization presetting or eliminating start-up phase offset of the synthesized clock versus the referencing signal, can be implemented with PCU operations listed below:

    an initial validation of the referencing signal frame received by PCU;
    resetting internal PCU register containing said phase tracking error,
    sending PCU-OUT content presetting to correct initial values all PS internal phase & frequency modification registers including PNB, FNB and PMB.


Other initialization methods, securing such offsets elimination, may include:

    presetting said PCU register containing accumulated tracking error to a desirable initial offset value;
    and sending specific Initial Preset signal (InitialPreset) to the PS which shall respond by resetting its all internal phase & frequency modification registers including PNB, FNB and PMB.


Such DSRC can be used in OFDM receivers, as it is explained below:

    the oscillator clock mentioned above can be provided by the Local XTAL Clock shown in FIG. 37 (see also subsection “3.5. Receiver Synchronization Techniques” provided above);
    said referencing signal frame can be provided by the Referencing Frame shown in FIG. 34 and FIG. 35 as the OFDM frame recovered from the Composite Frame;
    the Local Symbol Frame (shown in the FIG. 34 and FIG. 35) can be generated as containing Nsynth synthesized clocks, if an initial offset equal to the boundary detection delay Tbd is preset using one of the initialization methods exemplified above.


One of said other direct synchronization solutions utilizing feed-forward hardware configuration shown in FIG. 44A (for securing even further size and power reductions critical for mass consumer markets), is described below:

    
    
        A non-cumulative (i.e. free of uncontrolled phase transients) periodical measurement of phase error between said referencing signal phase and said oscillator clock phase, is conducted by said phase/frequency analysis (PFA) system implemented with the Frequency Phase Detector (FPD) and said PCU subroutine calculating such measured phase error (by subtracting said nominal expected number of oscillator clocks from an actually counted number of such clocks);
        PCU utilizes such phase error for calculating a control signal (PCU_OUT) which can distribute a phase amendment compensating such phase error gradually over a time period between consecutive phase error measurements;
        PCU applies such control signals (gradually distributing this phase amendment) to the phase synthesizer (PS), in order to produce said synthesized clock tracking phase of the reference signal with phase ramps approximating phase steps corresponding to such periodical phase amendments;
        wherein such replacement of phase steps with ramps, reduces high frequency jitter in the synthesized clock.
    
    


Still other even simpler direct synchronization solution utilizing such feed-forward configuration, can be accomplished as it is explained below:

    
    
        a non-cumulative (i.e. free of uncontrolled phase transients) periodical measurement of phase error between said referencing signal phase and said oscillator clock phase, is conducted by a phase/frequency analysis (PFA) system implemented with the Frequency Phase Detector (FPD) and said PCU subroutine calculating such measured phase error (by subtracting said nominal expected number of oscillator clocks from an actually counted number of such clocks);
        PCU utilizes such phase error for producing a control signal driving the phase synthesizer (PS) into adding a phase amendment (compensating such phase error) to the synthesized clock phase in order to produce a synthesized clock phase tracking such reference signal phase;
        such very simple inherently stable configuration enabled by the PS can secure very flexible conversion of the local oscillator frequency into the frequency of synthesized clock free of uncontrolled phase transients, and tracking reference signal phase with the phase of synthesized clock free of waveform glitches;
        resulting phase steps (introduced to the synthesized clock for compensating phase errors measured with FPD), can be still acceptable in less demanding mass markets where cost and power reductions are the most critical.
    
    


The configuration shown in FIG. 44C shows the DSRC supplemented with the additional FPD (named FPD2) connected to the referencing signal frame and to the synthesized clock (SynthClk), in order to measure phase errors between the synthesized clock frame and the referencing frame.
Such measurements may be used by the PCU for periodical standby verifications if an intermittent malfunction of the hardware or unpredictable frequency/phase perturbations are not disrupting the process of maintaining correct said phase tracking error free of uncontrolled phase transients.
If such disruption happens the PCU may conduct a recovery process reconstructing an accurate phase tracking process or just reset the DSRC system and restart entire phase tracking process.
4. Embodiments of DDR and ADD
The embodiment of DDR PSBC described in the subsection “1.2 Summary of DDR” of SUMMARY, is shown in FIG. 14 and explained below.
The programmable control unit (PCU) reads received signal samples supplied by a waveform screening and capturing circuit (WFSC).
The PCU performs background processing in order to derive and keep updating a relation between said data transmitted originally and said subranges of amplitudes/phases of cycles or half-cycles of sub-band signals.
Such derivation is based on theoretical models of transmission channels and/or training sessions and an analysis of said received signal samples supplied by the WFSC.
Such configuration and utilization of the WFSC are described in the subsection “2. Summary of NFIT” of SUMMARY.
The PCU specifies such relation by:

    producing said references defining said amplitudes/phases subranges and an assignment of said specific transmitted symbols as corresponding to said specific amplitudes/phases subranges;
    supplying said assignment of specific transmitted symbols as corresponding to specific subranges of amplitudes/phases detected by the Received Signal Processor (RSP) performing real time processing.


The PCU may also control said real time processing performed by the RSP and modify coefficient used in RSP operations in order to improve their efficiency.
Such RSP implementations are exemplified herein with the circuits described in subsection “1. Embodiments of NFIT” and shown in FIG. 3-FIG. 6.
The Adaptive Data Decoder (ADD) is shown in FIG. 15.
The References Register is loaded from PCU with references defining subranges of parameters (amplitudes/phase of cycles or half-cycles).
Such signal parameters are compared to these references by the Comparator in order to detect which references is this parameter the closest to.
The Comparator uses such closest references to define a binary address of a cell of the Content Addressed Memory (CAM) which contains data symbol loaded to the CAM by the PCU signal assigning data symbols to parameters sub-ranges.
The ADD recovers data symbol corresponding to the signal parameters supplied to it from the RSP, by simply reading this cell from the CAM.
Such configuration can accommodate instantly fast changing characteristics of the received signal and/or transmission channel,

    since the RSP can produce signal parameters characterizing channel interferences and/or history of a particular signal, in addition to parameters characterizing said particular signal received presently.


Such additional parameters can be compared with their references derived and supplied by PCU, in order to modify said CAM address to one which selects a cell containing appropriate data symbol.
Such additional parameters can be derived to characterize distortions introduced by signals having adjacent frequencies contributed by the environment of a particular sub-band including external noise or other components of received signal.
The frequency sampling configurations using the real time processing units (RTPs) shown in FIG. 4-FIG. 7, can perform on chip spectrum analysis exemplified therein by detecting and characterizing parameters of intermediate frequencies occurring between data carrying sub-bands.
This application includes using such parameters of intermediate frequencies for reversing effects of distortions caused by a noise sampled at these intermediate frequencies,

    by applying them to and using by the same ADD-PCU configuration as the parameters related to specific sub-bands only described above.


The embodiment of DDR SBS described in subsection “2. Summary of DDR” is shown in FIG. 16 and explained below.
This embodiment of DDR SBS preserves the features of DDR PSBC described above with the exception of two structural differences described below.
It uses sub-band signals as referencing signals for identifying referencing subspaces instead of using signal parameters for identifying parameters subranges, in order to address CAM and recover data symbols from it.
Therefore it needs deviation integrals calculators and analyzer and reference frames selector/identifier shown in the ADD presented in FIG. 17.
Such deviation integrals calculators needed for decoding data from OFDM sub-bands have been already described and shown in FIG. 13C of IST.
Such utilization of deviation integrals instead of straight parameters can allow more reliable data recovery which can be more desirable in Base Stations communicating with mobile devices transmitting less powerful signals.
The embodiment of DDR PSB described in subsection “2. Summary of DDR” is shown in FIG. 18.
It keeps general features of the PSBC but it does not require oversampling or recovery of individual cycles or half-cycles of OFDM sub-bands.
Therefore its applications include FFT based OFDM receivers used commonly as it is shown in FIG. 18.
The embodiments of the ADD systems and circuits presented in FIG. 13C, FIG. 16 and FIG. 17 comprise solutions shown in the FIG. 19. FIG. 20 and FIG. 21;

    wherein integrals of tones amplitude gradients instead of the integrals of tones amplitudes are calculated and used as tones parameters utilized for identifying the referencing subspaces and recovering data which these subspaces correspond to.


This identification of referencing subspaces and the data recovery are conducted by:

    using these gradient integrals for selecting reference frames (defining the referencing sub-spaces) which are expected to be the closest to the received tones;
    calculating integrals of deviations between the received tones and the selected reference frames;
    detecting minimums of the deviation integrals in order to identify the closest reference frame and the referencing sub-space defined by the closest reference frame;
    wherein the selection of the reference frames may be accomplished by using the gradient intervals for addressing a Content Addressed Memory (preloaded by the PCU based of the signal analysis) and reading the closest frames;
    wherein the closest frame may be used for addressing another Content Addressed Memory (preloaded by the PCU as well) in order to read data corresponding to the referencing subspace defined by the closest frame.


It is shown in FIG. 19 that the calculation and registration of the gradients integrals may be implemented with the circuit very similar to that shown in FIG. 5 and described in subsection “1. Embodiments of NFIT”.
The only differences are described below.
An integral of gradients around a specific middle signal sample is calculated by:

    subtracting amplitudes of previous samples from amplitudes of corresponding following samples shifted forward by the same number of sampling periods as the previous samples are trailing the specific middle sample;
    adding all the subtraction results derived over a half-cycle surrounding the specific middle sample.


In order to implement such algorithm with signals available in FIG. 19 the following equation needs to be implemented:




  
    Next
    ⁢
    
      
    
    ⁢
    Integral
    ⁢
    
      
    
    ⁢
    
      (
      
        N
        ⁢
        
          
        
        ⁢
        I
      
      )
    
  
  =
  
    
      
        ∑
        
          k
          =
          0
        
        
          k
          =
          7
        
      
      ⁢
      
        5
        /
        
          QCR
          ⁡
          
            (
            Sk
            )
          
        
      
    
    -
    
      
        ∑
        
          k
          =
          0
        
        
          k
          =
          7
        
      
      ⁢
      
        6
        /
        
          QCR
          ⁡
          
            (
            Sk
            )
          
        
      
    
  




Therefore the half-cycle sub-tone interval is split into two quarter-cycle intervals which are pre-loaded into two different stages 5th and 6th instead of being accommodated in the 5th.stage as previously.
Consequently the registrations of maximum gradient integrals in the 129Positive Grad.Register and minimum gradient integrals in the 129Negative Grad. Register are delayed by one stage and are done in the 7th stage instead of the 6th.stage.
FIG. 20 shows selecting reference frames by reading them from the Content Address Memory of Reference Frames (CAM RF), wherein:

    the maximum and minimum gradients represented by the outputs of the gradient registers named 129PGR(0:K) and 129NGR(0:K) (selected by signals 129Ld PG/FE and 129Ld NG/RE accordingly) provide suitable addresses to the CAM RF;
    the selected reference frame (Read Ref. Frame RRF(0:15)) is read and loaded to selected frame register (Selected Ref. Frame RF(0:15)) synchronously to the tone half-cycle currently inserted into the shift register (ShiftReg SR(0:15)) from the half-cycle register (7/129HalfCycleReg. 7/129HCR(0:15)).


Such synchronous operations essential for providing corresponding arguments to the Deviation Integral Arithmometer are controlled by synchronization circuit generating read request signal when maximum and minimum gradients are detected,

    wherein the 129Ld PG/FE and 129LD NG/RE are activating proper bit in the register 7/129RRR(0:15) prompting the read request signal Read Request and causing the data ready signal Data Ready to appearing by one half-cycle before the half-cycles having these maximum and minimum gradients.


Such by half-cycle forward displacement allows reference frame application to the half-cycles preceding detections of maximums and minimums occurring at the end of half cycles.
The minimum of deviation integrals (see 129MinimumDeviationRegister 129MDR(0:D)) is detected as shown in FIG. 21 with the circuit very similar to that shown in FIG. 5 and explained in the subsection “1. Embodiments of NFIT”.
These minimums of deviation integrals are utilized for recovering data symbols from tone half-cycles by using the configuration of the Content Address Memory of Data Symbols (CAM DS) and supporting circuits in the configuration very similar to that explained above as used for reading selected reference frames from the CAM RF.
It shall be noted that using such integrals of half-cycles of gradients instead of amplitude has the advantage of eliminating problems with any floating of DC level in OFDM tones.
The above gradient based solution exemplifies more complex method where subranges of gradients (used as tones parameters) are used to select closest reference frames detecting tones subspaces which are inversely transformed to detect original data.
It shall be noted the ADD solutions contributed herein also include simpler solutions wherein: subranges of gradients (used as tones parameters) are subjected directly to said inverse transformation recovering original data without even using said reference frames;

    or saids reference frames are applied directly to the tones and use of parameters for these frames selection is avoided.


The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein, but is to be accorded the full scope consistent with the claims, wherein reference to an element in the singular is not intended to mean “one and only one” unless specifically so stated, but rather “one or more”. All structural and functional equivalents to the elements of the various embodiments described throughout this disclosure that are known or later come to be known to those of ordinary skill in the art are expressly incorporated herein by reference and are intended to be encompassed by the claims. Moreover, nothing disclosed herein is intended to be dedicated to the public regardless of whether such disclosure is explicitly recited in the claims.

## Claims

1. A method for direct synthesis of receiver clock (DSRC) using an oscillator clock for producing a synthesized clock synchronous to a referencing frame providing frequency and phase transmittal from a frame of a received orthogonal frequency division multiplexing (OFDM) signal, wherein a clock synthesis configuration comprises a phase detector measuring phase errors between the referencing frame and a corresponding frame of the oscillator clock, a programmable control unit (PCU) reading the measured phase errors in order to produce phase amendments, a phase synthesizer applying the phase amendments to the oscillator clock in order to produce the synthesized clock specified by the phase amendments without introducing uncontrolled phase transients; wherein the DSRC method comprises the steps of:
processing the received OFDM signal in frequency domain in order to recover selected tones from the received OFDM signal,
detecting boundaries of the frame of the received OFDM signal, by utilizing the recovered selected tones,
defining the referencing frame, by utilizing the detections of the boundaries;
measuring the phase errors between the referencing frame and the corresponding frame of the oscillator clock, by utilizing the phase detector;
calculating, using the PCU, predicted phase amendments designed to compensate the measured phase errors, by utilizing preceding the measured phase errors;
calculating, using the PCU, phase tracking errors between a frame of the synthesized clock and the referencing frame, by utilizing the measured phase errors and the predicted phase amendments;
calculating, using the PCU, following said phase amendments designed to minimize following said phase tracking errors, by utilizing the phase tracking errors and following said predicted phase amendments;
applying, using the phase synthesizer, the following phase amendments to the oscillator clock in order to minimize the following phase tracking errors.

2. A method for direct synthesis of receiver clock (DSRC) using an oscillator clock for producing a synthesized clock synchronous to a referencing frame providing frequency and phase transmittal from a frame of a received orthogonal frequency division multiplexing (OFDM) signal, wherein a clock synthesis configuration comprises a phase detector measuring phase errors between the referencing frame and a corresponding frame of the oscillator clock, a programmable control unit (PCU) reading the measured phase errors in order to produce phase amendments, a phase synthesizer applying the phase amendments to the oscillator clock in order to produce the synthesized clock specified by the phase amendments without introducing uncontrolled phase transients; wherein the DSRC method comprises the steps of:
detecting boundaries of the frame of the received OFDM signal by processing the received OFDM signal or a sub-carrier signal recovered from the received OFDM signal;
wherein a known detection delay occurs between receptions of the boundaries of the frame of the received OFDM signal and the detections of the boundaries of the frame of the received OFDM signal;
defining the referencing frame, by utilizing the detections of the boundaries and the known detection delay;
measuring the phase errors between the referencing frame and the corresponding frame of the oscillator clock, by utilizing the phase detector;
calculating, using the PCU, predicted phase amendments designed to compensate the measured phase errors, by utilizing preceding the measured phase errors;
calculating, using the PCU, phase tracking errors between a frame of the synthesized clock and the referencing frame, by utilizing the measured phase errors and the predicted phase amendments;
calculating, using the PCU, following said phase amendments designed to minimize following said phase tracking errors, by utilizing the phase tracking errors and following said predicted phase amendments;
applying, using the phase synthesizer, the following phase amendments to the oscillator clock in order to minimize the following phase tracking errors.

3. A method for direct synthesis of receiver clock (DSRC) using an oscillator clock for producing a synthesized clock synchronous to a referencing frame providing frequency and phase transmittal from a frame of a received orthogonal frequency division multiplexing (OFDM) signal, wherein a clock synthesis configuration comprises a phase detector measuring phase errors between the referencing frame and a corresponding frame of the oscillator clock, a programmable control unit (PCU) reading the measured phase errors in order to produce phase amendments, a phase synthesizer applying the phase amendments to the oscillator clock in order to produce the synthesized clock specified by the phase amendments without introducing uncontrolled phase transients; wherein the DSRC method comprises the steps of:
measuring the phase errors by estimating lengths differences between periods of the referencing frame and corresponding nominal periods of the frame of the oscillator clock;
wherein each of the nominal periods is defined by a number of such oscillator clocks expected to occur during a corresponding period of the referencing frame when the oscillator clock has a predefined frequency relation to the frame of the OFDM signal;
calculating, using the PCU, predicted phase amendments designed to compensate pro-actively the measured phase errors, by utilizing preceding the measured phase errors;
calculating, using the PCU, phase tracking errors between a frame of the synthesized clock and the referencing frame, by utilizing the measured phase errors and the predicted phase amendments;
calculating, using the PCU, following said phase amendments designed to minimize following said phase tracking errors, by utilizing the phase tracking errors and following said predicted phase amendments;
applying, using the phase synthesizer, the following phase amendments to the oscillator clock in order to minimize the following phase tracking errors.