# Patent

## Title
Secondary side control of resonant DC/DC converters

## Abstract

A secondary-side rectification and regulation circuit includes a secondary-side transformer winding, a full-wave rectifier circuit and a control unit. The full-wave rectifier has a first pair of controllable rectifiers including a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding. The control unit is operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output.

## Background
TECHNICAL FIELD
The present application relates to resonant DC/DC converters, in particular secondary side control of resonant DC/DC converters.
BACKGROUND
The ability of resonant converters to achieve near lossless switching enables efficient high frequency operation. However, in applications with highly dynamic loads and/or isolation in the feedback path, implementation details practically limit the achievable frequency. For the case of isolated topologies, an optocoupler is used to provide isolation between the sensed output (voltage or current) of the secondary side and the controller on the primary. The controller of the resonant converter responds to the demands of the output to maintain regulation by adjusting the control variable of the primary side devices. Optocouplers are slow devices that limit the achievable bandwidth of the control loop. This contradicts one of the benefits of high frequency operation being the ability to increase loop bandwidth. Even in non-isolated applications, the feedback loop acts at the frequency of the primary side devices. With secondary side control, the loop operates on each half cycle of the switching period thereby effectively halving the response time. Further, certain resonant converters suffer from poor performance when subject to wide load variation. For example, the series resonant converter loses regulation at no-load under traditional variable frequency (VF) control. Secondary-side control can overcome this.
One secondary-side control technique is controlling the amount of resonant energy transmitted to the load. One conventional approach involves introducing a phase-shift to the gate signals of synchronous rectifiers in a center-tap secondary transformer system. However this approach allows reverse current to flow in the rectifiers, causing increased voltage ripple at the output. Another conventional approach involves using a full-bridge rectifier configuration for a single-winding secondary transformer. Two rectifiers are simple diodes, and the other two rectifiers are synchronous (controllable) rectifiers. However with this approach, at least one diode is always in the rectification path, limiting the achievable efficiency at full-load.
Another secondary-side control technique is exploiting the conduction difference of the MOSFET channel of the synchronous rectifier and intrinsic body diode. One conventional approach involves using a single modulation scheme, which has lower transient performance than a dual-edge modulation scheme. Another conventional approach involves using a dual-edge modulation scheme which results in the fastest achievable response. However, the control is course as there is only the option of one or two resistive drops or one or two diode drops for full-bridge and center-tap rectifiers, respectively.
SUMMARY
According to an embodiment of a secondary-side rectification and regulation circuit, the secondary-side rectification and regulation circuit comprises a secondary-side transformer winding, a full-wave rectifier having a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding, and a control unit. The control unit is operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output.
A corresponding method of rectification and regulation using the secondary-side rectification and regulation circuit comprises: switching the transistors of the full-wave rectifier so that the full-wave rectifier generates a rectified output for supplying the load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding; and switching the transistors of the full-wave rectifier to regulate the rectified output.
According to an embodiment of an electronic system, the electronic system comprises a load, a secondary-side transformer winding, a full-wave rectifier coupling the secondary-side transformer winding to the load and comprising a first pair of controllable rectifiers including a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding, and a control unit. The control unit is operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying the load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output.
Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.



BRIEF DESCRIPTION OF THE FIGURES
The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts. The features of the various illustrated embodiments can be combined unless they exclude each other. Embodiments are depicted in the drawings and are detailed in the description which follows.
FIG. 1 illustrates a block diagram of an embodiment of an electronic system including a secondary-side rectification and regulation circuit for supplying a load.
FIG. 2 illustrates a block diagram of an embodiment of the secondary-side rectification and regulation circuit of FIG. 1 implemented as a voltage-type resonant converter.
FIG. 3 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 2 using alternate-edge modulation to achieve rectification and regulation.
FIG. 4 illustrates a block diagram of an embodiment of the secondary-side rectification and regulation circuit of FIG. 1 implemented as a current-type resonant converter.
FIG. 5 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 4 using alternate-edge modulation to achieve rectification and regulation.
FIG. 6 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 4 using phase-shift modulation with trailing-edge modulation to achieve rectification and regulation.
FIG. 7 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 4 using phase-shift modulation with leading-edge modulation to achieve rectification and regulation.
FIG. 8 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 4 using phase-shift modulation with alternate-edge modulation to achieve rectification and regulation.
FIG. 9 illustrates a block diagram of another embodiment of the secondary-side rectification and regulation circuit of FIG. 1 implemented with only one pair of controllable rectifiers and a center tap configuration.
FIG. 10 illustrates various waveforms associated with operating the secondary-side rectification and regulation circuit of FIG. 9 using alternate-edge modulation to achieve rectification and regulation.
FIG. 11 illustrates a block diagram of an embodiment of a zero-crossing detection circuit for use with a current-type resonant converter having a single rectification and regulation stage.
FIG. 12 illustrates a block diagram of another embodiment of a zero-crossing detection circuit for use with a current-type resonant converter having a single rectification and regulation stage.
FIG. 13 illustrates a block diagram of yet another embodiment of a zero-crossing detection circuit for use with a current-type resonant converter having a single rectification and regulation stage.



DETAILED DESCRIPTION
Embodiments described herein use secondary-side control for supplying a load. The granularity of the techniques described herein is finer and can be two resistive drops, one resistive and one diode drop, or two diode drops in the case of a full-bridge rectifier. The rectification and regulation circuit described herein includes a transformer winding, a full-wave rectifier and a control unit. The full-wave rectifier has a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of the transformer winding and a second transistor connected to a second terminal of the transformer winding. The full-wave rectifier can have only the first pair of controllable rectifiers or also a second pair of controllable rectifiers, depending on whether a center tap configuration is used as explained in greater detail later herein. In either case, the control unit is operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the transformer winding or voltage across the transformer winding and (b) regulates the rectified output. As such, an additional regulation stage such as a non-isolated dc/dc converter, or feedback to the controller on the primary-side is not necessary as the transistors of the full-wave rectifier are controlled to provide both rectification and regulation to the load. Thus, only one conversion stage is used in the secondary-side rectification and regulation circuit, thereby promoting high efficiency and reducing size and cost.
FIG. 1 illustrates one embodiment of the rectification and regulation circuit 100 and an electronic system 102 including the rectification and regulation (secondary-side) circuit 100 and a primary-side circuit 104. The primary-side circuit 104 is coupled to the rectification and regulation circuit 100 by a transformer 103. The transformer 103 provides isolation and/or a voltage conversion ratio. The primary-side circuit 104 includes a chopper circuit 106 that is either a full-bridge or half-bridge configuration, a resonant network 108 having some configuration of inductors and capacitors, the primary winding 110 of the transformer 103, and a control unit 112 for controlling operation of the chopper circuit 106 and communicating with the rectification and regulation (secondary-side) circuit. For example, the primary-side control unit 112 adjusts the frequency or other control variable of transistors Q1 through Q4 of the chopper circuit 106. The chopper circuit 106 of the primary-side circuit 104 has a full-bridge configuration in FIG. 1, comprising transistors Q1, Q2, Q3, and Q4. The primary-side control unit 112 generates gate signals (“Gate Q1”, “Gate Q2”, etc.) for switching the transistors of the chopper circuit 106. The DC input (Vin) to the primary-side circuit 104 is illustrated as a DC source, which can be derived by multiple conversion stages from the ac mains.
The rectification and regulation (secondary-side) circuit 100 of the electronic system 102 includes the secondary winding 116 of a transformer 103, a full-wave rectifier 118 and a control unit 120. According to this embodiment, the full-wave rectifier 118 has two pairs of controllable rectifiers. The first pair of controllable rectifiers comprises a first transistor (S1) connected to a first terminal of the secondary transformer winding 116 and a second transistor (S2) connected to a second terminal of the transformer winding 116. The second pair of controllable rectifiers comprises a third transistor (S3) connected to the second terminal of the secondary transformer winding 116 and a fourth transistor (S4) connected to the first terminal of the transformer winding 116. The transistors of the full-wave rectifier 118 are operated as controlled rectifiers and therefore can be any standard transistor type suitable for use as a synchronous rectifier such as FETs (field effect transistors), IGBTs (insulated gate bipolar transistors), etc., where the switching state of the transistors determines whether the transistors are configured as diodes or for rectifying low ac current with a small voltage drop. The secondary-side control unit 120 generates respective gate signals (“Gate S1”, “Gate S2”, etc.) to control switching of the rectifier transistors so that the full-wave rectifier 118 (a) generates a rectified output for supplying the load 114 of the electronic system 102, by rectifying current through the secondary transformer winding 116 or voltage across the transformer winding 116 and (b) regulates the rectified output. The load 114 can be an electronic device such as a CPU (central processing unit), GPU (graphics processing unit), memory (e.g. 48V/1V using a resonant converter), or the load 114 can be another converter e.g. to implement a 400V/48V converter or 400V/12V converter for a server.
According to the embodiment of FIG. 1, the secondary-side control unit 120 uses alternate edge-modulation for switching the transistors of the full-wave rectifier 118 to increase the range of controllability. The alternate edge-modulation technique can be applied to voltage-type or current-type resonant topologies. The designation of voltage-type or current-type identifies the sinusoidal waveform responsible for transferring power.
FIG. 2 shows the rectification and regulation (secondary-side) circuit 100 and corresponding filter 122 of the electronic system 102 of FIG. 1, implemented as a voltage-type resonant converter where Vsec is the time-varying voltage across the terminals of the secondary transformer winding 116 and isec is the corresponding current in the transformer winding 116. The filter 122 is shown as a low-pass filter comprising an inductor (Lf) and capacitor (Cf) for coupling the voltage-type resonant converter 100 to the load 114. Operation of the voltage-type resonant converter 100 shown in FIG. 2 is explained next in further detail with reference to FIG. 3.
FIG. 3 illustrate various waveforms associated with the operation of the voltage-type resonant converter 100 of FIG. 2, where Vcomp is a compensated error signal present in any linear control network. The secondary-side control unit 120 uses trailing-edge modulation for switching transistors S1 and S3 of the full-wave rectifier 118 and leading-edge modulation for switching transistors S2 and S4 of the rectifier 118. In one embodiment, the secondary-side control unit 120 switches the first and third rectifier transistors S1, S3 based on a trailing-edge PWM (pulse width modulation) signal (Vtmod) which is synced to the resonant current or voltage waveform (isec or Vsec) for the secondary transformer winding 116. The secondary-side control unit 120 also switches the second and fourth rectifier transistors S2, S4 based on a leading-edge PWM signal (Vlmod) which is also synced to the resonant waveform. The trailing-edge and leading-edge PWM signals Vtmod, Vlmod each go to (i.e. approach) zero at zero-crossing points of the resonant waveform.
The secondary-side control unit 120 turns off the first rectifier transistor S1 if the first transistor S1 is on or turns off the third rectifier transistor S3 if the third transistor S3 is on, responsive to the trailing-edge PWM signal Vtmod rising above the compensated error signal Vcomp. The secondary-side control unit 120 similarly turns on the second rectifier transistor S2 if the second transistor S2 is off or turns on the fourth rectifier transistor S4 if the fourth transistor S4 is off, responsive to the leading-edge PWM signal Vlmod falling below the error signal Vcomp. The gate voltages of the rectifier transistors are labelled VgS1, VgS2, VgS3, and VgS4, in FIG. 4, respectively, the levels of which correspond to the respective gate signals (“Gate S1”, “Gate S2”, etc.) generated by the secondary-side control unit 120 as shown in FIG. 1. The rectification and regulation behaviour of the full-wave rectifier 118 is identical if the modulation scheme is switched i.e. leading-edge modulation is used for rectifier transistors S1 and S3 and trailing-edge modulation is used for rectifier transistors S2 and S4.
In either case, when the transistors of the full-wave rectifier 118 are operated in an open-loop manner, the rectified voltage (Vrect) corresponds to the rectified transformer winding voltage reduced by two resistive drops (2loRds) of the transistors i.e. Vrect=|Vsec|−2loRds where lo is the transistor output current (e.g. drain current of an FET) and Rds is the transistor on-state resistance (e.g. the drain-to-source resistance of an FET). Under alternating edge modulation, there are three possible rectifier voltage drops: (1) 2loRds; (2) VF+loRds; or (3) 2VF where VF is the forward voltage of the transistor body diodes. The body diodes do not conduct at full-load. As the load reduces, the body diodes are allowed to conduct a greater portion of the cycle, thus enabling the full-wave rectifier 118 to perform both rectification and regulation in a single voltage-type resonant converter stage.
In more detail, the output voltage of the voltage-type resonant converter 100 shown in FIG. 2 is calculated as given by:




  
    
      
        
          V
          o
        
        =
        
          
            1
            
              T
              sw
            
          
          ⁢
          
            
              ∫
              0
              
                T
                sw
              
            
            ⁢
            
              
                
                  v
                  rect
                
                ⁡
                
                  (
                  t
                  )
                
              
              ⁢
              
                d
                t
              
            
          
        
      
    
    
      
        (
        1
        )
      
    
  




Using the ratios





  
    γ
    =
    
      
        
          
            V
            F
          
          
            V
            o
          
        
        ⁢
        
          
        
        ⁢
        and
        ⁢
        
          
        
        ⁢
        λ
      
      =
      
        
          R
          ds
        
        
          R
          L
        
      
    
  
  ,




the steady-state fundamental ac voltage across the primary transformer winding 110 is given by:





  
    
      
        
          V
          
            ac
            ,
            rms
          
        
        =
        
          
            
              π
              ⁢
              
                
              
              ⁢
              
                NV
                o
              
            
            
              2
              ⁢
              
                2
              
            
          
          ⁢
          β
        
      
    
    
      
        (
        2
        )
      
    
  




where DSR is the duty cycle of the transistors operating as synchronous rectifiers and is equal to the ratio of Vcomp to the magnitude of the modulators (Vtmod=Vlmod). N is the turns ratio of the primary transformer winding 110 to secondary transformer winding 116. The conversion factor β is given by:

β=1+γ(1−DSR)+λDSR   (3)

From equations (1)-(3), adjusting the conduction of the rectifier transistors changes the voltage at the primary transformer winding 110 which implies changing the transfer characteristics of the resonant tank. Thus load regulation is achieved by the alternate edge-modulation of the full-wave rectifier transistors at the rectification and regulation (secondary-side) circuit 100.

FIG. 4 shows the rectification and regulation (secondary-side) circuit 100 and corresponding filter 122 of the electronic system 102 of FIG. 1, implemented as a current-type resonant network, where isec is the time-varying current in the secondary transformer winding 116. The filter 122 is implemented as a capacitor (Cf) for coupling the current-type resonant power converter 100 to the load 114. Operation of the rectification and regulation (secondary-side) circuit 100 shown in FIG. 4 is explained next in further detail with reference to FIG. 5.
FIG. 5 illustrate various waveforms associated with the operation of the current-type resonant power converter 100 of FIG. 4, where Vcomp again represents a compensated error signal present in a linear control network. From the transformer winding and rectified current waveforms isec and irect, it can be seen that adjustment of the duty cycle DSR impacts the transfer characteristics of the resonant tank. Maximum power is transferred when the transistor channels of the full-wave rectifier 118 conduct 100% of the cycle, while the transfer is at a minimum when the rectifier transistors never conduct.
As previously explained herein, the control unit 120 of the rectification and regulation (secondary-side) circuit 100 turns off the first rectifier transistor S1 (i.e. VgS1=0) if the first transistor S1 is on or turns off the third rectifier transistor S3 (i.e. VgS3=0) if the third transistor S3 is on responsive to the trailing-edge PWM signal Vtmod rising above the compensated error signal Vcomp. The secondary-side control unit 120 similarly turns on the second rectifier transistor S2 (i.e. VgS2=1) if the second transistor S2 is off or turns on the fourth rectifier transistor S4 (i.e. VgS4=1) if the fourth transistor S4 is off, responsive to the leading-edge PWM signal Vlmod falling below the error signal Vcomp. The gate voltage levels of the rectifier transistors VgS1, VgS2, VgS3, and VgS4 in FIG. 5 correspond to the respective gate signals (“Gate S1”, “Gate S2”, etc.) generated by the secondary-side control unit 120 as shown in FIG. 1. Again, the rectification and regulation behaviour of the full-wave rectifier 118 is identical if the modulation scheme is switched as previously explained herein. In either case and under alternating edge modulation, there are three possible rectifier voltage drops: (1) 2isecRds; (2) VF+isecRds; or (3) 2VF where VF is the forward voltage of the transistor body diodes. As the load reduces, the body diodes are allowed to conduct a greater portion of the cycle, thus enabling the full-wave rectifier 118 to perform both rectification and regulation in a single current-type resonant power converter stage.
FIG. 6 illustrate various waveforms associated with the operation of the current-type resonant rectification and regulation (secondary-side) circuit 100 of FIG. 4, based on a phase-shift modulation (PSM) scheme. According to this embodiment, the control unit 120 of the rectification and regulation (secondary-side) circuit 100 switches the transistors of each pair of controllable rectifiers in a complementary fashion with approximately 50% duty cycle. The secondary-side control unit 120 also introduces a phase shift (φ) between the pairs of controllable rectifiers. The resulting waveforms shown in FIG. 6 use trailing-edge modulation (standard phase-shift modulation technique) to generate the phase shift.
When adjacent rectifier transistors (S1 and S3 or S2 and S4) are switched on by the secondary-side control unit 120, resonant current circulates instead of being sent to the load 114 and without a large output voltage ripple. With trailing-edge modulation, the rectified current waveform (irect) starts at the zero crossing that begins the half cycle, and then cuts out before the end of the half cycle. If leading-edge modulation is used instead, the rectified current waveform would start sometime after the zero-crossing that starts the half cycle, and then end at the zero-crossing at the end of the half cycle, as illustrated in FIG. 7. The rectified current waveform can be centered at the peak of the rectified transformer winding current (isec) if alternating edge modulation is used to generate the phase shift, as illustrated in FIG. 8. For example, the secondary-side control unit 120 can use trailing-edge modulation for switching the first and fourth rectifier transistors (S1 and S4) and leading-edge modulation for switching the second and third rectifier transistors (S2 and S3) to introduce the phase shift (φ) between the pairs of controllable rectifiers. In each case, the current (irect) output by the full-wave rectifier 118 is both rectified and regulated as shown in FIG. 6.
According to the embodiments previously described, PWM-based alternate-edge modulation is used to produce the waveforms in FIGS. 3 and 5, where top transistors S1 and S3 of the full-wave rectifier 118 are controlled with one modulation scheme and the bottom rectifier transistors S2 and S4 are controlled with the opposite scheme. However, the rectifier transistors for a current-type resonant converter can be switched using phase shift modulation (PSM) to achieve single-stage rectification and regulation. As described above for trailing edge modulation and as shown in FIG. 6, rectifier transistors S1 and S4 operate each at 50% duty cycle and are locked in phase to the transformer winding current waveform (isec). Rectifier transistors S2 and S3 are switched complementary with 50% duty cycle in steady state. The phase shift of rectifier transistors S2 and S3 with respect to rectifier transistors S1 and S4 is determined by the compensated error voltage Vcomp. This is standard PSM (phase shift modulation) applied to the transistors of a full-wave rectifier 118 of a resonant converter for providing regulation.
FIG. 7 illustrate various waveforms associated with the operation of the current-type resonant rectification and regulation (secondary-side) circuit 100 of FIG. 4, based on a PSM scheme that uses leading-edge modulation instead of trailing-edge modulation to control switching of the rectifier transistors. As can be seen in FIG. 7, the secondary-side control unit 120 switches the first and fourth rectifier transistors S1, S4 at approximately 50% duty cycle based on a leading-edge PWM signal (Vlmod) that is locked in phase to the transformer winding current waveform (isec). Rectifier transistors S2 and S3 are switched complementary with 50% duty cycle in steady state and the phase shift (φ) of transistors S2 and S3 with respect to transistors S1 and S4 is again determined by the compensated error voltage Vcomp as shown in FIG. 7.
FIG. 8 illustrate various waveforms associated with the operation of the current-type resonant rectification and regulation (secondary-side) circuit 100 of FIG. 4, based on a phase-shift modulation scheme that uses alternate-edge modulation to control switching of the rectifier transistors. The alternate-edge modulation provides PSM rectification, but each modulation scheme (leading-edge and trailing-edge) is responsible for the top and bottom transistors (S1/S4 or S2/S3) of the full-wave rectifier 118. More specifically, the secondary-side control unit 120 generates a trailing-edge PWM signal (Vtmod) that is locked in phase to the transformer winding current waveform (isec) for switching the first and fourth rectifier transistors S1, S4 at approximately 50% duty cycle. The secondary-side control unit 120 also generates a leading-edge PWM signal (Vlmod) that is in phase with the transformer winding current waveform (isec) for switching the second and third rectifier transistors S2, S3 also at approximately 50% duty cycle. Similar to the leading-edge and trailing-edge PSM embodiments described above, the phase shift (φ) of rectifier transistors S2 and S3 with respect to rectifier transistors S1 and S4 is determined by the compensated error voltage Vcomp as shown in FIG. 8. In one embodiment, Vcomp is limited e.g. to half the modulation voltage so that charge is not removed from the filter capacitor (C1) and output ripple does not increase.
A key difference between PSM for rectification compared to PWM is current only flows to the filter 122 when opposite switches of the full-wave rectifier 118 are on (e.g. S1 and S3, or S2 and S4). Otherwise, the current circulates. PWM-based switching control exploits the conduction difference of an FET and diode. PSM-based switching control achieves regulation by controlling the amount of current delivered to the load 114, and is applicable only to current-type resonant converters.
FIG. 9 illustrates another embodiment of the rectification and regulation (secondary-side) circuit 100. The embodiment shown in FIG. 9 is similar to the embodiment shown in FIG. 1, however, the full-wave rectifier 118 has only one pair of controllable rectifiers comprising transistors S1 and S2 and a center tap between the first and second terminals of the secondary transformer winding 116. Transistors S1 and S2 rectify the voltage or current signal (Vsec or isec) for each respective half cycle based on the compensated error voltage Vcomp. When the rectifier transistors are switched on, an IR drop is experienced across the devices, making the rectified voltage Vrect=|Vsec|−loRds where loRds is the IR drop for an FET. When the rectifier transistors are switched off, the rectified voltage is Vrect=|Vsec|−VF where VF is the forward voltage of the transistor body diodes. The technique can be applied to current-type topologies and the corresponding waveforms would then resemble FIG. 5 where the transformer winding voltage is distorted by a single IR or VF voltage.
FIG. 10 illustrate various waveforms associated with the operation of the rectification and regulation (secondary-side) circuit 100 of FIG. 9. During operation, the secondary-side control unit 120 (not shown in FIG. 9) switches the first rectifier transistor S1 based on a trailing-edge PWM signal Vtmod synced to the resonant current or voltage waveform (isec or Vsec) for the secondary transformer winding 116 and switches the second rectifier transistor S2 based on a leading-edge PWM signal Vlmod also synced to the resonant waveform. The trailing-edge and leading-edge PWM signals each go to (approach) zero at zero-crossing points of the resonant waveform as previously described herein. The secondary-side control unit 120 turns off the first rectifier transistor S1 if the first transistor S1 is on responsive to the trailing-edge PWM signal Vtmod rising above the compensated error voltage Vcomp. The secondary-side control unit 120 turns on the second rectifier transistor S2 if the first and second transistors S1 and S2 are both off responsive to the leading-edge PWM signal Vlmod falling below the error signal Vcomp.
In both the voltage-type and current-type resonant converter embodiments previously described herein, the rectification and regulation (secondary-side) circuit 100 measures, detects, estimates, or otherwise identifies the zero-crossing points in the resonant waveform (Vsec for voltage-type resonant network and isec for current-type) in order to implement the single-stage rectification and regulation modulation schemes previously described herein. Voltage sense circuits for sensing Vsec are straightforward and well known and thus no further explanation is given in this regard in connection with the voltage-type resonant converter embodiments. Zero-crossing detection for current-type resonant converters tends to be more involved, several embodiments of which are described in more detail next in connection with FIGS. 11-13.
FIG. 11 illustrates one embodiment of a zero-crossing detection circuit for use with the current-type resonant converters described herein. According to this embodiment, a shunt resistor (Rshunt) is placed in the current path and the voltage across the shunt resistor is measured by a comparator 130 to determine zero-crossings in isec.
FIG. 12 illustrates another embodiment of a zero-crossing detection circuit for use with the current-type resonant converters described herein. According to this embodiment, a current transformer (or multiple current transformers) 140 is placed in the current path for determining zero-crossings in isec using a sense network 142. More than one current transformer can be used to generate a complete sine wave. Alternatively, one current transformer can be used to measure a half-cycle and then the second half-cycle can be predicated or calculated.
FIG. 13 illustrates yet another embodiment of a zero-crossing detection circuit for use with the current-type resonant converters described herein. According to this embodiment, two or more of the rectifier transistors S1, S2, S3, S4 have two extra terminals 150, 152 that output a signal related to the current through the respective rectifier transistors. For example, the two extra terminals 150, 152 can be for current mirrors, current-controlled voltage sources or voltage-controlled voltage sources. Minimally one rectifier transistor in each pair of controllable rectifiers should be able to supply the current information for a complete resonant cycle. However, like the current transformer embodiment of FIG. 12, if only one rectifier transistor can provide this information, then only half a cycle is known and the second half cycle can be predicted/calculated.
Terms such as “first”, “second”, and the like, are used to describe various elements, regions, sections, etc. and are also not intended to be limiting. Like terms refer to like elements throughout the description.
As used herein, the terms “having”, “containing”, “including”, “comprising” and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

## Claims

1. A secondary-side rectification and regulation circuit, comprising:
a secondary-side transformer winding;
a full-wave rectifier having a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding; and
a control unit operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output,
wherein the control unit is operable to control the switching of the first transistor based on a trailing-edge PWM (pulse width modulation) signal synced to a resonant current or voltage waveform for the secondary-side transformer winding, and control the switching of the second transistor based on a leading-edge PWM signal synced to the resonant current or voltage waveform.

2. The secondary-side rectification and regulation circuit of claim 1, wherein the full-wave rectifier has a second pair of controllable rectifiers comprising a third transistor connected to the second terminal of the secondary-side transformer winding and a fourth transistor connected to the first terminal of the secondary-side transformer winding.

3. The secondary-side rectification and regulation circuit of claim 2, wherein the control unit is operable to control switching of the third transistor based on the trailing-edge PWM signal and control switching of the fourth transistor based on the leading-edge PWM signal, the trailing-edge PWM signal and the leading-edge PWM signal each going to zero at zero-crossing points of the resonant current or voltage waveform.

4. The secondary-side rectification and regulation circuit of claim 3, wherein the control unit is operable to turn off the first transistor if the first transistor is on or turn off the third transistor if the third transistor is on responsive to the trailing-edge PWM signal rising above an error signal, and wherein the control unit is operable to turn on the second transistor if the second transistor is off or turn on the fourth transistor if the fourth transistor is off responsive to the leading-edge PWM signal falling below the error signal.

5. The secondary-side rectification and regulation circuit of claim 2, wherein the control unit is operable to control switching of the transistors of each pair of controllable rectifiers in a complimentary manner with 50% duty cycle to rectify the current through the secondary-side transformer winding or the voltage across the secondary-side transformer winding, and wherein the control unit is operable to introduce a phase shift between the pairs of controllable rectifiers to regulate the rectified output.

6. The secondary-side rectification and regulation circuit of claim 5, wherein the control unit is operable to use trailing-edge modulation or leading-edge modulation for further controlling switching of the second and third transistors to introduce the phase shift between the pairs of controllable rectifiers.

7. The secondary-side rectification and regulation circuit of claim 5, wherein the control unit is operable to use trailing-edge modulation for further controlling switching of the first and fourth transistors and leading-edge modulation for further controlling switching of the second and third transistors to introduce the phase shift between the pairs of controllable rectifiers.

8. The secondary-side rectification and regulation circuit of claim 1, wherein the full-wave rectifier has only the first pair of controllable rectifiers and a center tap between the first and second terminals of the secondary-side transformer winding.

9. The secondary-side rectification and regulation circuit of claim 8, wherein the trailing-edge PWM signal and the leading-edge PWM signal each go to zero at zero-crossing points of the resonant waveform.

10. The secondary-side rectification and regulation circuit of claim 9, wherein the control unit is operable to turn off the first transistor if the first transistor is on responsive to the trailing-edge PWM signal rising above an error signal, and wherein the control unit is operable to turn on the second transistor if the first and second transistors are off responsive to the leading-edge PWM signal falling below the error signal.

11. A method of rectification and regulation using a circuit including a full-wave rectifier having a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of a secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding, the method comprising:
switching the transistors of the full-wave rectifier so that the full-wave rectifier generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding; and
switching the transistors of the full-wave rectifier to regulate the rectified output,
wherein the first transistor is switched based on a trailing-edge PWM (pulse width modulation) signal synced to a resonant current or voltage waveform for the secondary-side transformer winding,
wherein the second transistor is switched based on a leading-edge PWM signal synced to the resonant current or voltage waveform.

12. The method of claim 11, wherein the full-wave rectifier has a second pair of controllable rectifiers comprising a third transistor connected to the second terminal of the secondary-side transformer winding and a fourth transistor connected to the first terminal of the secondary-side transformer winding.

13. The method of claim 12, further comprising:
switching the third transistor based on the trailing-edge PWM signal;
switching the fourth transistor based on the leading-edge PWM signal; and
setting the trailing-edge PWM signal and the leading-edge PWM signal to zero at zero-crossing points of the resonant current or voltage waveform.

14. The method of claim 13, further comprising:
turning off the first transistor if the first transistor is on or turning off the third transistor if the third transistor is on responsive to the trailing-edge PWM signal rising above an error signal; and
turning on the second transistor if the second transistor is off or turning on the fourth transistor if the fourth transistor is off responsive to the leading-edge PWM signal falling below the error signal.

15. The method of claim 12, further comprising:
switching the transistors of each pair of controllable rectifiers in a complimentary manner with 50% duty cycle to rectify the current through the secondary-side transformer winding or the voltage across the secondary-side transformer winding; and
introducing a phase shift between the pairs of controllable rectifiers to regulate the rectified output.

16. The method of claim 15, further comprising:
further controlling switching of the second and third transistors using trailing-edge modulation or leading-edge modulation to introduce the phase shift between the pairs of controllable rectifiers.

17. The method of claim 15, further comprising:
further controlling switching of the first and fourth transistors using trailing-edge modulation and further controlling switching of the second and third transistors using leading-edge modulation to introduce the phase shift between the pairs of controllable rectifiers.

18. The method of claim 11, wherein the full-wave rectifier has only the first pair of controllable rectifiers and a center tap between the first and second terminals of the secondary-side transformer winding, the method further comprising:
setting the trailing-edge PWM signal and the leading-edge PWM signal each to zero at zero-crossing points of the resonant current or voltage waveform.

19. The method of claim 18, further comprising:
turning off the first transistor if the first transistor is on responsive to the trailing-edge PWM signal rising above an error signal; and
turning on the second transistor if the first and second transistors are off responsive to the leading-edge PWM signal falling below the error signal.

20. An electronic system, comprising:
a load;
a secondary-side transformer winding;
a full-wave rectifier coupling the secondary-side transformer winding to the load and comprising a first pair of controllable rectifiers including a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding; and
a control unit operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying the load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output,
wherein the control unit is operable to control the switching of the first transistor based on a trailing-edge PWM (pulse width modulation) signal synced to a resonant current or voltage waveform for the secondary-side transformer winding, and control the switching of the second transistor based on a leading-edge PWM signal synced to the resonant current or voltage waveform.