# Patent

## Title
System and method for power supply testing

## Abstract

In one embodiment, a method of verifying a component coupled to an output of a power supply includes measuring a frequency response from a control input of the power supply to the output of the power supply. The method also includes comparing the frequency response to a predetermined metric based on the measuring. The component is determined to be valid if the frequency response falls within the predetermined metric.

## Background
This is a continuation application of U.S. patent application Ser. No. 12/354,250, entitled “System and Method for Power Supply Testing” which was filed on Jan. 15, 2009, and is now issued as U.S. Pat. No. 8,552,849, and which is hereby incorporated herein by reference in its entirety.


TECHNICAL FIELD
The invention relates generally to power supply testing, and more particularly to detecting whether a critical energy storage component is properly installed within a power supply system.
BACKGROUND
Automotive safety systems have become increasingly common in the past few years, and, in many cases, their inclusion in automobiles are mandated by government and industry standards. Such electronic safety systems are typically equipped with an energy reserve. In case of power loss, these energy reserve systems supply enough power for the reliable operation of emergency automotive systems, for example, airbag and antilock brake systems. By using such an energy reserve, an airbag can still be deployed during a serious accident if a main battery connection is severed. These energy reserves typically consist of capacitors. During normal operation of the automobile, these capacitors are continually charged by the main car power supply and/or battery.
In order to ensure reliable and safe operation of these energy reserve systems, however, the functionality of these systems are frequently tested by performing an energy reserve measurement (ERM). More particularly, the capacity of the energy reserve as well as the reliability of its connection to the system is verified. If the energy reserve fails or does not function properly because of an electrical failure or loose electrical connection, corrective actions, such as alerting the driver with a warning light, disabling certain functions, or even setting the device in a fail-safe mode, can be taken. Lately, the inclusion of reliable ERM systems have become more critical as the automotive industry is moving toward safety requirements compliance with such standards as IEC 61508, which defines various safety integrity levels (SIL).
One conventional method used to test an energy reserve system is to disconnect the energy reserve storage capacitor from its power supply and measure its electrical characteristics. These measurements are conventionally made while the automobile is starting up, for example, when the key is being turned in the ignition. One drawback of this method of testing is that the ERM is being made only while the car is starting up, therefore, a component failure that occurs after the ERM, or intermittent failures that only occur while the car is operating will not be detected. An example of this is when a capacitor with a bad solder joint that loses connectivity due to vibration. Another possible drawback is a lack of connectivity due to a failed ERM test cycle. For example, the test circuit that disconnects the energy reserve storage capacitor from the power supply during testing suffers a failure and does not reconnect the capacitor when the test cycle is complete.
What are needed are reliable systems and methods for energy reserve measurement (ERM) for electronic automotive safety systems.
SUMMARY OF THE INVENTION
In one embodiment, a method of verifying a component coupled to an output of a power supply is disclosed. The method includes measuring a frequency response from a control input of the power supply to the output of the power supply. The method also includes comparing the frequency response to a predetermined metric based on the measuring. The component is determined to be valid if the frequency response falls within the predetermined metric.
The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.



BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIG. 1 illustrates a schematic of an embodiment power supply system;
FIG. 2 illustrates a frequency response of an embodiment power supply system; and
FIGS. 3a and 3b illustrates a schematic of a power supply system using an embodiment integrated circuit (IC).



Corresponding numerals and symbols in different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to illustrate clearly the relevant aspects of embodiments of the present invention and are not necessarily drawn to scale. To more clearly illustrate certain embodiments, a letter indicating variations of the same structure, material, or process step may follow a figure number.
DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
The present invention will be described with respect to preferred embodiments in a specific context, namely an ERM system for an automotive safety system. The invention may also be applied, however, to other systems such as general power supply systems and/or other systems that perform in-situ circuit testing and verification.
FIG. 1 illustrates an embodiment power supply system 100 to provide power to automotive airbag system 103. Power supply system 100 essentially transfers energy from car battery 101 to energy reserve capacitor CER using switched mode DC/DC converter 102 that converts input voltage Vb, typically about 12V, to a higher voltage, typically between about 25V and 35V. This higher voltage is used to deploy pyrotechnic devices within airbag system 103. In preferred embodiments of the present invention, energy reserve capacitor CER, an electrolytic capacitor in the millifarad range, preferably between about 1 mF and about 20 mF, stores charge to power airbag system 103 in the event of airbag deployment. In alternative embodiments, other load capacitance values outside this range can be implemented. Resistor Rs parallel with energy reserve capacitor CER limits the charging current in case capacitor CER is substantially discharged. The high voltage at Vo is set to provide enough energy to reliably power airbag system 103, yet still be within the voltage limits of the energy reserve capacitor CER. In alternative embodiments of the present invention, where other systems besides automotive airbag systems are powered, different voltage levels and component values can be used depending on the particular application.
To ensure reliable operation, however, proper verification of the energy reserve capacitor CER is desirable. Even if the system has no defects when manufactured, situations may occur that would prevent energy reserve capacitor CER from supplying adequate power to deploy the airbag. For example, the connection of electronic devices within the system to printed circuit boards (PCBs) can be mechanically damaged. Physically large devices with a certain mass, such as the large electrolytic capacitors typically used for CER, are especially susceptible to mechanical shock and vibration during the operation of an automobile. Large electrolytic capacitors also drift over their lifetime due to electrical stress from charging and discharging cycles, thermal stress, and aging of materials. Furthermore, the failure of other components coupled to energy reserve capacitor CER to can also reduce the capability of energy reserve capacitor CER to store the required amount of energy to deploy the airbag.
In conventional air bag power supply systems, one way to test the presence and energy capacity of energy reserve capacitor CER is by enabling a current sink coupled to Vo to draw a defined DC current first and then disabling and re-enabling DC to DC converter 102 again. By measuring the voltage at Vo during this procedure, the functionality of an output capacitor can be checked. Another conventional testing method includes measuring a charging curve at Vo at power-up. A disadvantage of this methods is that the measurement is performed usually only when starting the car and not during operation of the automobile, as some standard mandate that full energy is provided on the capacitor during operation of the automobile. Furthermore, the measurement using the alternative method can only be performed when energy reserve capacitor CER is in a discharged state. Further diagnostic tests of airbag system 103 must be delayed until the power-on cycle and CER testing is finished. The reason is that the current in and out of the capacitor CER needs to be well defined to ensure that a different behavior is caused by a defective capacitor and not due to some undetermined additional charge or discharge current connected at node Vo. Therefore, some performance problems that occur while CER is in its fully charged state during operation may not be detected.
In preferred embodiments of the present invention, the presence and value of energy reserve capacitor CER can be measured during operation of power supply system 100 by measuring the frequency response of the RC circuit formed by series resistor Rs and energy reserve capacitor CER, for example, Vo(s)/Vi(s). Small test tones are injected into the feedback voltage Vfb at the control input to DC/DC converter 102. A typical amplitude for these test tones is in the millivolt range. Alternatively, other voltage ranges can be used. Measurement block 120 coupled to node Vo measures these tones and determines whether the frequency response of the power supply system is within an expected range of responses.
The corner frequency of the RC circuit formed by series resistor Rs and energy reserve capacitor CER is:




  
    fc
    =
    
      1
      
        2
        ⁢
        
          
        
        ⁢
        π
        ⁢
        
          
        
        ⁢
        τ
      
    
  
  ,




Where time constant τ=Rs*CER. In preferred embodiments of the present invention, CER is quite large, for example between about 1 mF and about 20 mF. For example, the corner frequency fc for a power supply system with Rs=100Ω and CER=20 mF is about 80 mHz.

With typical device tolerances for Rs and CER, time constant τ varies about +/−20%, therefore fc can vary between 67 mHz and 100 mHz.

Turning to FIG. 2, a Bode plot 200 of an RC circuit with fc=80 mHz is shown with the linear amplitude plotted against linear frequency. The 3 dB corner frequency is shown at point 202. In preferred embodiments of the present invention, however, 6 dB point 206 is used as a measurement reference point, which is shown as an amplitude of 0.5 at 138 mHz. The 6 dB point is used because the higher measurement frequencies can be performed faster than lower frequencies and gives a higher voltage margin for the actual measurement and calculation of the output over input voltage ratio on Rs. When a +/−20% variation of time constant τ is taken into account, the 6 dB point can occur between 115 mHz and 172 mHz shown at points 208 and 204 respectively. These points correspond to amplitudes responses of 0.420 at point 208 and 0.569 at point 204. In alternative embodiments of the present invention, however, 3 dB point 202 or any other convenient point on the transfer function can be used to allow an efficient implementation of the diagnosis function.
Turning back to FIG. 1, in an embodiment of the present invention, the frequency response is measured by producing two successive tones from signal generator 116. The first tone produces is a low frequency tone, f1, which is within the passband of the RC circuit formed by Rs and CER; for example, f1 could be about 20 mHz for the example described hereinabove. The output of the signal generator is summed with output Vi of DC/DC converter 102 by summing block 114, and the output of the summing block 114 is provided to the feedback Vfb of DC/DC converter 102. This has the effect of producing a small tone at f1 riding on the output of DC/DC converter 102. For example, if the DC/DC converter 102 is set to provide an output voltage of 25V and the amplitude of signal generator 116 is a sinewave with an amplitude of 20 mV peak-to-peak, the output of DC/DC converter 102 at node Vi will be a 20 mV peak-to-peak sinewave with a peak-to-peak amplitude of 20 mV.
According to preferred embodiments of the present invention, during the time that the output of DC/DC converter 102 is modulated by f1, measurement block 120 measures the power and stores the measurement. After the measurement is stored, signal generator 116 then outputs a second tone at frequency f2. Frequency f2 is preferably at the 6 dB point of the RC circuit formed by Rs and CER, however, other frequencies can be used in alternative embodiments of the present invention. In the present example, however, f2 would be about 138 mHz. During the time that the output of DC/DC converter 102 is modulated by f2, measurement block 120 again measures the power. The measure power for f1 and f2 are compared with preset limits. The Error signal is asserted if these measurements are not within the preset limits.
In preferred embodiments, these preset limits correspond with the +/−20% tolerances for τ. For the example given above, these limits correspond to amplitude measurements of between about 0.420 and 0.569. In alternative embodiments of the present invention, other tolerances, measurement frequencies and limit levels can be used.
In an alternative embodiment of the present invention, both f1 and f2 can be output simultaneously from signal generator 116. Consequently, measurement block 120 would have circuitry to separate f1 and f2 and measure the amplitude of each tone, for example, using analog filters and power detectors, or by using digital signal processing techniques. In further embodiments of the present invention, more than two tones can be used, or even noise can be used. In embodiments using noise or multiple tones, the spectral shape of the RC filter 115 can be estimated using digital signal processing in the frequency domain by using matched filter techniques and diagnosed based on signal amplitudes or Fourier and Fast-Fourier transformations (FFT). The results of these measurements are preferably analyzed by evaluating signal energies at specified frequencies, for example, at f1 and f2.
FIGS. 3a-3b illustrate a power supply system 300 using a power converter IC 302 according to a preferred embodiment of the present invention. Power converter IC 302 contain a portion of the circuitry of power supply system 300. Power converter IC 302 is coupled to the rest of the system via pads 322, 324, 326 and 328.
In a preferred embodiment of the present invention, power supply system 300 is implemented as a switched-mode boost converter. Car battery 101 (FIG. 1) is preferably coupled to input Vb, and therefore inductor L1 via reverse polarity/low voltage protection diode Dp. Inductor L1 is coupled to node Vi via diode D2 and to ground via switching transistor 314 within power converter IC 302. Node Vi is coupled to energy reserve capacitor CER via series resistance Rs. Diode D1 is preferably placed in parallel with Rs. Switching transistor 314 is driven by PWM controller 304, which is controlled by differential amplifier 310. PWM controller 304 and switching transistor 314 are implemented using conventional techniques known in the art.
Differential Amplifier 310 amplifies the voltage difference between feedback voltage Vfb and reference voltage Vref to form error signal Ve. In preferred embodiments of the present invention, Vfb is the sum of converter output voltage Vi and signal generator output voltage Vs generated by a signal generator within Energy Reserve Measurement (ERM) Circuit 320. Vfb is preferably formed by summing block 315, which is implemented according to techniques known in the art, for example using a resistive summer or an active summer. In alternative embodiments of the present invention, voltage Vi can be scaled using, for example, a resistive voltage divider (not shown) so that the internal circuitry of the power converter IC 302 operates at lower voltages than the voltages generated at Vi and Vo. If voltage Vi is scaled, reference Vref is preferably scaled also. In other embodiments of the present invention, Vref can be generated internally. In further alternative embodiments, signal generator output voltage Vs can be summed with reference voltage Vref using summer 315 instead of being summed with Vi.
During power supply system operation, energy is stored in L1 when switching transistor 314 is turned ON. When switching transistor 314 is turned OFF, a large voltage is induced at the drain of transistor 314 and current flows through D2 and charges capacitor C1. C1 is preferably small enough to prevent large transient inrush currents to flow though Dp, L1 and D2 when power is first applied at node Vb. In preferred embodiments, C1 has a capacitance value is between about 10 μF and about 100 μF. Series resistor Rs is preferably between about 10Ω and about 500Ω to limit inrush currents to CER at power-up and to provide a filtered power supply voltage at node Vo. In alternative embodiments of the present invention, different component arrangement and values can be used according to the application.
In preferred embodiments of the present invention, power converter IC 302, and components D1, D2, Dp, L1, C1 and CER are soldered to a single circuit board. In other embodiments, these components can be arranged on more than one circuit board. In further alternative embodiments, the components shown FIG. 3a can be partitioned differently between the circuit board and within power converter IC 302. For example, switching transistor 314, summing block 315, and/or differential amplifier 310 can be implemented externally from power converter IC 302.
A schematic of energy reserve measurement circuit 320 is shown in FIG. 3b according to a preferred embodiment of the present invention. Signal generator 340 has a first signal generator 344 that generates in-band signal f1, and a second signal generator 346 that generates transition band signal f2. These signal generators are preferably implemented as direct digital frequency synthesizers (DDS) or conventional analog signal generators. Signals f1 and f2 are preferably sinusoidal to avoid a large spectrum on the corresponding output signal and are of as low amplitude as possible to provide for a reasonable diagnosis while avoiding unnecessary spurious emissions. Switch 348 under the control of control block 351 selects between signal generators 344 and 346. In alternative embodiments of the present invention, signal generator 340 can be implemented by a variable frequency oscillator, by a divided clock output or digitally using a digital signal processor and a D/A converter. These signals are usually fed to a feedback loop (not shown) on a voltage regulator circuit to provide enough output power to the system.
Measurement and control block 341 has lowpass filter 360 and bandpass filter 362 in preferred embodiments. Lowpass filter 360 is configured to pass frequency f1 and reject frequency f2, while bandpass filter 362 is configured to pass frequency f2 and reject frequency f1. In alternative embodiments, lowpass filter 360 can be replaced by a bandpass filter configured to pass frequency f1 and reject frequency f2. Filters 360 and 362 are preferably implemented using analog filters, when sources 344 and 346 are implemented in the analog domain, or using digital filters or DSP techniques, when sources 344 and 346 are implemented in the digital domain using, for example, DDS techniques. These digital filters can be also synchronized to its sources (matched filters), which allows for much lower amplitudes for the sources. In alternative embodiments of the present invention, filter 360 and 362 can be eliminated or replaced by a single lowpass filter depending on the expected noise environment. In further embodiments of the present invention, filters 360 and 362 can be implemented digitally if an A/D converter (not shown) is placed between node Vm and filters 360 and 362.
Switch 356, under the control of control block 351 via control line 354, selects between lowpass filter 360 and bandpass filter 362. The output of one of filters 360 and 362 is measured by a peak amplitude detector 364. Peak detector 364 is preferably implemented using an analog rectifier principle or a DSP based peak detector (e.g. a signal tracking algorithm using a maximum value storage). In alternative embodiments, other signal detection techniques can be used.
In preferred embodiments, the output of peak detector 364, when first signal generator 344 is active, is sampled on capacitor Cs2 using switch 358 under the control of control block 351 via control line 352. When second signal generator 346 is active, on the other hand, the output of peak detector 364 is sampled on sampling capacitor Cs1. The voltage on capacitor Cs1 is multiplied by lim1 and lim2 using multipliers 366 and 368. These products 380 and 382 are compared with the voltage on capacitor Cs2 which is the sampled output of peak amplitude detector 364 when f1 was active. In preferred embodiments of the present invention, lim1 and lim2 are set to e.g. detect a +/−30% amplitude change for the two frequencies. The comparison is preferably made using comparators or differential amplifiers 370 and 372 and AND gate 374. Error signal Error taken from the output of AND gate 374 indicates whether the difference in amplitudes of the power supply output at Vo (FIG. 3a) are within the rage of allowable amplitudes. This indicates whether or not CEF is installed correctly and whether or not CE is within a valid range. In alternative embodiments of the present invention, the derivation of the Error signal can occur in the digital domain. For example, the output of power detector 364 can be digitized using an A/D converter (not shown). Outputs of the A/D converter can be stored in registers and the Error signal derived using a logical algorithm, look-up table, ROM, for example.
During operation of energy reserve measurement circuit 320, control block 352 first selects lowpass filter 360 via control line 354 using switch 358, f1 signal generator 344 via signal line 350 using switch 356, and storage capacitor Cs2 via signal line 352 using switch 358, thereby coupling lowpass filter 360 to power detector 364 and the output of the power detector to capacitor Cs2. This first step modulates node Vi (FIG. 3a) at frequency f1 and detects the power of this signal at node Vo. In the second step of operation, control block 351 next selects bandpass filter 362 using switch 356, routes the output of bandpass filter 362 to amplitude detector 364. The output of amplitude detector 364 is sampled on capacitor Cs2. In the third step, switch 358 remains disconnected from both Cs1 and Cs2 and the Error signal is updated.
Although various exemplary embodiments of the invention have been disclosed, it will be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the invention without departing from the spirit and scope of the invention. It will be obvious to those reasonably skilled in the art that other components performing the same functions may be suitably substituted.

## Claims

1. A method of verifying a component coupled to an output of a switched mode power supply, the method comprising:
measuring a frequency response from a control input of the switched mode power supply to the output of the switched mode power supply;
comparing the frequency response to a predetermined metric based on the measuring; and
based on the comparing, determining that the component is valid when the frequency response falls within the predetermined metric.

2. The method of claim 1, wherein:
the component comprises a capacitor; and
the frequency response is dependent on a value of the capacitor and is dependent on whether the capacitor is effectively coupled to the output of the switched mode power supply.

3. The method of claim 1, wherein measuring comprises:
applying a signal comprising a first frequency to the control input of the switched mode power supply;
measuring an amplitude of the first frequency at the output of the switched mode power supply;
applying a signal comprising a second frequency to the control input of the switched mode power supply; and
measuring an amplitude of the second frequency at the output of the switched mode power supply.

4. The method of claim 3, wherein the predetermined metric comprises a range of attenuation between the amplitude of the first frequency and the amplitude of the second frequency.

5. The method of claim 4, wherein the range of attenuation comprises a range of between about 4dB and about 7dB of attenuation.

6. The method of claim 3, further comprising choosing the first and second frequencies, choosing comprising:
selecting the first frequency to be within a passband of a nominal frequency response from the control input of the switched mode power supply to the output of the switched mode power supply when the component assumes a nominal value and when the component is effectively coupled to the output of the switched mode power supply; and
selecting the second frequency to be within an attenuation band of the nominal frequency response.

7. The method of claim 6, wherein selecting the second frequency comprises selecting the second frequency to be at about a 6dB attenuation point on the nominal frequency response with respect to the first frequency.

8. The method of claim 1, further comprising asserting an error signal when the component is not determined to be valid based on the determining.

9. The method of claim 1, further comprising powering a load using the component when power supplied by the switched mode power supply is interrupted.

10. The method of claim 9, wherein the load comprises an airbag system.

11. A device, comprising:
a measurement block configured to:
measure a frequency response from a control input of a switched mode power supply to an output of the switched mode power supply;
compare the frequency response to a predetermined metric based on the measuring; and
determine that a component coupled to the output of the switched mode power supply is valid when the frequency response falls within the predetermined metric.

12. The device of claim 11, wherein the measurement block is further configured to:
apply a signal comprising a first frequency to the control input of the switched mode power supply;
measure an amplitude of the first frequency at the output of the switched mode power supply;
apply a signal comprising a second frequency to the control input of the switched mode power supply; and
measure an amplitude of the second frequency at the output of the switched mode power supply.

13. The device of claim 12, wherein the measurement block is further configured to choose the first frequency and the second frequency by:
selecting the first frequency to be within a passband of a nominal frequency response from the control input of the switched mode power supply to the output of the switched mode power supply when the component assumes a nominal value and when the component is effectively coupled to the output of the switched mode power supply; and
selecting the second frequency to be within an attenuation band of the nominal frequency response.

14. The device of claim 13, wherein the measurement block is configured to select the second frequency to be at about a 6dB attenuation point on the nominal frequency response with respect to the first frequency.

15. The device of claim 11, wherein the measurement block is configured to assert an error signal when the component is not determined to be valid.

16. The device of claim 11, wherein the measurement block is further configured to apply a non-zero DC voltage to the component from the switched mode power supply after determining that the component is valid and that the component is effectively coupled to the switched mode power supply.

17. A method of operating a power supply comprising:
generating a first input signal comprising a plurality of frequencies using a signal generator;
summing the first input signal with a second input signal to form a summed input signal;
controlling an output voltage of the power supply based on the summed input signal;
measuring amplitudes at a first output of the power supply over the plurality of frequencies; and
activating an output signal when the measured amplitudes are within a range of expected amplitudes.

18. The method of claim 17, wherein the second input signal is coupled to a second output of the power supply and the controlling the output voltage comprises applying the summed input signal to a feedback input of a power supply controller.

19. The method of claim 17, wherein the second input signal is coupled to a reference voltage and the controlling the output voltage comprises applying the summed input signal to a reference input of a power supply controller.

20. The method of claim 17, wherein:
generating the first input signal comprises generating a signal at a first frequency and a signal at a second frequency, wherein the second frequency is greater than the first frequency;
measuring amplitudes comprises:
passing a signal coupled to the first output of the power supply through a first filter and through a second filter, wherein the first filter is configured to pass signals of the first frequency and attenuate signals of the second frequency, and the second filter is configured to pass signals of the second frequency and attenuate signals of the first frequency, and
detecting a first amplitude at an output of the first filter;
detecting a second amplitude at an output of the second filter;
comparing the first amplitude and the second amplitude to predefined limits; and
asserting an error signal when the first amplitude and the second amplitude are not within the predefined limits.

21. The method of claim 20, further wherein the steps of passing the signal through the first filter and the second filter, detecting the first amplitude, detecting the second amplitude, and comparing are performed in a digital domain.

22. The method of claim 20, wherein:
the range of expected amplitudes are chosen to correspond to a nominal frequency response of the power supply when loaded with a first capacitor, the first capacitor comprising a range of nominal values when properly installed within the power supply; and
the error signal indicates that the first capacitor is not within the range of nominal values and/or the first capacitor is not properly installed within the power supply.

23. The method of claim 22, wherein the first output of the power supply is coupled to squib drivers of an automotive airbag system.