# Patent

## Title
Multi-point correlated sampling for image sensors

## Abstract

An improved passive pixel sensor (PPS) circuit comprising a correlated sampling circuit and method that integrates pixel charge leakage onto an integrating amplifier during sampling periods. An integrator circuit is provided for integrating PPS pixel charges received via a column line, and correlated sampling circuit is provided for the removal of kTC noise and dark integration. A multi-point sampling of the output of the integrator is provided wherein at least a first and second correlated sample are used to detect the charge integration from the column line leakages, and at least a third sample is used to detect the PPS signal after pixel readout. The correlated sampling method is employed to remove kTC noise and dark integration from the PPS signal.

## Background
FIELD OF THE INVENTION
The present invention relates generally to passive pixel sensor image devices and to correlated sampling methods for the same.
BACKGROUND OF THE INVENTION
Image sensors typically employ light detecting elements (e.g., photosensors) and are used in various applications. Such image sensors may be formed using a variety of fabrication techniques. Currently, two commonly fabricated image sensors are CMOS image sensors and charge coupled device (CCD) image sensors. Each sensor generally includes an array of pixels containing the photosensors. The image sensors typically use photosensors in the form of photogates, phototransistors or photodiodes.
When an image is focused on the image sensor array (also called an “imager array” or “pixel array”), light corresponding to the image is directed to the pixels usually through micro-lenses. Each micro-lens may be used to direct incoming light through a circuitry region of the corresponding pixel to the photosensor region, thereby increasing the amount of light reaching the photosensor. It is known in the art to use circuitry that includes storage regions that collect pixel charge representing the light reaching the photosensors.
In a CMOS imager, the pixels of the array convert pixel charge to an analog voltage signal that is proportional to the light collected by the photosensor. It is known in the art to use row select transistors to select a particular row in the pixel array and cause the storage element (e.g., a floating diffusion region) for each pixel in the selected row to provide an output voltage on a column line representing collected charge for further processing by image sensor circuitry. Thus, the pixel array circuitry samples the pixel output voltage in each column of the pixel array one row (i.e., the selected row) at a time. The analog voltage signals are converted to digital signals which may be used to replicate an image represented by the light incident on the photosensors of the array (i.e., the incident light). For example, the digitized pixel array voltage signals may be used to store or display a corresponding image on a monitor or to otherwise provide information about the image.
It is known to use passive pixel sensors (“PPS”) having one amplifier per column of pixels in image sensors. In PPS image sensors, each pixel contains just one transistor that is used as a charge gate for switching the contents of the pixel to the charge amplifiers.
It is also known to use active pixel sensors (“APS”) in image sensors. In APS, each pixel has an amplifier. APS commonly have four transistors (4T), but other configurations (for example, 3T and 5T) are also known.
Although PPS pre-dates the use of APS in CMOS image sensors, it was not until the advent of APS that CMOS image sensors greatly increased in commercial use. This occurred in part because historically, PPS had gained a negative reputation as being inferior with respect to fixed pattern noise (“FPN”) and noise due to reduced readout sensitivity and column line leakage. As a result, charge-coupled devices (“CCDs”) were favored over CMOS image sensors having PPS, notwithstanding that the manufacturing process for CCDs was much more costly than that for CMOS devices.
With the advent of APS, however, it became possible to read the floating diffusion region of a pixel through an amplifier and a row select transistor. Unlike PPS, which have an amplifier per column, APS have an amplifier per pixel and can compensate for noise on a pixel-by-pixel basis. APS have increased readout sensitivity as compared to traditional PPS image sensor circuits.
APS also have improved performance relative to traditional PPS circuits due to reduced column line leakage. In PPS, when a pixel leaks (which occurs, for example, upon pixel blooming), the pixel charge runs straight through the transistor gate and onto the column line. Unlike PPS, the multi-transistor configuration of APS enables the pixel signal to be buffered thereby reducing column line leakage.
APS are the most common form of CMOS image sensors today. However, despite benefits such as increased readout sensitivity and reduced column line leakage over traditional PPS circuits, APS require substantially more circuitry surrounding the pixel area, and provide substantially reduced fill factor relative to PPS. For example, it is not uncommon for APS circuits to devote seventy percent of the pixel array area to amplifier and other associated circuitry. This is undesirable.
It is known to use integrator amplifiers to improve readout sensitivity in PPS circuits. An integrator maintains constant column line voltage and integrates charge dumped from the pixel onto a feedback (e.g., integrating) capacitor. The feedback capacitance must be low in order to achieve high conversion gain. Low feedback capacitance, however, results in kTC noise. This is undesirable.
It is also known to use two-point correlated double sampling (“CDS”) to remove kTC noise in a PPS imager circuit. For example, two-point CDS samples the pixel signal outputs (via a column integrator circuit) and is used to remove noise due to column line leakage that occurs between the time the first sample point is taken and the second sample point is taken. Column line leakage may arise from a number of sources. Such leakage (e.g., “dark integration”) is primarily due to charge leakage in a row being read out, but may also arise from blooming in rows other than the readout row. Photon-generated electrons (e.g., as a result of pixel blooming) that are picked up by the column line instead of the pixel result in leakage current on the column line. The amount of column line leakage can vary from column to column, and can add a dark signal to all the pixels in a given column. Moreover, the parasitic capacitance can be substantial and the amplifier will have difficulty driving this capacitance within a reasonable settling time. As a result, the time required between reset and signal sampling has to be longer than if a shorter settling time were achieved. This in turn provides more time for additional column line leakage in the form of dark integration. Although two-point CDS may be used to remove kTC noise from a PPS circuit comprising an integrator, there remains substantial, undesirable dark integration, particularly dark current occurring after the time of the first sample point in the two-point sampling.
There remains a need for an improved image sensor having pixels and associated circuitry of reduced size with increased pixel fill factor. There also is a need for an improved PPS circuit with increased readout sensitivity. There also is a need for an improved PPS circuit with reduced column line leakage. Further, there is a need for a PPS circuit with improved correlated sampling for the removal of kTC noise and dark integration.
BRIEF SUMMARY OF THE INVENTION
The present invention provides in various method and apparatus exemplary embodiments an improved PPS circuit and method of operating it that integrates leakage onto an integrator amplifier during sampling periods. The method and apparatus of the present invention provides improved correlated sampling for the reduction of kTC and dark integration noise, such as bus leakage and blooming from pixel rows.
The above and other features and advantages are achieved in various method and apparatus exemplary embodiments of the invention by providing a correlated sampling circuit for sampling and holding multiple signals corresponding to pixel signals received via an integrator circuit. PPS sensor circuits comprising integrators and correlated sampling circuitry are used in the present invention to enable simpler circuitry of reduced size and improved performance.



BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other advantages and features of the invention will become more apparent from the detailed description of exemplary embodiments provided below with reference to the accompanying drawings in which:
FIG. 1 is a block diagram of a column parallel image sensor;
FIG. 2A is a schematic of an APS pixel cell in an image sensor that generates analog signals;
FIG. 2B is a schematic of a PPS pixel cell in an image sensor that generates analog signals;
FIG. 3 is a schematic of a column of PPS pixel sensors from an array of pixels that outputs signals to an integrator and two-point CDS circuitry;
FIG. 4 is a diagram of signal sampling values and sampling timing for a conventional two-point CDS sampling method for the FIG. 3 circuit;
FIG. 5 is a diagram of an embodiment of the invention in which two columns of PPS pixel sensors, from an array of pixels, each output signals to an integrator and multi-point correlated sampling circuitry having at least three sample points;
FIG. 6 is a schematic of one column of the FIG. 5 embodiment of the invention employing four-point correlated sampling circuitry in the form of a switched capacitor network;
FIG. 7 is a diagram of signal sampling values and signal timing for a multi-point correlated sampling method employed in the embodiment of FIG. 5 (for taking four samples) and the specific circuit embodiment of FIG. 6;
FIG. 8A is a schematic of a PPS pixel cell for an image sensor having an anti-blooming transistor;
FIG. 8B is a schematic of a two-way shared PPS pixel cell configuration for an image sensor;
FIG. 8C is a schematic of a four-way shared PPS pixel cell configuration for an image sensor;
FIG. 9 is a block diagram of a processor system incorporating an image sensor comprising a PPS circuit in accordance with an exemplary embodiment of the invention.



DETAILED DESCRIPTION OF THE INVENTION
In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and which illustrate specific embodiments of the present invention. These embodiments are described in sufficient detail to enable those of ordinary skill in the art to make and use the invention. It is also understood that structural, logical, or procedural changes may be made to the specific embodiments disclosed without departing from the spirit and scope of the present invention. The following detailed description is not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
FIG. 1 illustrates a block diagram for a CMOS imager 10. The imager 10 includes a pixel array 11. The pixel array 11 comprises a plurality of pixels arranged in a predetermined number of columns and rows. The pixels of given rows in array 11 are all turned on at the same time by row select lines and the pixels of a given column are selectively output by a column select line. A plurality of row and column lines (not shown) are provided for the entire array 11. The row lines are selectively activated by the row driver 14 in response to row address decoder 15 and the column select lines are selectively activated by the column driver 17 in response to column address decoder 19. As shown in FIG. 1, the column driver 17 may, for example, be part of a column memory 50 structure. Through the use of address decoders 15, 19, a row and column address is provided for each pixel. The CMOS imager 10 is operated by timing and control circuit 21, which controls address decoders 15, 19 for selecting the appropriate row and column lines for pixel readout, and row and column driver circuitry 14, 17, which apply driving voltage to the drive transistors of the selected row and column lines. The pixel array 11 outputs a signal, VSIG, as an analog signal that may be used for further processing by imager 10. Typically, VSIG is digitized by an analog-to-digital converter (ADC) 44. For example, a column parallel ADC may be used to convert analog signals received from a given pixel in a corresponding column to a digital value which may be stored in memory 50. Alternatively, ADC architectures other than column parallel ADC may be used for digitizing the analog signals, such as column serial architectures (e.g., one ADC for all columns).
In CMOS imager systems comprising APS pixels, two signals typically are taken, a reset signal VRST (taken right after the floating diffusion region is reset), and pixel charge signal VSIG (taken after the signal corresponding to the charge collected on the photodiode is transferred to the floating diffusion region). As explained in greater detail below, these two signals VRST, VSIG, are used in conventional correlated double sampling methods to remove kTC noise, but fail to reduce other signal noise such as noise due to dark integration. The present invention provides a structure and method for sampling at least three signals for improved removal of signal noise, including reduction of dark current. The present invention not only improves the performance of PPS pixels, but is also applicable to APS pixel structures where signal noise (e.g., dark integration) collected on the floating diffusion region increases at substantially a constant rate.
FIG. 2A shows a four transistor (4T) APS pixel cell 12 used in an imager such as the CMOS imager 10 illustrated in FIG. 1. The APS pixel cell 12 includes a photosensor 16, floating diffusion region 22, transfer transistor 20, reset transistor 38, source follower transistor 28 and row select transistor 30. The photosensor 16 is shown as a photodiode, but other forms of photosensors may be used (for example a photogate, etc.). The photosensor 16 is connected to the floating diffusion region 22 by the transfer transistor 20 when the transfer transistor 20 is activated by a control signal TX. The reset transistor 38 is connected between the floating diffusion region 22 and an array pixel supply voltage VAA-Pix. A reset control signal RST is used to activate the reset transistor 38, which resets the floating diffusion region 22 to a reset voltage VRST as is known in the art. The source follower transistor 28 has its gate connected to the floating diffusion region 22 and is connected between pixel supply voltage VAA-Pix and the row select transistor 30. The source follower transistor 28 converts the charge stored at the floating diffusion region 22 into an electrical output voltage signal. The row select transistor 30 is controllable by a row select signal row for selectively connecting the source follower transistor 28 and its output voltage signal to a column line 23 of a pixel array. When the FIG. 2A pixel circuit is used in the FIG. 1 system, each pixel outputs a reset voltage VRST taken after reset of the floating diffusion region 22 and a pixel output voltage VSIG taken after photogenerated charges are transferred to the floating diffusion region by transfer transistors 20. These signals are subtracted VRST−VSIG by ADC 44 for conventional correlated double sampling, and digitized and represent the pixel image signal which is collected with pixel image signals from other array pixels.
FIG. 2B shows a PPS pixel cell 13 used in an imager such as the CMOS imager 10 illustrated in FIG. 1. The PPS pixel cell 13 includes a photosensor 16 and transfer transistor 20. As in the case of APS pixel cell 12 (FIG. 2A), the illustrated PPS pixel cell 13 uses a photodiode, but other forms of photosensors may be used. When transfer transistor 20 is activated by a control signal TX, photosensor 16 is connected to (and reads collected charge to) column line 23. PPS have many benefits, including for example the following. PPS are configured as a simple circuit (e.g., a single transistor circuit) and the pixel sizes can be very small with large photosensitive areas (e.g., because there is less circuitry that needs to be accommodated). The metal wiring through the PPS pixel array is limited to one horizontal wire for the transistor and one vertical wire for the column signal. The signal lag for PPS circuits is minimal because the column line is kept permanently at high voltage. Maintaining the column line at a permanently high voltage has other benefits, including, for example, that when using a pinned photodiode, the photodiode can be automatically reset while being read because the capacitance on the column line and the amplifier feedback loop may be employed to keep the column line at a constant voltage that does not drop below the pin voltage. Not dropping the column line voltage below the pin voltage prevents residual charge from remaining on the photodiode. (Compare for example a 4T APS for which charge remains on the photodiode when the floating diffusion voltage drops lower than the pin voltage and for which the pixel must be reset in order to remove this remaining charge.) Additionally, when using pinned photodiodes in a PPS circuit, resetting does not add kTC noise because the pin voltage establishes the reset voltage level, and blooming is drained through the transistor gate onto the column line. PPS circuits also have low pixel dark current because there is no contact on the photodiode. Vertical binning (i.e., accumulation of the readout from multiple columns) in PPS circuits is as simple as pulsing two or more transfer transistors 20 high at the same time.
Unlike APS pixel performance, PPS pixel performance is determined by column circuitry, and does not degrades as much as APS when pixel size is reduced. This attribute is advantageous in many commercial markets. For example markets such as the handheld and cell phone markets produce products that must meet small size constraints, and are trending toward products having smaller pixels even at substantially increased cost. PPS pixels would be an advantageous choice for these, and many other, markets.
One of the problems with traditional PPS sensor circuits is their lack of readout sensitivity. It is known to use PPS circuits that comprise integrator amplifiers to improve readout sensitivity. FIG. 3 illustrates a known PPS CMOS circuit. For simplicity, FIG. 3 illustrates a single column from pixel array 11 (FIG. 1), and illustrates two PPS pixel sensors 13 of the column out of many in the array. PPS pixel sensors 13 are shown for rows N and N+1, respectively having corresponding transfer signals TX_N, TX_N+1 to control respective transfer gates 20. As illustrated in FIG. 3, the circuit comprises PPS pixel sensor 13, integrator circuit 41, and CDS circuit 50 for performing 2-point CDS. The imager of FIG. 1 may be modified, for example to include integrator circuit 41 and CDS circuit 50 of FIG. 3 between a column-line output of pixel array 11 (FIG. 1) and the input of ADC 44 (FIG. 1).
Integrator circuit 41 comprises a feedback capacitor (i.e., charge integration capacitor) CINT, and amplifier 42. Integrator circuit 41 maintains constant voltage on column line 23 and integrates charge received from pixel 13 via column line 23 onto the feedback capacitor CINT, which results in a voltage increase at the output of integrator circuit 41. However, the feedback capacitance must be low in order to achieve high conversion gain. Low feedback capacitance results in kTC noise. Thus, integrator circuit 41 improves readout sensitivity, but adds kTC noise due to the low feedback capacitance on capacitor CINT. In FIG. 3, capacitor Cac performs an AC coupling function for maintaining constant voltage on column line 23.
As shown in FIG. 4, and with further reference to FIG. 3, a two-point CDS circuit 50 is conventionally used to remove the kTC noise. After the charge stored on a given row of PPS pixel sensors 13 is read out and integrated onto integrator circuit 41, capacitor CINT must be reset in order to integrate the next series of incoming charge. As shown in the timing diagram portion of FIG. 4, a reset signal, RESET, is the first of a series of pulse signals and is employed to reset integrator circuit 41 to receive charge collected by pixels 13. In the FIG. 3 embodiment, reset occurs upon applying the RESET signal (with switches RESET in the closed position).
After resetting PPS pixel sensors 13, column line 23 is kept at Vhigh, and charge on column line 23 is integrated into the feedback capacitance of integrator circuit 41 and stored on feedback capacitor CINT. The integrated charge appears at the output of integrator circuit 41 as an increase in voltage. Integrator circuit 41 may be used to increase conversion gain because the corresponding gain is proportional to 1/CINT. Thus, to achieve high conversion gain, the feedback capacitance CINT needs to be as low as possible, thus kTC noise will be added during reset and included in the integrator output.
FIG. 4 shows that after the RESET pulse is applied, a reset sample pulse SHR is applied. Signal pulse SHR causes a reset signal, VRST, to be sampled and held by CDS circuit 50. In the embodiment of FIG. 3, SHR is applied to sample and hold circuit 54 which samples and holds VRST. The sampling and holding of VRST is the first sample point of the two-point CDS sampling.
As further shown in FIG. 4, SHR is applied shortly before a transfer signal pulse, TX. TX is employed to drive transfer gates 20 for readout of pixels 13 (FIG. 3). By applying pulse SHR just before pulse TX (FIG. 4) the first sample point VRST occurs shortly before the pixels are read out. In this way, the first sample point, VRST, is taken near the end of reset and before the beginning of pixel readout.
In the FIG. 3 circuit, TX is applied to transfer gate 20 of pixels 13 to cause collected charge to be read out on a given row of pixels (e.g., TX_N is applied to the transfer gates of pixels in row N causing charge collected at a photosensor 16 in this row to be transferred to column line 23). Charge appearing on the column line will be integrated onto the feedback capacitor CINT of integrator circuit 41 which is employed to increase the voltage at the output of integrator circuit 41 by an amount corresponding to the charge collected and read out from PPS sensor pixel 13.
The output of integrator circuit 41 VSIG thus corresponds to the pixel signal level. Again, for simplicity, FIG. 3 shows only two of a series PPS pixel sensors 13 for column line 23, and only shows one (Col_M) of a series of columns in a pixel array. VSIG is sampled and held by sample and hold circuit 52 upon application of pulse SHS (FIG. 3). This is the second sample point of the two-point CDS sampling.
As illustrated in FIG. 3, CDS circuit 50 determines the differential voltage between the pixel signal level VSIG that is held on sample and hold circuit 52 and the previously sampled reset level VRST that is held on sample and hold circuit 54 (e.g., CDS 50 subtracts VRST from VSIG). Because VRST and VSIG include the kTC noise, the 2-point CDS method removes this noise from the pixel signal level (VSIG) when the difference between VSIG and the reset signal level (VRST) is determined.
When the FIG. 3 circuit is employed in the system of FIG. 1, a reset signal is applied to the column line (and thus a reset voltage VRST), and pixel output voltage VSIG is produced for each pixel. For conventional correlated double sampling, these signals are subtracted VRST−VSIG to produce a signal (e.g., Sig_M) which is digitized by ADC 44 and represents a pixel image signal.
Although kTC noise is removed by the two-point CDS circuit 50, dark integration may occur on integrator circuit 41 and may be included as noise in the output of integrator circuit 41. Dark integration may, for example, result from electrons from leakage currents in the diffusions that are permanently connected to a given column line 23, or from pixels in other columns blooming into column line 23. The leakage current can be substantial due to the large number of rows of PPS pixel sensors 13 connected to column line 23. However, because column line 23 is held at virtual Vhigh by the integrator circuit 41 feedback loop (e.g., by ac coupling function of capacitor, Cac) and by the column line capacitance, the foregoing leakages can be considered constant assuming the image doesn't change significantly during column signal sampling.
The FIG. 4 timing diagram shows the presence of dark integration in two-point CDS results. In FIG. 4, VRST is sampled (in response to control signal SHR) after reset has begun (i.e., after RESET has been applied) and before pixel readout (i.e., shortly before pulse TX goes high). As also shown in FIG. 4, although two-point CDS captures dark integration occurring between RESET and the sampling of VRST (i.e., captured dark integration), the dark integration occurring between the sampling of VRST and the sampling of VSIG remains un-captured (i.e., residual dark integration). Thus, the differential between VRST and VSIG calculated by traditional CDS circuits and methods removes dark current accumulated prior to sampling VRST, but does not remove dark current occurring between VRST and VSIG.
Because dark integration can vary column-by-column and, column parasitic capacitance can be substantial, the settling time required by the column amplifier (not shown) for driving this parasitic capacitance may have to be increased. Increased settling time results in a longer time between reset and pixel signal sample. As previously mentioned, the column line leakages (i.e., the dark integration) can be considered constant, thus increased settling time allows additional time during which the total column line leakage increases.
FIG. 5 illustrates an exemplary embodiment of the invention implemented for two columns of a PPS array circuit 60 having a large number of pixel rows and columns and employing multi-point correlated sampling. As illustrated in FIG. 5, PPS array circuit 60 comprises multiple columns each having PPS pixel cells 13, a column line 23, integrator circuit 40 and correlated sampling circuit 90. It should also be appreciated that the FIG. 5 embodiment shows a representative number of PPS pixel cells 1, 2, . . . 1024 per column, but a pixel array may have any number of PPS pixel cells arranged in rows and columns.
In the embodiment of FIG. 5, correlated sampling circuit 90, at sample and hold circuitry SH, samples multiple reset level voltages VRST-1 through VRST-N (where N≧2). The variable N corresponds to the number of times the reset voltage is sampled (i.e., the number of samplings VRST-1 through VRST-N). Each sampled and held value (e.g., VRST-i=1, VRST-i=2 . . . VRST-i=N, and VSIG) corresponds to an output received from integrator circuit 40, and is held on sample and hold circuitry SH of correlated sampling circuit 90. Sample and hold circuitry SH may be implemented in various ways. For example SH may comprise a separate sample and hold circuit for each sampled signal, or may comprise a single sample and hold circuit that is used to process each sampled signal. In the exemplary embodiment of FIG. 5, correlated sampling circuit 90 produces a correlated sampling output based on the differential between the first two sampled reset values and the differential between the last sampled reset value and VSIG.
Preferably, as shown in FIG. 5, an offset calibration circuit 46 is used to store the offset value of integrating amplifier 42, and to apply this offset value to capacitor CINT in response to a control signal CTRL. Signal values received by capacitor CINT from column line 23 are then reduced by the offset value stored on CINT, thereby effectively removing an offset error that is inherently applied by amplifier 42 and that would otherwise appear in the output of integrator 40. Integrator 40 does not require an AC-coupling capacitor, but preferably has either tri-state or power down capability. One skilled in the art would recognize that alternative integrator embodiments can be used; for example integrator 41 (previously described with respect to FIG. 3) can be used in the FIG. 5 embodiment in place of integrator 40.
Correlated sampling circuit 90 produces an out according to:

VRST-i=1−VRST-i=2−VRST-i=N+VSIG=(VRST-1−VRST-2)+(VSIG−VRST-N)  (1)

For N=2, i=2 is also i=N, and equation (1) becomes:

VRST-i=1−VRST-i=2−VRST-i=2+VSIG=VRST-1−(2*VRST-i=N=2)+VSIG  (2)

Thus because, for N=2, there are only two samples of the reset signal, the last reset sample must be used twice (e.g., subtracted twice or subtracted after multiplying by two). When implementing equation (2) in hardware it may be practical to employ a 2× gain in order to achieve (2*VRST-i=N=2) (i.e,. to use the same signal value twice).

FIG. 6 shows PPS circuit of FIG. 5 having one specific example of circuitry which may be used for correlated sampling circuit 90 of FIG. 5 for N≧3. For simplicity, FIG. 6 only shows one pixel column (among many columns) of the PPS array circuit 60 having a switched capacitor circuit network for calculating correlated sampling values according to equation (1). As shown in FIG. 6, and explained below, the correlated sampling circuit 90 comprises sampling capacitor Csmpl, AC-coupling capacitor Cac2, and feedback capacitor Cfb, as well as amplifier 95.
In the embodiment of FIG. 6, pixel signals are integrated onto integrator 40, and output to correlated sampling circuit 90. The output signal either is applied to the top plate of capacitor Csmpl, and a reference voltage is applied to the bottom of capacitor Csmpl, or vice versa, to produce the desired differential (positive or negative) across Csmpl. As explained in further detail below, the resulting differential voltage (i.e., the differential across Csmpl) is applied to feedback capacitor Cfb which causes a corresponding change in the output of amplifier 95.
FIG. 7 illustrates the operation of the PPS circuit of FIG. 5 in the form of the specific example circuit of FIG. 6 for calculating equation (1) for N=3. The multi-point correlated sampling of FIGS. 5, 6 removes the dark current captured by the two-point CDS method previously described with reference to FIGS. 3, 4, as well as previously uncaptured dark current occurring between reset, VRST, (e.g., the traditional reset sample point shown in FIG. 4) and VSIG (the pixel signal sample point).
The integrator circuit of FIG. 5 is reset and generates a reset signal. This reset signal includes dark current. The reset signal is sampled and held two or more times, with each sample spaced by time TSMP and corresponding to sample reset points VRST-1 through VRST-i=N. Because the reset signal includes the dark current (which accumulates at a constant rate), the dark current in the differential of VRST-i=1 and VRST-i=2 corresponds to the dark current in subsequent sample points spaced by the same time (e.g., TSMP). Alternatively, the dark current over sample time TSMP can be used to determine the dark current over different, corresponding subsequent sampling times (e.g., 2*TSMP, 1⁄2TSMP, etc.), and equation (1) modified accordingly.
For example, if a first sample time between a first sampled reset value (e.g., VRSTi-1) and a later sample reset value (e.g., VRST-i=2) is TSMP, and if a second sample time between VSIG and a prior reset sample point (e.g., VRST-i=Z) is 1⁄2 TSMP, the slope (i.e., the rate of increase in dark current) is still at least substantially the same between each of the relevant sample pairings (e.g., Δy/Δx=m (i.e., the rate of increase in dark current)) for both the sample spread by TSMP and the sample spread by 1⁄2 TSMP. Thus, where the sample time is halved (e.g., Δx is halved), the increase in dark current (the difference between the sampled signals, Δy) is also halved, and dark current can be removed from the pixel signal based on the dark current measurement obtained from the first two reset samples by modifying equation (1) to:

1⁄2(VRST-1−VRST-2)+(VSIG−VRST-N)  (3)

After sampling and holding reset values, pixels 13 are coupled to column line 23 which causes a pixel signal to be integrated onto amplifier 42 of integrator circuit 40. The integrated pixel signal corresponds to charge collected by pixel 13, but also includes dark current. The integrated pixel signal is sampled and held as VSIG. VSIG is sampled at time TSMP after the aforementioned sampling of VRST-i−N. Thus, the dark current occurring between VRST-1 and VRST-2 corresponds to the dark current occurring between each successive sampling pair spaced by TSMP, including the dark current occurring between VRST-i=N and VSIG of equation (1). Alternatively, VSIG may be sampled at a different, corresponding time after a prior sampled reset signal (e.g. at time 1⁄2 TSMP, or 2 TSMP, etc. after VRST-i=N).
Equation (1) calculates the difference between (i) the signal increase between VRST-1 and VRST-2 (i.e., −DKTSMP, the dark current over time TSMP) and (ii) the signal increase between VRST-i=N and VSIG, (i.e., DKTSMP+the pixel signal). Thus, the correlated sampling circuit 90 calculates the sum of (−DKTSMP) and (DKTSMP+the pixel signal) which reduces to the pixel signal.
As explained in detail below, FIG. 6 represents a specific example of the correlated sampling circuit 90 of FIG. 5 for sampling and holding the output of integrator circuit 40, and for generating a pixel output signal according to equation (1). Operation of the specific example of correlated sampling circuit 90 shown in the FIG. 6 circuit as used to compute equation (1) for N=3, will now be described with further reference to FIG. 7.
As shown in FIG. 7, a series of high pulse signals are applied at SW1, SW2, SW4, SW7, SW8. Application of high pulses at SW1, SW2 enables integrator circuit 40 to be reset in order to receive signals via column line 23. Integrator circuit 40 can be reset by applying a known differential voltage across the integration capacitor. An exemplary embodiment employing reset is shown in FIG. 6. In the embodiment of FIG. 6, the application of a high pulse to Reset switches SW1, SW2 closes these switches, and also causes a low pulse to be applied to switch/SW1 and opens this switch. This switch configuration results in the high reference voltage (via the output of integrator 42 and SW1) and low reference voltage (via SW2) to be applied to the plates of Cint.
As also shown in FIG. 7, a high pulse is applied at SW4, SW7, SW8. In the specific embodiment of FIG. 6, application of these pulses causes switches SW4, SW7 SW8 to close. In this switch configuration feedback capacitor Cfb is reset and amplifier 95 is prepared to received signal values from integrator 40. Upon reset of amplifier 42, a first reset value VRST-1 is sampled from column line 23 causing a corresponding change in the output of integrator circuit 40 for the column (e.g., Col_M of FIGS. 5, 6). Preferably, the sampling of VRST-i=1 begins immediately upon pixel reset.
In the specific circuit example of FIG. 6, SW4, SW7 SW8 are closed and the output of integrator 40 is applied to the bottom plate of capacitor Csmpl (via switch SW4). An offset adjusted reference voltage is applied to the top plate of Csmpl via SW7 by applying the reference voltage to the positive terminal of amplifier 95 such that the amplifier 95 output is the offset adjusted reference voltage (i.e., the output includes the reference voltage plus amplifier offset), and is applied via switches SW8, SW10 (also in the closed position), and SW7 to the top plate of capacitor Csmpl. This switch configuration also resets feedback capacitor Cfb.
As further shown in the embodiment of FIG. 7, the previously applied pulses go low (i.e., corresponding switches open) and a next series of high pulses is applied at SW6, SW7. A VRST-i=1 signal is then integrated onto amplifier 95 and Cfb. The sampling of the VRST-i=1 signal represents the first point in the multi-point sampling.
As further shown in FIG. 7, the previously applied pulses (at SW6, SW7) go low and a next series of high pulses is applied at SW3, SW6 to sample and hold the reset voltage, VRST-i=2 at the integrator circuit 40. In the specific circuit embodiment of FIG. 6, this switch configuration (i.e., SW3, SW6 closed) samples the output of integrator 42 (via SW3) onto the top plate of Campl and samples a reference voltage (via SW6) onto the bottom plate of Campl. As further shown in FIG. 7, the previously applied pulses (at SW3, SW6) go low, and a next series of pulses is applied at SW6, SW7 to integrate VRST-i=2. In the specific embodiment of FIG. 6, a VRST-i=2 signal is sampled and held onto the correlated sampling circuit 90 (via SW7). The sampling of the VRST-i=2 signal represents the second point in the multi-point sampling. In the specific circuit embodiment of FIG. 6, SW9 is also closed, and the previously integrated sample VRST-i=1 (held on Cfb) is applied to the right-most plate of capacitor Cac, and the sampled value VRST-i=2 is applied to the left-most plate of capacitor Cac (via SW7), thereby creating a differential across Cac (e.g., VRST-i=1−VRST-i=2) which is applied to amplifier 95.
As next shown in FIG. 7, the previously applied pulses (i.e., SW6, SW7) go low (switches open) and a next series of high pulses is applied at SW3, SW6 to sample and hold the reset voltage, VRST-i=N=3 at the integrator circuit 40. This again enables the output of integrator 42 to be sampled (via SW3) and a reference voltage (via SW6) on to the top and bottom plates of Campl. Next, as shown in FIG. 7, the previously applied pulses go low, and a series of pulses is applied at SW6, SW7 to integrate VRST-i=3. A VRST-i=N=3 signal is sampled and held onto the correlated sampling circuit 90 (via SW7). The sampling of VRST-i=3 represents the third (and final reset signal) point in the multi-point sampling of the embodiment of FIG. 7. In the specific circuit embodiment of FIG. 6, SW9 is closed, and the previously calculated differential VRST-i=1−VRST-i=2 (held on Cfb) is applied to the right-most plate of capacitor Cac, and the sampled value VRST-i=3 is applied to the left-most plate of capacitor Cac (via SW7), thereby creating a differential across Cac (e.g.,[(VRST-i=1−VRST-i=2)−VRST-i=3] which is applied to amplifier 95.
Other values of N can be employed in the present invention. In the specific circuit embodiment of FIG. 6, the series of switch configurations for sampling and holding the reset voltage for a given sample on the integrator circuit 40 (with switches SW3, SW6 closed), and integrating the sampled reset voltage onto the correlated sampling circuit 90 (with SW6, SW7 closed), are repeated for each sample i until i=N.
For the N=3 example shown in FIG. 7, and with reference to FIG. 6, after the sampling of the i=N=3 reset voltage sample, transfer signal TX is applied which causes charges accumulated photodiode 16 to be placed on column line 23. Preferably, as shown in FIG. 7, TX is applied at the end of sampling VRST-i=N onto integrator 40, and before integration of the VRST-i=N signal onto amplifier 95 of correlated sampling circuit 90. As shown in FIG. 6, application of transfer signal TX drives transfer transistors 20 of a given row, and results in the transfer of charge stored on corresponding pixels 13. The pixel 13 charges for the designated row are read out onto respective column lines 23 (e.g., Col_M of FIG.6).
As further shown in FIG. 7, after the pulse signals SW6, SW7 corresponding to the integration of VRST-i=N go low, a next series of high pulses (SW4, SW5) is applied to correlated sampling circuit 90 for the sampling of the pixel signal. In the specific circuit embodiment of FIG. 6, the pixel signal VSIG is output from integrator circuit via SW4 to the bottom plate of Csmpl, and a reference voltage applied (via SW5) to the top plate of Csmpl. Next, as shown in FIG. 7, the previously applied pulses (SW4, SW5) go low, and a series of pulses is applied at SW6, SW7 to integrate VSIG onto amplifier 95 and Cfb. The sampling of VSIG represents the final point in the multi-point sampling. In the specific circuit embodiment of FIG. 6, SW9 is closed, and the previously calculated differential [(VRST-i=1−VRST-i=2)−VRST-i=3] (held on Cfb) is applied to the right-most plate of capacitor Cac, and the sampled value corresponding to VSIG is applied to the left-most plate of capacitor Cac (via SW7). The switch configuration used to sample VSIG (SW4, SW5) reverses the polarity of the voltage stored on Csmpl as compared to the switch configuration used to sample the reset voltages (i.e., the SW3, SW6 switch configuration), thus the sampled VSIG that is integrated onto correlated sampling circuit 90 is referred to as −VSIG. The resulting differential across Cac (e.g., [(VRST-i=1−VRST-i=2)−VRST-i=3−(−VSIG)]) is applied to amplifier 95 and calculates equation (1):

VRST-i=1−VRST-i=2−VRST-i=N+VSIG=(VRST-1−VRST-2)+(VSIG−VRSTN)  (1)

VSIG includes the signal corresponding to the charge collected by pixels 13. The transfer signal drive time for TX (i.e., the length of the TX pulse) preferably both occurs immediately after the sample pulses SW3, SW4 for VRST-i=N go low, and is sufficiently less than time TSMP, so that the charge stored on pixel 13 for a given row and column has been completely sampled (i.e., VSIG can be sampled) onto a corresponding column line prior to the integration of the VSIG signal.
As an alternative to calculating equation (1) in hardware, the output signals from amplifier 95 can be calculated using software (e.g., by digitizing the output signals corresponding to the sampled reset signals VRST-i=1 . . . N and the pixel signal VSIG as needed to calculate equation (1)).
Using this multi-point sampling method, residual dark current can be removed by subtracting the increase in dark current occurring between reset and the pixel signal sample point VSIG according to equation (1) above. As shown in FIG. 7, (VSIG−VRST-i=N) is the difference of the signal sample (VSIG) and a reset sample (VRST-i) spaced by time Tsmp, and where (VRST-i=1−VRST-i=2) is the difference between the first and second reset samples spaced by time Tsmp.
Residual dark current represents noise not captured by traditional two-point sampling methods. Traditional two-point sampling methods sample once (sample point VRST) before transfer transistor are pulled high for pixel transfer to the column line (for example, VRST can be sampled near the end of pixel reset, shortly before pixel signal transfer), and once after pixel charge transfer (represented by sample point VSIG). This traditional two point sampling method only samples the reset signal once, and fails to capture the residual dark current that occurs after the first sample point VRST. By including more than one reset sample point, the method of the present invention can be used to approximate the dark current occurring between VRST and VSIG, and captures otherwise un-captured residual dark.
Because the dark current appearing at the integrator output is constant, the rate of increase in dark current over a given time period (e.g., TSMP) can be measured by sampling the difference between the two reset samples (VRST-i=1−VRST-i=2). The increase in dark current can be determined prior to pixel signal transfer for a given sample time TSMP, which can be used to determine dark current occurring after pixel signal transfer over a comparable sample point, preferably the same sample point Tsmp. For example, as shown in FIG. 7, the same time period TSMP is used between the end of the first reset sample point and the end of the second reset sample point, as is used between the end of the last reset sample point, and the end of the pixel signal sample point. Thus the differential (VRST-i=1−VRST-i=2) not only represents the dark current (−DKTSMP) occurring between the two reset sample points, but also represents the dark current occurring between VRST-i=N and the pixel signal sample point VSIG. By adding [VRST-i=1−VRST-i=2] (i.e. −DKTSMP) to [VSIG−VRSTi=N] (pixel signal+DKTSMP), the dark current (DKTSMP) is removed.
While PPS pixel cell 13 (previously described with reference to FIG. 2B) is shown in the FIG. 5 embodiment and the specific circuit embodiment of FIG. 6, one skilled in the art would recognize that various kinds of pixels can be employed in the invention, for example, the alternative PPS pixel embodiments shown in FIGS. 8A-C.
FIG. 8A implements a PPS pixel having an anti-blooming transistor AB which is biased at a slightly positive voltage to drain blooming charge from other rows away from column 23 during signal sampling. FIG. 8B is an embodiment of a two-way shared pixel configuration in which two photodiodes 16 discharge to column line 23 in response to a transfer signal applied at the same or substantially the same time (e.g., TX_N+1 is applied to both transistors 20A and 20B). FIG. 8C is an embodiment of four-way pixel configuration in which four photodiodes 16 discharge to column line 23 in response to a transfer signal applied at the same or substantially the same time (e.g., TX_N+1 is applied to each transistors 20A, 20B, 20C and 20D). The shared configurations of FIGS. 8B and 8C have the benefits of reduced output diffusion and increased fill factor over non-shared configurations. The anti-blooming configuration of FIG. 8A has the advantage of draining additional noise as compared to the PPS pixel embodiment of FIG. 2B. In the FIG. 8A embodiment, the reset signal is sampled multiple times, and the pixel charge VSIG corresponding to a given pixel is sampled, and signal noise (e.g., dark integration) further reduced in accordance with equation (1). In the FIG. 8B, and 8C embodiments the reset signal is sampled multiple times (e.g., corresponding to samples VRST-i=1-N), and VSIG (which comprises the pixel charge collected by each of the shared pixels plus signal noise (including dark integration transferred to the column line)) is transferred to column line 23 and sampled. As described above, the dark integration increase can be considered substantially constant and can be determined by two reset signal samples spaced by time period TSMP. Using this dark current, and the difference between the shared pixel signal sample VSIG and a prior reset signal sample spaced by time TSMP, dark current can be removed from the pixel signal according to equation (1). Alternatively, as previously described, VSIG may be sampled at a different, corresponding time after a prior sampled reset signal (e.g. at time 1⁄2 TSMP, or 2 TSMP, etc. after VRST-i=N), and equation (1) modified accordingly.
FIG. 9 illustrates a block diagram of a processor system 600 incorporating an imaging device 608 comprising a PPS circuit with integrator and 3-point correlated sampling circuit constructed in accordance with exemplary embodiments of the invention. Imager device 608 can be employed, for example, to produce an A/D converter 626 output as shown in FIG. 1 (i.e., the digital output of FIG. 1) in accordance with an embodiment of the present invention (i.e., incorporating the integrator circuit 622, correlated sample circuit 624). Examples of processor-based systems include, without limitation, computer systems, camera systems, scanners, machine vision systems, vehicle navigation systems, video telephones, surveillance systems, auto focus systems, star tracker systems, motion detection systems, image stabilization systems, and other imaging systems.
Imaging device 608 is comprised of a pixel array 620 that outputs analog signals (corresponding to collected pixel charge) to an integrator circuit 622 that outputs an integrated analog signal to a correlated sampling circuit 624. Correlated sampling circuit 624 performs a three-point correlated sampling and outputs an analog signal corresponding to equation (1) above to an analog to digital converter 626. Digital converter 626 digitizes the analog signal, and outputs a corresponding digital signal to an image processor 628 which processes the digital signal and outputs it to output circuit 630.
The system 600 generally comprises a central processing unit (CPU) 602, such as a microprocessor, that communicates with an input/output (I/O) device 606 over a bus 604. An imager device 608 also communicates with the CPU 602 over the bus 604. The system 600 also includes random access memory (RAM) 610, and can include removable memory 615, such as flash memory, which also communicates with CPU 602 over the bus 604. Imaging device 608 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.
The present invention further includes a fabrication method for fabricating embodiments of the invention as part of an imager device 608 and for connecting them comprising forming on an integrated circuit chip: pixel array 620 comprising pixel cells and readout circuitry; an integrator circuit 622; a correlated sampling circuit 624 for sampling and holding at least two pixel reset signals and a pixel charge signal and for removing residual dark current from the pixel charge signal; and connections for transmitting analog signals from pixel array 620 to integrator circuit 622, and from integrator circuit 622 to correlated sampling circuit 624. The method of fabricating correlated sampling circuit 624 may also include fabricating: analog to digital converter 626 for converting the output of correlated sampling circuit 624 to a digital signal; image processor 628; imager device output circuit 630; and connections for transmitting analog signals from correlated sampling circuit 624 to analog to digital conversion circuit 626, from analog to digital conversion circuit 626 to image processor 628 and then to imager device output circuit 630. The method of fabricating correlated sampling circuit 624 may also include fabricating: a switched capacitor and amplifier network for sampling and holding the at least two pixel reset signals and the pixel charge signal and for removing residual dark current from the pixel charge signal.
The processes and devices described above illustrate exemplary methods and devices of many that could be employed in the invention. The above description and drawings illustrate exemplary embodiments, which achieve the objects, features, and advantages of the present invention. However, it is not intended that the present invention be strictly limited to the above-described and illustrated embodiments. Any modification of the present invention that comes within the spirit and scope of the following claims should be considered part of the present invention.

## Claims

1. An image sensor comprising:
an array of passive pixel sensors;
an integrator circuit for receiving charge collected by one or more passive pixel sensors of said array, for receiving a reset voltage, and for generating corresponding integrator circuit output signals; and
a correlated sampling circuit for, after a first reset operation and before a second reset operation, respectively sampling and holding at least two reset signals generated by the first reset operation and a pixel output signal (VSIG) corresponding to an output of a pixel sensor and for producing output signals corresponding to (i) the differential between two of the at least two sampled and held reset signals and (ii) the differential between one of the at least two sampled and held reset signals and the pixel output signal.

2. The image sensor of claim 1, wherein the integrator circuit comprises:
an integrating amplifier having an output line coupled to the correlated sampling circuit;
an integrating capacitor coupled on one end to a low voltage source, and coupled on the other end each to a high voltage source and, via a column line, to a selected pixel sensor, the integrating capacitor further being coupled in parallel to the integrating amplifier.

3. The image sensor of claim 2 wherein the integrating amplifier produces an error voltage, the integrator circuit further comprising an offset calibration circuit coupled to the integrating capacitor for applying an adjustment voltage for offsetting the error voltage.

4. The image sensor of claim 2 wherein the integrating amplifier has power down capability.

5. The image sensor of claim 2 wherein the integrating amplifier has tri-state capability.

6. The image sensor of claim 2 wherein said at least two sampled and held reset signals comprise a first reset signal VRST-1 and a second reset signal VRST-2.

7. The image sensor of claim 6 further comprising:
a first reset switch coupled to the column line and coupled to the integrating capacitor for applying a high voltage, and a second reset switch coupled to the integrating capacitor and to the integrating amplifier for applying a low voltage, said high and low voltage providing a reset voltage across said integrating capacitor, said reset voltage providing an output at said integrator circuit which is sampled at two spaced points in time to produce said first reset signal VRST-1 and second reset signal VRST-2.

8. The image sensor of claim 1 wherein the correlated sampling circuit comprises three sample and hold circuits for each sampling and holding at least one of the at least two sampled and held reset signals and pixel output signal.

9. The image sensor of claim 7, wherein said correlated sampling circuit comprises a switched capacitor network.

10. The image sensor of claim 9, wherein:
said switched capacitor network comprises at least one sample and hold capacitor for receiving the first reset signal VRST-1, second signal second reset signal VRST-2, and pixel output signal VSIG; and
the correlated sampling circuit receives signals corresponding to the voltages held on said at least one sample and hold capacitor to produce signals (VRST-1−VRST-2)+(VSIG−VRST-2).

11. The image sensor of claim 10 wherein VRST-1 is sampled and held first, VRST-2 is sampled and held second, and VSIG is sampled and held third.

12. The image sensor of claim 2 wherein said at least two sampled and held reset signals comprise a first reset signal VRST-1 a second reset signal VRST-2, and a third reset signal VRST-3.

13. The image sensor of claim 12 further comprising:
a first reset switch coupled to the column line and coupled to the integrating capacitor for applying a high voltage, and a second reset switch coupled to the integrating capacitor and to the integrating amplifier for applying a low voltage, said high and low voltage providing a reset voltage across said integrating capacitor, said reset voltage providing an output at said integrator circuit which is sampled at three spaced points in time to produce said first reset signal VRST-1, second reset signal VRST-2, and a third reset signal VRST-3.

14. The image sensor of claim 13, wherein said correlated sampling circuit:
comprises a switched capacitor network comprising at least one sample and hold capacitor for receiving the first reset signal VRST-1, second reset signal VRST-2, third reset signal VRST-3, and pixel output signal VSIG; and
receives signals corresponding to the voltages held on said at least one sample and hold capacitor to produce signals (VRST-1−VRST-2)+(VSIG−VRST-3).

15. The image sensor of claim 14 wherein VRST-1 is sampled and held first, VRST-2 is sampled and held second, VRST-3 is sampled and held third, and VSIG is sampled and held fourth.

16. The image sensor of claim 1, wherein a given pixel sensor is coupled in parallel with an anti-blooming transistor.

17. The image sensor of claim 1, wherein two or more passive pixels share a column bus, and each receive a transfer signal TX to produce two or more corresponding pixel output signals that are applied to the column bus at substantially the same point in time.

18. A method of operating an image sensor comprising:
performing a first resetting of one or more pixel sensors of the image sensor;
generating a reset signal on a column line;
integrating the reset signal;
storing at least two sampled reset signals corresponding to the integrated reset signal at respective points in time before performing a second resetting of the one or more pixel sensors of the image sensor;
generating a reset differential voltage signal corresponding to the differential between two of said at least two sampled reset signals;
coupling a passive pixel sensor to the column line;
integrating the pixel voltage on the column line; and
storing a pixel signal corresponding to the integrated pixel voltage; and
generating a pixel differential voltage signal corresponding to the differential between the pixel signal and one of said at least two sampled reset signals.

19. The method of claim 18, further comprising generating a pixel output voltage signal corresponding to the differential between the pixel differential voltage signal and the reset differential voltage signal.

20. The method of claim 18, wherein said generating a reset signal comprises setting the column line to a high voltage level.

21. The method of claim 20, wherein said generating a reset signal further comprises setting the input of an integrator circuit to a high voltage level and setting the output of the integrator circuit to a low voltage level.

22. The method of claim 18, wherein said coupling comprises applying a transfer signal to a transfer gate to couple pixel sensor charge via the transfer gate to the column line.

23. The method of claim 18, wherein said steps of integrating the reset signal and integrating the pixel voltage removes kTC noise.

24. The method of claim 18, wherein the storing of the two of said at least two sampled reset signals occurs at points spaced by time TSMP; and wherein the storing of the pixel signal and the one of said at least two sampled reset signals occurs at points spaced by time TSMP.

25. The method of claim 18, wherein said coupling a passive pixel sensor comprises coupling two or more passive pixel sensors to the column line in response applying a transfer signal TX to each of the two or more passive pixel sensors at substantially the same time.

26. A method of operating an image sensor comprising:
performing a first resetting of one or more pixel sensors of the image sensor;
generating a reset signal on a column line;
integrating the reset signal;
storing a first sampled reset signal corresponding to the integrated reset signal at a first point in time before performing a second resetting of the one or more pixel sensors of the image sensor;
storing a second sampled reset signal corresponding to the integrated reset signal at a second point in time before performing a second resetting of the one or more pixel sensors of the image sensor;
generating a reset differential signal corresponding to the differential between the first sampled reset signal and the second sampled reset signal;
collecting incoming charge at a passive pixel sensor;
coupling the passive pixel sensor to the column line;
integrating a pixel signal corresponding to said collected incoming charge onto the column line;
storing the pixel signal; and
generating a pixel differential signal corresponding to the differential between the second sampled reset signal and the pixel signal.

27. The method of claim 26 further comprising generating a pixel output voltage corresponding to the differential between the pixel differential signal and the reset differential signal.

28. The method of claim 26, wherein generating a reset signal comprises setting the column line to a high voltage level.

29. The method of claim 28, wherein generating a reset signal further comprises setting the input of an integrator circuit to a high voltage signal level and setting the output of the integrator circuit to a low voltage level.

30. The method of claim 26, wherein said coupling comprises applying a transfer signal to a transfer gate to couple the collected incoming charge via the transfer gate to the column line.

31. The method of claim 26 wherein said steps of integrating the reset signal and integrating the pixel signal removes kTC noise.

32. The method of claim 26, wherein said storing the second sampled reset signal is at a point in time TSMP after said storing of the first sampled reset signal.

33. The method of claim 32 wherein said storing of the pixel signal is at a point in time TSMP after said storing of the second reset signal.

34. A method of fabricating an imager comprising:
forming on an integrated circuit chip a pixel array comprising passive pixel cells and readout circuitry;
forming on the integrated circuit chip an integrator circuit and a correlated sampling circuit for sampling and holding, after a first reset operation and before a second reset operation, at least two reset signals generated by the first reset operation and a pixel charge signal VSIG to produce an adjusted pixel signal; and
forming connections for transmitting analog signals from the pixel array to the integrator circuit, and from the integrator circuit to the correlated sampling circuit.

35. The method of fabricating of claim 34, wherein said forming an integrator circuit comprises:
forming an integrating amplifier having an output line coupled to the correlated sampling circuit;
forming an integrating capacitor coupled on one end to a low voltage source and on the other end to each a high voltage source and, via a column line, to a selected pixel sensor of a passive pixel cell of the pixel array, said integrating capacitor further being coupled in parallel to the integrating amplifier.

36. The method of fabricating of claim 35 further comprising forming:
a first reset switch coupled to the column line and coupled to the integrating capacitor for applying a high voltage, and a second reset switch coupled to the integrating capacitor and to the integrating amplifier for applying a low voltage, said high and low voltage providing a reset voltage across said integrating capacitor, said reset voltage providing an output at said integrator circuit which is sampled at least two spaced points in time to produce the at least two reset signals.

37. The method of fabricating of claim 35, wherein forming said correlated sampling circuit further comprises forming at least one sample and hold circuit for receiving the at least two reset signals and the pixel charge signal VSIG.

38. The method of fabricating of claim 37, wherein the at least two reset signals comprise a first reset signal VRST-1, second reset signal VRST-2, and third reset signal VRST-3.

39. The method of fabricating of claim 38, wherein forming said at least one sample and hold circuit further comprises:
forming a differential amplifier for receiving signals corresponding to the voltages held on said at least one sample and hold capacitor to produce signals (VRST-1−VRST-2)+(VSIG−VRST-3).

40. The method of fabricating of claim 35 further comprising forming on the integrated circuit chip:
an analog to digital conversion circuit for digitizing analog output signals received from the correlated sampling circuit;
an image processor for processing signals received from the analog to digital conversion circuit;
an output circuit for outputting signals received from the image processor; and
connections for transmitting analog signals from the correlated sampling circuit to the analog to digital conversion circuit, and from the analog to digital conversion circuit to the image processor, and from the image processor to the output circuit.

41. A method of operating an image sensor comprising:
a first resetting of a signal line which receives an output signal from a passive pixel sensor;
sampling and holding signals from said reset signal line at spaced points in time to produce at least two sampled and held reset signals after the first resetting and before a second resetting;
coupling a pixel output signal from the passive pixel sensor to said signal line; sampling and holding said pixel output signal; and
producing a correlated output signal based on a combination of said at least two sampled and held reset signals and said sampled and held pixel output signal.

42. An image sensor comprising:
an array of pixel sensors;
an integrator circuit for receiving charge collected by one or more pixel sensors of said array, and for receiving a reset voltage, and for generating corresponding integrator circuit output signals; and
a correlated sampling circuit for, after a first reset operation and before a second reset operation, respectively sampling and holding at least two reset signals generated by the first reset operation and a pixel output signal VSIG corresponding to an output of a pixel sensor and for producing output signals corresponding to (i) the differential between two of the at least two sampled and held reset signals, and (ii) the differential between one of the at least two sampled and held reset signals and the pixel output signal.

43. A method of operating an image sensor comprising:
performing a first resetting of one or more pixel sensors of the image sensor;
generating a reset signal on a column line;
integrating the reset signal;
storing at least two sampled reset signals corresponding to the integrated reset signal at respective points in time after performing the first resetting and before performing a second resetting of the one or more pixel sensors of the image sensor;
generating a reset differential voltage signal corresponding to the differential between two of said at least two sampled reset signals;
transferring a pixel voltage to the column line; and
storing a pixel signal corresponding to the transferred pixel voltage; and
generating a pixel differential voltage signal corresponding to the differential between the pixel signal and one of said at least two sampled reset signals.

44. A method of fabricating an imager comprising:
forming on an integrated circuit chip a pixel array comprising pixel cells and readout circuitry;
forming on the integrated circuit chip an integrator circuit and a correlated sampling circuit for, after a first reset operation and before a second reset operation, sampling and holding at least two reset signals generated by the first reset operation and a pixel charge signal VSIG to produce an adjusted pixel signal; and
forming connections for transmitting analog signals from the pixel array to the integrator circuit, and from the integrator circuit to the correlated sampling circuit.