# Patent

## Title
Integrated circuit inductor with a magnetic core

## Abstract

An inductor is fabricated on a substrate having a top surface and a bottom surface. The inductor includes a plurality of holes extending through the substrate, wherein the plurality of holes interconnect the top surface and the bottom surface of the substrate. The inductor also includes a plurality of conductive posts formed in the plurality of holes and a plurality of conductive segments formed on the top surface and on the bottom surface that interconnect the conductive posts such that a continuous conductive coil is formed. The inductor also includes a magnetic core that occupies substantially the entire volume enclosed by the conductive coil.

## Background
This application is a continuation of application Ser. No. 10/357,527 filed on Feb. 3, 2003 now U.S. Pat. No. 6,696,912. That application is a divisional of application Ser. No. 09/523,097 filed on Mar. 10, 2000 now U.S. Pat. No. 6,531,945, which is incorporated by reference herein.


BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates in general to inductors for use in integrated circuits, and relates more particularly to integrated circuit inductors having magnetic cores.
2. Description of the Related Art
Inductors are used in a wide range of signal processing systems and circuits. For example, inductors are used in communication systems, radar systems, television systems, high pass filters, tank circuits, and butterworth filters.
As electronic signal processing systems have become more highly integrated and miniaturized, system designers have sought to eliminate the use of relatively large auxiliary components, such as inductors. One approach to eliminating the use of actual inductors in signal processing systems is to simulate inductors using active circuits, which can be easily miniaturized. Unfortunately, simulated inductor circuits tend to exhibit large parasitic effects and often generate more noise than circuits constructed using actual inductors.
When unable to eliminate inductors in their designs, designers have sought ways to reduce the size of the inductors that are used. For example, inductors are miniaturized for use in compact communication systems, such as cellular phones and modems. These miniaturized inductors typically comprise two-dimensional spiral inductors that are fabricated on the same substrates as the integrated circuits to which they are coupled. Although these two-dimensional spiral inductors can be fabricated using conventional integrated circuit manufacturing techniques, they typically take up a disproportionately large share of the available surface area on an integrated circuit substrate.
For these and other reasons, there is a need for the present invention.
SUMMARY OF THE INVENTION
An inductor comprises a substrate, a magnetic core formed in a region of the substrate, and a conductive coil interwoven with the substrate and surrounding the magnetic core.
In one embodiment, an inductor comprises a substrate, a magnetic core formed on the substrate, and a three-dimensional conductive coil. The conductive coil comprises a plurality of conductive posts interconnected by a plurality of conductive segments such that the conductive coil surrounds the magnetic core.
In one embodiment, an inductor comprises a substrate comprising a semiconductor having a crystalline structure, a magnetic core formed on the substrate, a plurality of paths extending through the substrate, and a conductive coil woven through the plurality of paths and surrounding the magnetic core. The conductive coil is at least partially diffused into the crystalline structure.
In one embodiment, a device comprises a substrate and an inductive structure having an inductance of at least 1 nanohenry (nH). The inductive structure includes a magnetic core and is at least partially embedded in the substrate.
In one embodiment, an inductor comprises a substrate, a magnetic core formed on the substrate, a pair of substantially parallel rows of conductive posts providing a plurality of conductive paths through the substrate, and a plurality of conductive segments interconnecting the pair of substantially parallel rows of conductive columns to form a conductive coil surrounding the magnetic core.
In one embodiment, an inductor comprises a perforated substrate, a magnetic core formed on the perforated substrate, and a conductive material interwoven with the perforated substrate and surrounding the magnetic core. The conductive material is at least partially diffused into the perforated substrate.
In one embodiment, an inductor comprises a substrate having a top surface and a bottom surface, a plurality of holes extending through the substrate, wherein the plurality of holes interconnect the top surface and the bottom surface. The inductor further comprises a plurality of conductive posts formed in the plurality of holes, a plurality of conductive segments formed on the top surface and on the bottom surface that interconnect the conductive posts such that a continuous conductive coil is formed; and a magnetic core occupying substantially the entire volume enclosed by the conductive coil.
In one embodiment, an inductor comprises a multilayer substrate, a magnetic core formed on the multilayer substrate, and a coil interwoven with the multilayer substrate and surrounding the magnetic core.
In one embodiment, a device comprises an integrated circuit formed on a substrate, a magnetic core formed on the substrate, and an inductor interwoven with the substrate and surrounding the magnetic core, wherein the inductor is operably coupled to the integrated circuit.
In one embodiment, a memory system comprises a substrate having a plurality of memory circuits, a magnetic core formed in a region of the substrate, and a conductive coil interwoven with the substrate and surrounding the magnetic core.
In one embodiment, a computer system comprises a processor and an inductor comprising a substrate, a magnetic core formed on the substrate, and a conductive coil interwoven with the substrate and surrounding the magnetic core. The computer system further comprises an electronic device coupled to the inductor and to the processor.
In one embodiment, a method of fabricating an inductor embedded in a substrate comprises the steps of forming a magnetic core in the substrate and fabricating a three-dimensional conductive coil around the magnetic core.
In one embodiment, a method of fabricating an inductor embedded in a substrate comprises the steps of forming a plurality of paths extending through the substrate, forming a magnetic core in the substrate, depositing a conductive material in the paths to form a plurality of conductive posts, and fabricating a plurality of conductive segments that interconnect the conductive posts to form a conductive coil.



BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1C illustrate an embodiment of an inductor in accordance with the present invention.
FIGS. 2A-2C illustrate a substrate with a plurality of paths extending through the substrate.
FIGS. 3A-3C illustrate the substrate of FIGS. 2A-2C after a region of the substrate has been treated to form a porous region.
FIGS. 4A-4C illustrate the substrate of FIGS. 3A-3C after the porous region has been treated with a ferromagnetic material to form a magnetic core.
FIGS. 5A-5C illustrate the substrate of FIGS. 4A-4C after the paths have been filled with a conductive material and interconnected to form a conductive coil.
FIGS. 6A-6C illustrate the substrate of FIGS. 2A-2C after a cavity has been formed in a region of the substrate.
FIGS. 7A-7C illustrate the substrate of FIGS. 6A-6C after the cavity has been filled with a ferromagnetic material to form a magnetic core.
FIGS. 8A-8C illustrate the substrate of FIGS. 7A-7C after the paths have been filled with a conductive material and interconnected to form a conductive coil.
FIGS. 9A-9C illustrate an embodiment of an inductor in accordance with the present invention after the formation of two passivation layers around the inductor.
FIG. 10 illustrates a top view of an embodiment of an inductor-coupled circuit in accordance with the present invention.
FIG. 11 illustrates a block diagram of a system level embodiment of the present invention.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1A illustrates an isometric view of an embodiment of an inductor 100 in accordance with the present invention. FIG. 1B illustrates a top view of the inductor 100 shown in FIG. 1A. FIG. 1C illustrates a cross-sectional view of the inductor 100 along the line 1C—1C shown in FIG. 1A. In the illustrated embodiment, the inductor 100 is fabricated on a substrate 110. In one embodiment, the substrate 110 is fabricated from a crystalline material. In an alternative embodiment, the substrate 110 is fabricated from a single-element doped or undoped semiconductor material, such as silicon or germanium. In further embodiments, the substrate 110 is fabricated from gallium arsenide, from silicon carbide, or from a partially magnetic material having a crystalline or amorphous structure.
Those of ordinary skill in the art will understand that the substrate 110 is not limited to a single layer substrate. Multiple layer substrates, coated or partially coated substrates, and substrates having a plurality of coated surfaces are all suitable for use in connection with the present invention. Suitable coatings may include insulators, ferromagnetic materials, and magnetic oxides. Insulators protect the inductive coil and separate the electrically conductive inductive coil from other conductors, such as signal carrying circuit lines. Coatings and films of ferromagnetic materials, such as magnetic metals, alloys, and oxides, increase the inductance of the inductor 100.
In addition, those of ordinary skill in the art will understand that the substrate 110 may be the fabrication site for a wide variety of integrated circuits and circuit components in addition to the inductor 100. In one embodiment, for example, the substrate 110 is the fabrication site for the inductor 100 and for a Dynamic Random Access Memory (DRAM) circuit.
In another embodiment, the substrate 110 comprises a package, such as a ceramic package, for an electronic device. This embodiment allows circuits to be designed with off-chip inductors in accordance with the present invention. By fabricating off-chip inductors in accordance with the present invention, the fabrication cost of the inductors is advantageously reduced.
In FIGS. 1A-1C, the substrate 110 has a top surface 120 and a bottom surface 130. Those of ordinary skill in the art will understand that the top surface 120 and the bottom surface 130 are not limited to oblique surfaces. In one embodiment, the top surface 120 and the bottom surface 130 are substantially parallel to one another. Because many integrated circuit manufacturing processes are designed to work with substrates having a pair of relatively flat parallel surfaces, the use of parallel surfaces may simplify the manufacturing process for forming the inductor 100.
The substrate 110 has a plurality of paths 140 extending through the substrate 110. The paths 140 interconnect the top surface 120 and the bottom surface 130 of the substrate 110. The paths 140 can advantageously comprise holes, vias, perforations, or any other suitable paths that can be filled, plugged, partially filed, partially plugged, or lined with a conducting material. In one embodiment, the plurality of paths 140 are substantially parallel to each other and are substantially perpendicular to the top surface 120 and to the bottom surface 130 of the substrate 110.
In FIGS. 1A-1C, the paths 140 are filled by a plurality of conductive posts 210. The conductive posts 210 are conductively interconnected by a plurality of conductive segments 220 located on the top surface 120 and on the bottom surface 130 of the substrate 110. The conductive posts 210 and the conductive segments 220 are interconnected to form a three-dimensional conductive coil 230, which is interwoven with the substrate 110. Thus, the inductor 100 is at least partially embedded in the substrate 110. Those of ordinary skill in the art will understand that the cross-sectional profile of the conductive posts 210 or of the conductive segments 220 is not limited to any particular shape. For example, rectangular, square, circular, and triangular shapes are all suitable for use in connection with the present invention.
In the illustrated embodiment, the conductive posts 210 are configured in two substantially parallel rows. The rows are interconnected by the plurality of conductive segments 220 to form a plurality of loops. Those of ordinary skill in the art will understand that the shape of each loop in the conductive coil 230 is not limited to any particular geometric shape. For example, rectangular, square, and triangular loops are all suitable for use in connection with the present invention.
The conductive coil 230 surrounds a magnetic core 240 and is capable of producing a reinforcing magnetic field or flux in the volume occupied by the magnetic core 240. In a preferred embodiment, the magnetic core 240 occupies substantially the entire volume enclosed by the conductive coil 230. By forming the magnetic core 240 in substantially the entire volume enclosed by the conductive coil 230, the inductance value of the inductor 100 is advantageously increased. In one embodiment, for example, the inductor 100 preferably has an inductance value in the range of about 10 nanohenries (nH) to about 100 microhenries (μH), more preferably in the range of about 10 nH to about 100 nH.
FIGS. 2-9 illustrate the step-by-step formation of the inductor 100 shown in FIGS. 1A-1C using two alternative methods. FIG. 2A illustrates an isometric view of one embodiment of the substrate 110 with a plurality of paths 140 extending through the substrate 110. FIG. 2B illustrates a top view of the substrate 110 shown in FIG. 2A. FIG. 2C illustrates a cross-sectional view of the inductor 100 along the line 2C—2C shown in FIG. 2A. The paths 140 interconnect the top surface 120 and the bottom surface 130 of the substrate 110. The distance between the top surface 120 and the bottom surface 130 of the substrate 110 is typically in the range of about 700 micrometers (μm) to about 800 μm. Therefore, the paths 140 typically have a length in the range of about 700 μm to about 800 μm.
Those of ordinary skill in the art will understand that the paths 140 can be formed using a variety of suitable processes. For example, in a preferred embodiment, the paths 140 are formed using any of a number of well-known etching processes. In other embodiments, a laser or a diamond-tipped carbide drill is used to create the paths 140.
Furthermore, those of ordinary skill in the art will understand that the shape of the paths 140 is not limited to any particular shape. For example, circular, square, rectangular, and triangular shapes are all suitable for use in connection with the present invention.
In one embodiment, the inside of the paths 140 is lined or partially lined with an electrically insulating layer (not shown). The insulating layer may comprise a variety of suitable nonconductive materials, such as, for example, polyimide, a dielectric, or an inorganic oxide, such as silicon dioxide or silicon nitride. The purpose of the insulating layer is to electrically isolate the conductive posts 210 from the magnetic core 240 when these components are formed.
FIGS. 3-5 illustrate the step-by-step formation of the inductor 100 shown in FIGS. 1A-1C using a first exemplary process. Specifically, FIG. 3A illustrates an isometric view of the substrate 110 shown in FIGS. 2A-2C after a region of the substrate 110 has been treated to form a porous region 300. FIG. 3B illustrates a top view of the substrate 110 shown in FIG. 3A. FIG. 3C illustrates a cross-sectional view of the substrate 110 along the line 3C-3C shown in FIG. 3A. The location of the porous region 300 is selected such that the porous region 300 occupies the volume that will be enclosed by the conductive coil 230 when it is fully formed, as described in more detail below. A designer can designate the area on the substrate 110 in which the porous region 300 will be formed using conventional photolithography and masking processes.
Once the area for the porous region 300 has been designated, those of ordinary skill in the art will understand that the porous region 300 can be formed using a variety of suitable processes. For example, in one embodiment, the porous region 300 may be formed using a well-known anodic etching process. In another embodiment, the porous region 300 may be formed using a well-known laser ablation process.
In a preferred embodiment, the porous region 300 penetrates substantially the entire thickness of the substrate 110. This configuration advantageously allows substantially the entire volume enclosed by the conductive coil 230 to form the magnetic core 240 when the inductor 100 is fully fabricated. As discussed above, by forming the magnetic core 240 in substantially the entire volume enclosed by the conductive coil 230, the inductance value of the inductor 100 is advantageously increased.
FIG. 4A illustrates an isometric view of the substrate 110 shown in FIGS. 3A-3C after a ferromagnetic material has been deposited in the porous region 300 to form the magnetic core 240. FIG. 4B illustrates a top view of the substrate 110 shown in FIG. 4A. FIG. 4C illustrates a cross-sectional view of the substrate 110 along the line 4C—4C shown in FIG. 4A. Those of ordinary skill in the art will understand that a variety of ferromagnetic materials can be used to form the magnetic core 240. For example, in one embodiment, a material comprising Permalloy having about 81% nickel (Ni) and about 19% iron (Fe) is deposited in the porous region 300 of the substrate 110. The magnetic material used to form the magnetic core 240 affects the inductance of the inductor 100 when it is fully fabricated. Thus, the particular magnetic material used to form the magnetic core 240 may advantageously be selected based on the desired inductance value.
In addition, those of ordinary skill in the art will understand that the ferromagnetic material can be deposited in the porous region 300 using a variety of suitable methods. For example, in one embodiment, the ferromagnetic material is deposited in the porous region 300 using a well-known chemical vapor deposition (CVD) process. In other embodiments, the ferromagnetic material is deposited in the porous region 300 using well-known evaporation, sputtering, laser ablation, or electrochemical deposition processes. The particular method used to deposit the ferromagnetic material in the porous region 300 may advantageously be selected based upon available deposition equipment.
In one embodiment, the ferromagnetic material is deposited in the porous region 300 using a CVD process by exposing the porous region 300 to iron pentacarbonyl vapor in an oxidizing atmosphere. In light of the present disclosure, those of ordinary skill in the art can readily determine suitable CVD parameters to achieve the desired ferromagnetic material composition in a given reactor configuration. For example, in one configuration, the iron pentacarbonyl vapor is decomposed at a temperature in the range of about 140° C. to about 200° C., and a deposition rate in the range of about 600 Å/minute to about 1400 Å/minute with an O2 flow rate of about 60 standard cubic centimeters per minute (sccm) and an Ar flow rate in the range of about 40 sccm to about 60 sccm.
In another embodiment, the ferromagnetic material comprises a gamma iron oxide film, which is deposited in the porous region 300 using a chemical vapor pyrolysis process. If the temperature in the chemical vapor pyrolysis reactor exceeds 500° C., then the gamma oxide film formed in the porous region 300 exhibits magnetic properties. Otherwise, the gamma oxide film formed in the porous region 300 does not exhibit magnetic properties.
In another embodiment, the ferromagnetic material comprises a spinel-type iron oxide film, which can be deposited at low temperature by ECR plasma-enhanced metalorganic chemical vapor deposition (MOCVD). The spinel-type iron oxide film formed in the porous region 300 advantageously exhibits nearly isotropic magnetic properties.
In another embodiment, the ferromagnetic material comprises an amorphous iron oxide film. The film can be formed in the porous region 300 by depositing iron in an oxygen atmosphere by evaporation. A ferrous oxide (FeO) powder is evaporated in a vacuum containing oxygen and having a pressure in the range of about 10−5 torr to about 10−4 torr.
In another embodiment, the ferromagnetic material is deposited in the porous region 300 using a reactive sputtering process. An iron (Fe) target is sputtered onto the porous region 300 in an atmosphere containing oxygen and a substantially inert gas, such as argon (Ar), at a high deposition rate, such as a rate that is about ten times higher than the typical deposition rate. The sputtering process creates an alpha iron oxide film, which is converted to a magnetic gamma type by reducing the film in an atmosphere containing hydrogen.
In another embodiment, the ferromagnetic material is deposited in the porous region 300 using a direct sputtering process. Hot-pressed cobalt (Co) and titanium-doped ferrous oxide (Fe3O4) are used as the target in a sputtering reactor.
In another embodiment, the ferromagnetic material comprises gamma iron oxide films, which are deposited in the porous region 300 using an RF glow discharge process with iron pentacarbonyl vapor. In this embodiment, the gamma iron oxide films are formed by introducing either oxygen or carbon dioxide with iron pentacarbonyl into a glow discharge reactor at temperature above about 200° C. This process creates amorphous iron-containing and crystalline iron oxide films having a particle size less than about 0.1 μm.
In another embodiment, the ferromagnetic material comprises iron oxide and ferrite films, which are deposited in the porous region 300 using a pulsed ruby laser evaporation process. The properties of the films are affected by the substrate temperature and oxygen partial pressure during deposition. Thus, the properties of the films can advantageously be controlled by adjusting the substrate temperature and oxygen partial pressure during deposition.
In another embodiment, the ferromagnetic material comprises iron oxide films, which are deposited in the porous region 300 using the plume generated by the excimer laser ablation of polyferric methacrylate, a metal-containing polymer. The iron oxide films deposited using this process comprise iron-rich Fe3O4 and alpha Fe2O3.
In another embodiment, the ferromagnetic material comprises Fe2O3 and Ba-containing iron oxide films, which are deposited in the porous region 300 by ferrite plating with chelated high-alkaline aqueous solutions. The Fe2O3 and Ba-containing iron oxide films are formed from chelated high-alkaline aqueous solutions by ferrite plating on the substrate 110, which is heated by lamp beams. The solubility limit of the Ba-containing iron oxide films is about Ba/Fe=0.16.
FIG. 5A illustrates an isometric view of the substrate 110 shown in FIGS. 4A-4C after the conductive posts 210 and the conductive segments 220 have been fabricated and interconnected to form the conductive coil 230. FIG. 5B illustrates a top view of the substrate 110 shown in FIG. 5A. FIG. 5C illustrates a cross-sectional view of the substrate 110 along the line 5C—5C shown in FIG. 5A. Those of ordinary skill in the art will understand that the conductive posts 210 and the conductive segments 220 can be fabricated from a wide variety of suitable conductive materials, such as metals (e.g., aluminum, copper, gold, and the like), alloys, doped polysilicon, metal silicides, and the like. In general, materials having a higher conductivity are preferred to materials having a lower conductivity.
In one embodiment, the conductive material is used to fill or partially fill the paths 140 to form the plurality of conductive posts 210. In an alternative embodiment, the conductive coil 230 is partially diffused into the substrate 110.
In one embodiment, each conductive post 210 and conductive segment 220 is fabricated from a different conductive material. This configuration is particularly advantageous because the properties of the conductive coil 230 can be easily tuned through the selection of the various conductive materials. For example, the internal resistance of the conductive coil 230 can be increased by selecting a material having a higher resistance for a particular conductive segment 220 than the average resistance in the rest of the conductive coil 230.
In an alternate embodiment, two different conductive materials are selected for fabricating the conductive coil 230. In this embodiment, materials are selected based on their compatibility with the available integrated circuit manufacturing processes. For example, if it is difficult to create a barrier layer where the conductive coil 230 pierces the substrate 110, then the conductive posts 210 that pierce the substrate 110 can be fabricated from aluminum. On the other hand, if it is relatively easy to create a barrier layer for the conductive segments 220 that interconnect the conductive posts 210, then copper can be used for the conductive segments 220.
FIGS. 6-9 illustrate the step-by-step formation of the inductor 100 shown in FIGS. 1A-1C using a second exemplary method. Specifically, FIG. 6A illustrates an isometric view of the substrate 110 shown in FIGS. 2A-2C after a cavity 400 has been formed in a region of the substrate 110. FIG. 6B illustrates a top view of the substrate 110 shown in FIG. 6A. FIG. 6C illustrates a cross-sectional view of the substrate 110 along the line 6C—6C shown in FIG. 6A. The location of the cavity 400 is selected such that the cavity 400 occupies the volume that will be enclosed by the conductive coil 230 when it is fully formed, as described in more detail below. A designer can designate the area on the substrate 110 in which the cavity 400 will be formed using conventional photolithography and masking processes.
Once the area for the cavity 400 has been designated, those of ordinary skill in the art will understand that the cavity 400 can be formed using a variety of suitable processes. For example, the cavity 400 may be formed using any of a number of well-known etching processes.
In a preferred embodiment, the cavity 400 is formed such that a layer 410 of the substrate 110 remains under the cavity 400. Preferably, the layer 410 has a thickness in the range of about 20 μm to about 30 μm. As discussed above, the substrate typically has a thickness in the range of about 700 μm to about 800 μm. Thus, the cavity 400 penetrates substantially the entire thickness of the substrate 110. This configuration advantageously allows substantially the entire volume enclosed by the conductive coil 230 to form the magnetic core 240 when the inductor 100 is fully fabricated. As discussed above, by forming the magnetic core 240 in substantially the entire volume enclosed by the conductive coil 230, the inductance value of the inductor 100 is advantageously increased.
FIG. 7A illustrates an isometric view of the substrate 110 shown in FIGS. 6A-6C after a ferromagnetic material has been deposited in the cavity 400 to form the magnetic core 240. FIG. 7B illustrates a top view of the substrate 110 shown in FIG. 7A. FIG. 7C illustrates a cross-sectional view of the substrate 110 along the line 7C—7C shown in FIG. 7A. Those of ordinary skill in the art will understand that a variety of ferromagnetic materials can be used to form the magnetic core 240. For example, a material comprising a polymer magnet or magnetic particles mixed in a polymer can be deposited in the cavity 400. The magnetic material used to form the magnetic core 240 affects the inductance of the inductor 100 when it is fully fabricated. Thus, the particular magnetic material used to form the magnetic core 240 may advantageously be selected based on the desired inductance value.
In addition, those of ordinary skill in the art will understand that the ferromagnetic material can be deposited in the cavity 400 using a variety of suitable processes. For example, the ferromagnetic material can be cast or spin coated to fill the cavity 400. Alternatively, the ferromagnetic material can be deposited in the cavity 400 using well-known chemical vapor deposition (CVD), evaporation, sputtering, laser ablation, or electrochemical deposition processes. The particular process used to deposit the ferromagnetic material in the cavity 400 may advantageously be selected based upon available deposition equipment.
In one embodiment, the ferromagnetic material comprises micromachinable magnetic polymer composites, which are deposited in the cavity 400 using commercial polyimide (Dupont PI-2555) and ferrite magnetic powders.
In another embodiment, the ferromagnetic material comprises polymer-bound iron particle core, which is deposited in the cavity 400 by mixing spherical iron particles having a size in the range of about 6 μm to about 10 μm with 2% (by weight) of soluble imide. The mixture is compression molded at a temperature of about 300° C. and at a pressure of about 131 megaPascals (MPa). The mixture can be annealed at a temperature of about 960° C. for a time period of about 6 hours to advantageously enhance the permeability in low field region.
In another embodiment, the ferromagnetic material comprises monolayer and multilayer ultrathin films composed of nanosized iron oxide (Fe3O4) particles and polyimide molecules, which are deposited in the cavity 400 using a layer-by-layer electrostatic self-assembly process. The substrate is first dipped into an aqueous solution of an anionic polyimide precursor (polyamic acid salt, PAATEA), and then dipped into an aqueous of polucation polydiallydimethylammonium chloride (PDDA) which coats on the nanoscale Fe3O4 as a stabilizer.
In another embodiment, the ferromagnetic material comprises a composite of Fe—Co with a copolymer of aniline formaldehyde, which is deposited in the cavity 400 using chemical processing.
In another embodiment, the ferromagnetic material comprises thin films consisting of granular dispersions of cobalt nano-particles in a hydrocarbon matrix, which are deposited in the cavity 400 by the sputtering of cobalt and the polymerization of hydrocarbon. The process involves the simultaneous sputtering of cobalt and plasma-induced polymerization of hydrocarbon monomers. The cobalt nano-particles advantageously exhibit a hexagonal close-packed (hcp) structure and are uniformly distributed throughout the amorphous hydrocarbon matrix.
In another embodiment, the ferromagnetic material comprises a polymer magnetic composite (PMC) composed of ferrite powder, polymer, and solvent.
In another embodiment, the ferromagnetic material comprises a composite material consisting of a thermoplastic elastomer incorporated with iron powder and nickel-iron alloy powder.
In another embodiment, the ferromagnetic material comprises a composite of polyaniline (PANI), which is deposited in the cavity 400 using a chemical method. The saturation magnetization of the material advantageously increases as the reaction temperature and the concentration of FeSO4 solution increases.
In another embodiment, the ferromagnetic material comprises ferromagnetic particle composite (FPC) films, which are deposited in the cavity 400 using a conventional spin-coating method. The FPC films are composed of polymers in which very fine ferromagnetic particles are homogeneously dispersed.
By depositing the ferromagnetic material in the cavity 400 using one of the processes discussed above or using any other suitable process, the magnetic core 240 is formed. Because the formation of the magnetic core 240 using this method involves low temperature materials, this method is particularly advantageous for low-temperature packaging of laminated printed circuit boards and silicon interposers. Those of ordinary skill in the art will understand that interposers are used for mounting semiconductor devices on circuit boards. After the magnetic core 240 is formed, the top surface 120 of the substrate 110 is preferably micromachined to provide a smooth surface.
FIG. 8A illustrates an isometric view of the substrate 110 shown in FIGS. 7A-7C after the conductive posts 210 and the conductive segments 220 have been fabricated and interconnected to form the conductive coil 230. FIG. 8B illustrates a top view of the substrate 110 shown in FIG. 8A. FIG. 8C illustrates a cross-sectional view of the substrate 110 along the line 8C—8C shown in FIG. 8A. As discussed above with respect to FIGS. 5A-5C, those of ordinary skill in the art will understand that the conductive posts 210 and the conductive segments 220 can be fabricated from a wide variety of suitable conductive materials, such as metals (e.g., aluminum, copper, gold, and the like), alloys, doped polysilicon, metal suicides, and the like. In general, materials having a higher conductivity are preferred to materials having a lower conductivity.
In one embodiment, the conductive material is used to fill or partially fill the paths 140 to form the plurality of conductive posts 210. In an alternative embodiment, the conductive coil 230 is partially diffused into the substrate 110.
In one embodiment, each conductive post 210 and conductive segment 220 is fabricated from a different conductive material. This configuration is particularly advantageous because the properties of the conductive coil 230 can be easily tuned through the selection of the various conductive materials. For example, the internal resistance of the conductive coil 230 can be increased by selecting a material having a higher resistance for a particular conductive segment 220 than the average resistance in the rest of the conductive coil 230.
In another embodiment, two different conductive materials are selected for fabricating the conductive coil 230. In this embodiment, materials are selected based on their compatibility with the available integrated circuit manufacturing processes. For example, if it is difficult to create a barrier layer where the conductive coil 230 pierces the substrate 110, then the conductive posts 210 that pierce the substrate 110 can be fabricated from aluminum. On the other hand, if it is relatively easy to create a barrier layer for the conductive segments 220 that interconnect the conductive posts 210, then copper can be used for the conductive segments 220.
FIG. 9A illustrates an isometric view of an inductor 100 in accordance with the present invention after the formation of two passivation layers 500 around the conductive coil 230. FIG. 9B illustrates a top view of the inductor 100 shown in FIG. 9A. FIG. 9C illustrates a cross-sectional view of the inductor 100 along the line 9C—9C shown in FIG. 9A. As illustrated, the passivation layers 500 are formed on the top surface 120 and on the bottom surface 130 of the substrate 110. The passivation layers 500 advantageously protect the exposed portions of the conductive coil 230 from moisture, contamination, and physical damage. In addition, the passivation layers 500 electrically isolate the conductive coil 230 from any conducting layers deposited above the conductive coil 230.
Those of ordinary skill in the art will understand that the passivation layers 500 may comprise a variety of suitable nonconductive materials. The particular material for the passivation layers 500 can advantageously be selected based upon the thermal budget requirement. For low-temperature processing, for example, the passivation layers 500 may comprise polymers such as Parylene and polyimide. For ordinary processing at high temperature, on the other hand, the passivation layers 500 may comprise inorganic oxide such as silicon dioxide, nitride, or the combination of these.
FIG. 10 illustrates a top view of one embodiment of an inductor-coupled circuit 600 in accordance with the present invention. The inductor-coupled circuit 600 comprises an inductor 100 and a circuit 610 formed on a substrate 110. Those of ordinary skill in the art will understand that the circuit 610 can comprise a wide variety of suitable electronic circuits. In one embodiment, for example, the circuit 610 comprises a plurality of memory cells. The inductor 100 can be fabricated using any of the processes described above or using any other suitable process. The inductor 100 is electrically coupled to the circuit 610 by a plurality of conductive paths 620 formed on the substrate 110. Those of ordinary skill in the art will understand that the conductive paths 620 can be formed from a variety of conductive materials and using any of variety of well-known methods.
FIG. 11 illustrates a block diagram of a system level embodiment of the present invention. A system 700 comprises a processor 705 and a memory device 710, which includes memory circuits and cells, electronic circuits, electronic devices, and a power supply circuit 712 coupled to a plurality of inductors 100 of one or more of the types described above. The memory device 710 comprises a memory array 715, address circuitry 720, and read circuitry 730. Furthermore, the memory device 710 is coupled to the processor 705 by an address bus 735, a data bus 740, and a control bus 745.
The processor 705, through the address bus 735, the data bus 740, and the control bus 745, communicates with the memory device 710. In a read operation initiated by the processor 705, address information, data information, and control information are provided to the memory device 710 through the address bus 735, the data bus 740, and the control bus 745, respectively. This information is decoded by addressing circuitry 720, which includes a row decoder and a column decoder, and read circuitry 730. Successful completion of the read operation results in information from the memory array 715 being communicated to the processor 705 over the data bus 740.
Although the foregoing has been a description and illustration of specific embodiments of the invention, various modifications and changes can be made thereto by persons skilled in the art, without departing from the scope and spirit of the invention as defined by the following claims.

## Claims

1. A method of fabricating an inductor comprising:
forming a plurality of vias in a substrate; 
forming a magnetic core within the substrate; 
depositing a first metallic material into the vias to form a plurality of metallic posts; and 
fabricating a plurality of conductive segments that interconnect the plurality of metallic posts to form a conductive coil surrounding the magnetic core.

2. The method of claim 1, wherein forming the plurality of vias comprises extending the vias entirely through the substrate.

3. The method of claim 1, wherein forming the plurality of vias comprises forming two substantially parallel rows of vias extending through the substrate.

4. The method of claim 1, wherein forming the plurality of vias comprises using an etching process.

5. The method of claim 1, wherein forming the plurality of vias comprises using a laser.

6. The method of claim 1, wherein the substrate comprises a semiconductor wafer.

7. The method of claim 1, wherein the substrate comprises silicon.

8. The method of claim 1, wherein the substrate comprises silicon carbide.

9. The method of claim 1, wherein the substrate comprises germanium.

10. The method of claim 1, wherein forming the magnetic core comprises depositing a magnetic oxide.

11. The method of claim 1, wherein forming the magnetic core comprises depositing ferromagnetic material by chemical vapor deposition.

12. The method of claim 1, wherein forming a magnetic core comprises:
forming a porous region in the substrate; and 
depositing a ferromagnetic material in the porous region.

13. The method of claim 1, wherein forming the conductive coil comprises depositing copper.

14. The method of claim 1, wherein forming the conductive coil comprises depositing gold.

15. The method of claim 1, wherein fabricating the plurality of conductive segments comprises forming a plurality of conductive straps interconnecting the metallic posts to form the conductive coil.

16. The method of claim 15, wherein forming the plurality of conductive straps comprises using a second metallic material, wherein the first metallic material is not the same as the second metallic material.

17. The method of claim 15, wherein the metallic posts are configured in two substantially parallel rows.

18. The method of claim 1, wherein the substrate has at least two substantially parallel surfaces, and wherein the metallic posts are substantially perpendicular to the parallel surfaces.

19. The method of claim 1, wherein the metallic posts have circular cross-sections.

20. The method of claim 1, wherein the metallic posts are at least partially surrounded by an insulating material.

21. The method of claim 20, wherein the insulating material comprises polyimide.

22. The method of claim 1, wherein the inductor has an inductance of at least 1 nanohenry.

23. The method of claim 1, further comprising covering the conductive coil with a passivation layer.

24. The method of claim 23, wherein the passivation layer is configured to electrically insulate the inductor and to protect the inductor from physical damage.

25. The method of claim 1, further comprising operatively coupling the inductor to an integrated circuit formed on the substrate.

26. The method of claim 25, wherein the integrated circuit is a computer memory circuit.

27. An inductor comprising:
a substrate; 
a magnetic core formed within the substrate; 
a plurality of vias filled with a metallic material providing a plurality of metallic posts through the substrate; and 
a plurality of conductive segments interconnecting the plurality of conductive posts to form a conductive coil surrounding the magnetic core.

28. The inductor of claim 27, wherein the substrate comprises a semiconductor wafer.

29. The inductor of claim 27, wherein the substrate comprises silicon.

30. The inductor of claim 27, wherein the magnetic core comprises a porous region of the substrate treated with a ferromagnetic material.

31. The inductor of claim 27, wherein the metallic material in the vias comprises copper.