# Patent

## Title
Circuit and system of protective mechanisms for programmable resistive memories

## Abstract

Programmable resistive memory using at least one diodes as program selectors can be data protected by programming protection bits in a non-volatile protection bit register. The data stored in the protection bit register can be used to enable or disable reading or writing in part or the whole programmable resistive memory. The data stored in the protection bit register can also be used to enable or enable scrambling the addresses to allow accessing the programmable resistive memory array. Similarly, the data stored in the protection bit register can be used to scramble data when writing into and descramble data when reading from the programmable resistive memory. Keys can be provided for address or data scrambling. The non-volatile protection bit register can be built with the kind of cells as the main array and/or integrated with the main array in the programmable resistive memory.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority benefit of U.S. Provisional Patent Application No. 61/595,167, filed on Feb. 6, 2012 and entitled “CIRCUIT AND SYSTEM OF PROTECTION MECHANISMS FOR PROGRAMMABLE RESISTIVE MEMORIES,” which is hereby incorporated herein by reference.


BACKGROUND OF THE INVENTION
A programmable resistive device in a programmable resistive memory is generally referred to a device's resistance states that may change after means of programming. Resistance states can also be determined by resistance values. For example, a resistive device can be a One-Time Programmable (OTP) device, such as electrical fuse, and the programming means can apply a high voltage to induce a high current to flow through the OTP element. When a high current flows through an OTP element by turning on a program selector, the OTP element can be programmed, or burned into a high or low resistance state (depending on either fuse or anti-fuse).
An electrical fuse is a common OTP which is a programmable resistive device that can be constructed from a segment of interconnect, such as polysilicon, silicided polysilicon, silicide, metal, metal alloy, or some combination thereof. The metal can be aluminum, copper, other transition metals, or non-aluminum metal gate for CMOS. One of the most commonly used electrical fuses is a CMOS gate, fabricated in silicided polysilicon, used as interconnect. The electrical fuse can also be one or more contacts or vias instead of a segment of interconnect. A high current may blow the contact(s) or via(s) into a very high resistance state. The OTP can be an anti-fuse, where a high voltage makes the resistance lower, instead of higher. The anti-fuse can consist of one or more contacts or vias with an insulator in between. The anti-fuse can also be a CMOS gate coupled to a CMOS body with a thin gate oxide as insulator.
The programmable resistive device can be a reversible resistive device that can be programmed into a digital logic value “0” or “1” repetitively and reversibly. The programmable resistive device can be fabricated from phase change material, such as Germanium(Ge), Antimony(Sb), and Tellurium(Te) with composition Ge2Sb2Te5 (GST-225) or GeSbTe-like materials including compositions of Indium (In), Tin (Sn), or Selenium (Se). The phase change material can be programmed into a high resistance amorphous state or a low resistance crystalline state by applying a short and high voltage pulse or a long and low voltage pulse, respectively. The reversible resistive device can be a Resistive RAM (RRAM) with cells fabricated from metal oxides between electrodes, such as Pt/NiO/Pt, TiN/TiOx/HfO2/TiN, TiN/ZnO/Pt. The resistance states can be changed reversibly and determined by polarity, magnitude, duration, or voltage/current-limit of pulse(s) to generate or annihilate conductive filaments. Another programmable resistive device similar to RRAM is a Conductive Bridge RAM (CBRAM) that is based on electro-chemical deposition and removal of metal ions in a thin solid-state electrolyte film. The electrodes can be an oxidizable anode and an inert cathode and the electrolyte can be Ag- or Cu-doped chalcogenide glass such as GeSe or GeS, etc. The resistance states can be changed reversibly and determined by polarity, magnitude, duration, or voltage/current-limit of pulse(s) to generate or annihilate conductive bridges. The programmable resistive device can be an MRAM (Magnetic RAM) with cells fabricated from magnetic multi-layer stacks that construct a Magnetic Tunnel Junction (MTJ). In a Spin Transfer Torque MRAM (STT-MRAM) the direction of currents applied to an MTJ determines parallel or anti-parallel states, and hence low or high resistance states.
A conventional programmable resistive memory cell is shown in FIG. 1. The cell 10 consists of a resistive element 11 and an NMOS program selector 12. The resistive element 11 is coupled to the drain of the NMOS 12 at one end, and to a positive voltage V+ at the other end. The gate of the NMOS 12 is coupled to a select signal (Sel), and the source is coupled to a negative voltage V−. When a high voltage is applied to V+ and a low voltage to V−, the resistive device 10 can be programmed by raising the select signal (Sel) to turn on the NMOS 12. One of the most common resistive elements is a silicided polysilicon, the same material and fabricated at the same time as a MOS gate. The size of the NMOS 12, as program selector, needs to be large enough to deliver the required program current for a few microseconds. The program current for a silicided polysilicon is normally between a few milliamps for a fuse with width of 40 nm to about 20 mA for a fuse with width about 0.6 um. As a result, the cell size of an electrical fuse using silicided polysilicon tends to be very large. The programmable resistive memory cell 10 can be organized as a two-dimensional array with all V+'s in the same column coupled together as bitlines (BLs) and all Sel's in the same row coupled together as wordlines (WLs).
Another programmable resistive memory cell 15 is shown in FIG. 1(b). The programmable resistive memory cell has a programmable resistive element 16 and a diode 17 as program selector. The programmable resistive element 16 is coupled between an anode of the diode 17 and a high voltage V+. A cathode of the diode 17 is coupled to a low voltage V−. By applying a proper voltage between V+ and V− for a proper duration of time, the programmable resistive element 16 can be programmed into high or low resistance states, depending on voltage/current and duration. The diode 17 can be a junction diode constructed from a P+ active region on N well and an N+ active region on the same N well as the P and N terminals of a diode, respectively. In another embodiment, the diode 17 can be a diode constructed from a polysilicon structure with two ends implanted by P+ and N+, respectively. The P or N terminal of either junction diode or polysilicon diode can be implanted by the same source or drain implant in CMOS devices. Either the junction diode or polysilicon diode can be built in standard CMOS processes without any additional masks or process steps. The programmable resistive memory cell 15 can be organized as a two-dimensional array with all V+'s in the same column coupled together as bitlines (BLs) and all Sel's in the same row coupled together as wordline bars (WLBs).
Non-volatile memory (NVM) or programmable resistive memory needs to be protected from unauthorized uses, alternations, or inspections, including read or program. FIG. 2 shows a portion of a block diagram of a Micro-Controller Unit (MCU) 20 embedded with flash memory as in Spansion's STR91xFA. The MCU has a flash memory array 21, control logic 22, and an OTP sector 23. The OTP sector 23 has a P-bit and E-bit, which can AND with the Program enable (PE) and Erase enable (EE) generated from the control logic 22 through gates 24 and 25, respectively, to control the PgmEN and EraEN of the flash memory array 21. The data protection bits are built in OTP, which is a different memory from the flash memory array.
Not only NVMs need to be data protected, OTP memories, either stand alone or embedded, needs to be data protected too. And the protection bits and main array do not have to be different kinds of memories. In general, any programmable resistive memory needs to be protected from unauthorized uses, alternations, or inspections, such as read or program. Hence there is a need for inventing more general data-protection mechanisms for programmable resistive memories, such as one-time-programmable (OTP), multiple-time programmable (MTP), or reversible programmable memories such as PCRAM, RRAM, CBRAM, or MRAM, etc.
SUMMARY
The present invention relates to data-protection mechanisms to programmable memory memories, such as inhibiting read or program, or data scramble schemes. Embodiments of data-protection mechanisms for programmable resistive memory cells using diodes as program selectors are disclosed. The diode as program selector can be fabricated in standard CMOS logic processes to reduce cell size and cost.
In one embodiment, the programmable resistive memory can be read or write protected by setting a read lock bit or write lock bit. In another embodiment, the addresses can be scrambled so that the physical locations of data can be hidden. Yet in another embodiment, the data can be encrypted with a key so that the data can be protected from any unauthorized uses.
The invention can be implemented in numerous ways, including as a method, system, device, or apparatus (including graphical user interface and computer readable medium). Several embodiments of the invention are discussed below.
As a programmable resistive memory, one embodiment can, for example, include at least a plurality of programmable resistive cells. At least one of the programmable resistive cells can include at least a programmable resistive element coupled to at least one diodes as program selectors fabricated in standard CMOS process, and at least one non-volatile register to store protection bit information. The data stored in the protection bit register can be used to enable or disable read or write operations, or to scramble addresses or data when accessing the programmable resistive memory.
As a data-protection mechanism for programmable resistive memory, one embodiment can, for example, include at least one data-protection bit. The data-protection bit can prevent the contents of the programmable resistive memory from being written or read. In other embodiments, the protection bit can allow the addresses or data being scrambled. Moreover, keys can be provided to assist addresses or data scrambling. The protection bits and keys are stored in a non-volatile memory, the same kind of memory as the memory to be protected. The programmable resistive memory has a plurality of programmable resistive cells that can include at least one programmable resistive element coupled to at least one diode as program selector. The diode as program selector can be built from a junction diode with a P+ active on an N well and an N+ active on the same N well as the two terminals of the diode, respectively. In another embodiment, the diode can be built in a polysilicon structure with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. In yet another embodiment, the diode can be built in an isolated active region with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. The P+ and N+ terminals of either junction diode, polysilicon diode, or active-region diode can be implanted with the same source or drain implants of CMOS devices in standard CMOS processes, and the well of the junction diode can be fabricated from CMOS wells.
As an electronics system, one embodiment can, for example, include at least a processor, and a programmable resistive memory operatively connected to the processor. The data-protection mechanism for programmable resistive memory, one embodiment can, for example, include at least one protection bit. The protection bit can prevent the contents of the programmable resistive memory from being written or read. In other embodiments, the protection bit can allow the addresses or data being scrambled. Moreover, keys can be provided to assist addresses or data scrambling. The protection bits and keys are stored in a non-volatile memory, the same kind of memory as the memory to be protected. The programmable resistive memory has a plurality of programmable resistive cells that can include at least one programmable resistive element coupled to at least one diode as program selector. The diode as program selector can be built from a junction diode with a P+ active on an N well and an N+ active on the same N well as the two terminals of the diode, respectively. In another embodiment, the diode can be built in a polysilicon structure with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. In yet another embodiment, the diode can be built in an isolated active region with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. The P+ and N+ terminals of either junction diode, polysilicon diode, or active-region diode can be implanted with the same source or drain implants of CMOS devices in standard CMOS processes, and the well of the junction diode can be fabricated from CMOS wells.
As a method for providing protection mechanisms for a programmable resistive memory, one embodiment can, for example, include at least one data-protection bit. The protection bit can disable the contents of the programmable resistive memory from being written or read. In other embodiments, the protection bit can enable the addresses or data scrambling. Moreover, keys can be provided to assist addresses or data scrambling. The protection bits and keys are stored in a non-volatile memory, the same kind of memory as the memory to be protected. The programmable resistive memory has a plurality of programmable resistive cells that can include at least one programmable resistive element coupled to at least one diode as program selector. The diode as program selector can be built from a junction diode with a P+ active on an N well and an N+ active on the same N well as the two terminals of the diode, respectively. In another embodiment, the diode can be built in a polysilicon structure with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. In yet another embodiment, the diode can be built in an isolated active region with two ends implanted by P+ and N+ dopants, respectively, as the two terminals of the diode. The P+ and N+ terminals of either junction diode, polysilicon diode, or active-region diode can be implanted with the same source or drain implants of CMOS devices in standard CMOS processes, and the well of the junction diode can be fabricated from CMOS wells.



BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be readily understood by the following detailed descriptions in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
FIG. 1(a) shows a conventional programmable resistive memory cell using MOS as program selector in a prior art.
FIG. 1(b) shows another conventional programmable resistive cell using diode as program selector in a prior art.
FIG. 2 shows an MCU embedded with flash memory and using OTP memory for data protection in a prior art.
FIG. 3 shows a block diagram of data protection mechanisms for programmable resistive memory according to the present invention.
FIG. 4 shows a block diagram of programmable resistive memory with data protection according to one embodiment.
FIG. 5 shows a block diagram of one embodiment of address or data scrambling using LFSR.
FIG. 6(a) shows a block diagram of an address or data encryption scheme for a programmable resistive memory.
FIG. 6(b) shows a block diagram of an address or data decryption scheme for a programmable resistive memory.
FIG. 7 depicts a method in a flow chart to enable various protection bits for a programmable resistive memory.
FIG. 8 depicts a method in a flow chart to read a programmable resistive memory with data protection mechanisms.
FIG. 9 depicts a method in a flow chart to write a programmable resistive memory with data protection mechanisms.
FIG. 10 shows a processor system using programmable resistive memory with data-protection schemes according to one embodiment.



DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
Embodiments disclosed herein use various data protection schemes to enable/disable reading or writing 0/1, and/or scrambling addresses or data for a programmable resistive device using diode as program selector. Scrambling addresses or data can be further assisted with at least one key. The diode as program selector can be a junction diode, polysilicon diode, or active-region diode. The junction diode can be built with a P+ active on N well and an N+ active on the same N well as two terminals of the diode, respectively. The polysilicon diode can be built on a polysilicon structure with two ends implanted by P+ and N+ implants, respectively, as two terminals of a diode. The active-region diode can be built on an isolated active region with two ends implanted by P+ and N+ implants, respectively, as two terminals of a diode. The two terminals of the junction, polysilicon, or active-region diode can be implanted with the same source or drain implant in CMOS devices, such that these devices can be formed in an efficient and cost effective manner. There are no additional masks or process steps to save costs. The programmable resistive device can also be included within an electronic system.
FIG. 3 shows a block diagram of a programmable resistive memory 30 with data protection according to the present invention. The programmable resistive memory 30 has at least one programmable resistive memory array 31 and at least one data protection block 32. In particular, the protection block 32 includes a write lock bit, read lock bit, address scramble bit, or data scramble bit. The protection block 32 can also include a single or a plurality of keys for scrambling. The write lock bit can disable writing programmable resistive memory array when asserted. The read lock bit can disable reading programmable resistive memory array when asserted. The external control signal CNTL can be gated by the lock bits as a control signal cntl of the main array. The address scramble bit can enable address scrambling for ADDR as address addr of the main array when asserted. And the data scramble bit can enable data scrambling for DQ as the data dq of the main array when asserted. Furthermore, the address or data scrambling can be assisted with an address or data scramble key for different scramble algorithms. If the write and read scramble bits are enabled and the scramble key is provided, the data will be scrambled (encrypted) when writing into the main array and descrambled (decrypted) when reading from the main array. The lock bits, scramble bits, or scramble keys can be built in the same programmable resistive cells as the main array.
FIG. 4 shows a block diagram of a portion of programmable resistive memory 40 with data protection scheme according to one embodiment. The programmable resistive memory 40 includes at least one programmable resistive memory array 41 and at least one register 42 having at least one protection bits. The protection bit register 42 is non-volatile and has a write lock bit W, read lock bit R, address lock bit with a key KA, and data lock bit with a key KD. Upon activation, the bits W, R, KA, and KD are read from the protection bit register 42 and loaded into the volatile registers RegW 45, RegR 44, RegA 43, and RegD 46, respectively. The RegW 45 is used to AND an external write enable signal WE in gate 55 to generate a write enable we for the main array 41. The RegR 44 is used to AND an external read enable signal RE in gate 54 to generate a read enable re for the main array 41. This bit can be used to prevent reading data to external pins in an embedded memory. The RegA 43 is used to enable external addresses ADDR generating an internal address addr for the main array in the Encryption A 53. A key as part of the RegA 43 can be used for Encryption A 53 in one embodiment. Similarly, the RegD 46 is used to enable scrambling external data DQ and generating internal I/O dq for the main array in the Cipher D 56. A key as part of the RegD 46 can be used for data scrambling or descrambling in Chipher D in one embodiment.
The protection bit register 42 is a non-volatile register (i.e. keep data while the power is cutoff), while the RegW 54, RegR 44, RegA 43, and RegD 46 are volatile registers (loss data while the power is cutoff). The protection bit register 42 can be accessed and loaded into the respective volatile registers 43-46 during power-on reset or by asserting a Chip Select (CS) signal. Each protection bit of W, R, KA, or KD can be a single bit or a plurality of bits and can be implemented in part, all, or in any combination in another embodiment. The key for address or data scrambling can be included in address lock bit KA or data lock bits KD, respectively, or none, in another embodiment. In one embodiment, there can be a plurality of address lock bits to protect a portion of the main array from being read or written. The protection bit register 42 is preferable built by the same kind of memory cell as in the main array 41. In one embodiment the protection bit register 42 can be built as one additional row or one additional column of the main array 42. In some embodiments, the protection bit registers includes a plurality of stand-alone non-volatile cells that can be read or programmed directly without the need for volatile registers. The above discussion is for illustration purposes, there are many varieties of configurations that can be embodied in part, all, or in any combinations and that are still within the scope of this invention, for those skilled in the art.
FIG. 5 shows a Linear Feedback Shift Register (LFSR) 60 as one embodiment for scrambling address or data. The LFSR 60 has n-registers, 61-1 through 61-n, connected in serial. Each register is coupled to the next register through an XOR except 61-n to 61-1, i.e. the output of 61-1 is an input to an XOR 62-1 whose output is an input of the next register 61-2, etc. The other input of the XOR 62-1 is a switch 63-1 that can be coupled to 0 or to 1, i.e. to ground or to the output of the last register 61-n, respectively. The switches can be hardwired to 0 or 1, or can be controlled by a key to determine the connectivity. With proper setting in the switches, the register contents can be unique and have a run length of 2n−1.
The operation of LFSR is very well known and can be found in almost any textbooks in logic design. A polynomial generator xn+an−1xn−1 +. . . +a2x2+a1x+1 can be assigned to a LFSR, where ai is the value of the switch 62-i, i.e. ai=0, if the switch 62-i is coupled to ground, or ai=1, if the switch 62-i is coupled to the output of the register 61-n. If the polynomial generator is primitive in the Galois Field of 2, the maximum length of the LFSR is 2n−1, if the initial state is not 0s for all register outputs. A LFSR can be used to scramble address or data, or to generate pseudo-random numbers in many applications.
Address or data of the main array of a programmable resistive memory can be encrypted or decrypted with a key as shown in FIGS. 6(a) and 6(b), respectively. In general, the encryption/decryption can be described as:

Ek(M)=C; E−1k(C)=M; 

where E is an encryption operation, E−1 is a decryption operation, M is the plain data, and C is the cipher data.

FIG. 6(a) shows a block diagram 80 of encryption engine 81 with plain data 82 and key 83 as inputs to Encryption block 81 to produce encrypted data 84 in the output. The encryption operations in Encryption block 81 can be arithmetic/logic (ALU) operation, permutation, or substitution of the plain data 82 with or without a key 83. Simple addition, subtraction, or bitwise XOR with a key is commonly used in encryption. Permutation of the plain data 82 with permutation table generated by a key 83 can also be used. Substituting one data with the other instructed by a key 83, such as in the so-called S-box, is also commonly used in the encryption. Combination of ALU, permutation, or substitution can also be used to in encryption/decryption as in the standard DES, or AES.
FIG. 6(b) shows a block diagram 90 of decryption engine 91 with encrypted data 92 and key 93 as inputs to Decryption block 91 to produce decrypted data (plain data) 94 in the output. Decryption is an inverse operation of the encryption. The decryption operations can be arithmetic/logic (ALU) operation, permutation, or substitution of the encrypted data 92 with a key 93, similar to the encryption operations. The key 93 for decryption can be the same key 83 as in the encryption, or can be generated from the key 83 with some operations. Simple addition, subtraction, or bitwise XOR with a key is commonly used in decryption. Permutation of the encrypted data 92 with permutation table generated by a key 93 can also be used. Substituting one data with the other instructed by a key 93, such as in the so-called S-box, is also commonly used in the decryption. Combination of ALU, permutation, or substitution can also be used in encryption/decryption as in the standard DES, or AES.
FIG. 7 shows a flow chart 700 depicting a method for programming protection bits in a programmable resistive memory, according to one embodiment. The procedure starts at 710 to prepare for programming various protection bits. First, determine if the write operation will be protected in 720. If yes, program the write lock bit W in the protection register in 730 and go to 740. If no, go to the next test in 740. Second, determine if the read operation will be protected in 740. If yes, program the read lock bit R in the protection register in 750 and go to 760. If no, go to the next test in 760. Third, determine if the addresses need to be scrambled in 760. If yes, program the address scramble bit and key, if any, in the protection bit register and go to 780. If no, go to the next test in 780. Fourth, determine if the data need to be scrambled in 780. If yes, program the data scramble bit and key, if any, in the protection bit register in 790 and go to stop 799. If no, go to stop 799.
FIG. 8 shows a flow chart 800 depicting a method for reading data from a programmable resistive memory, according to one embodiment. The procedure starts at 810 to prepare reading data from a programmable resistive memory such as reading the contents of the protection bit register and loading them into the volatile registers such as RegR, etc. First, determine if the read lock bit is set in RegR in 820. If yes, stop read and abort the operation in 899. If no, determine if the address scramble bit is set in RegA in 830. If yes, scramble the input addresses with a key in RegA, if any, in 840. If no, no address scrambling occurs. The addresses are then used to read data in the programmable resistive memory in 850. Then, determine if the data scramble bit is set in RegD in 860. If yes, descramble the data with a key in RegD, if any, in 870. If no, no data descrambling occurs. The final data can be prepared to output in 880 and then stop the operation in 899.
FIG. 9 shows a flow chart 900 depicting a method for writing data into a programmable resistive memory, according to one embodiment. The procedure starts at 910 to prepare writing data into a programmable resistive memory such as reading the contents of the protection bit register and loading them into the volatile registers such as RegW, etc. First, determine if the write lock bit is set in RegW in 920. If yes, stop write and abort the operation in 999. If no, determine if the address scramble bit is set in RegA in 930. If yes, scramble the input addresses with a key in RegA, if any, in 940. If no, no address scrambling occurs. The addresses then can be used to write data into the programmable resistive memory. Then, determine if the data scramble bit is set in RegD in 950. If yes, scramble the data with a key in RegD, if any, in 960. If no, no data scrambling occurs. The final data can be prepared to be written into the programmable resistive memory in 970 and then stop the operation in 999.
FIGS. 7, 8, and 9 show flow charts depicting methods of a setting protection bit register method 700, a read method 800 and a write method 900, respectively, for a programmable resistive memory in accordance with certain embodiments. The methods 700, 800, and 900 are described in the context a programmable resistive memory, such as the programmable resistive memory 40 in FIG. 4. In addition, although described as a flow of steps, one of ordinary skilled in the art will recognize that at least some of the steps may be performed in a different order, including simultaneously, or skipped.
FIG. 10 shows a processor system 600 according to one embodiment. The processor system 600 can include a programmable resistive device 644, such as in a cell array 642, in programmable resistive memory 640, according to one embodiment. The processor system 600 can, for example, pertain to a computer system. The computer system can include a Central Process Unit (CPU) 610, which communicate through a common bus 615 to various memory and peripheral devices such as I/O 620, hard disk drive 630, CDROM 650, programmable resistive memory 640, and other memory 660. Other memory 660 is a conventional memory such as SRAM, DRAM, or flash, typically interfaces to CPU 610 through a memory controller. CPU 610 generally is a microprocessor, a digital signal processor, or other programmable digital logic devices. Memory 640 is preferably constructed as an integrated circuit, which includes the memory array 642 having at least one programmable resistive device 644. The memory 640 typically interfaces to CPU 610 through a memory controller. If desired, the memory 640 may be combined with the processor, for example CPU 610, in a single integrated circuit.
Embodiments of the invention can be applied to any programmable resistive memory that has programmable resistive cells including a programmable resistive element coupled to at least one program selectors. The programmable resistive element can be an OTP element that can be a fuse or anti-fuse. The fuse can be an interconnect fuse or a single or plural of contact/via fuse. The interconnect fuse can include polysilicon, silicided polysilicion, metal, metal alloy, thermally isolated active region, or some combinations thereof. One of the most common fuse is a CMOS gate used as an interconnect. The anti-fuse can be a contact/via with dielectric in between, or a CMOS gate coupled to a CMOS body with gate oxide in between. A diode can be used as program selector. The diode can be a junction diode constructed from a P+ active region on N well and an N+ active region on the same N well as the P and N terminals of the diode, respectively. In another embodiment, a diode can be constructed from a polysilicon structure with two ends implanted by P+ and N+ implants, respectively, In yet another embodiment, the diode can be an isolated active region with two ends implanted by P+ and N+ implants, respectively. The P or N terminal of junction, polysilicon, or active region diode can be implanted by the same source or drain implant in CMOS devices. Either the junction diode, polysilicon diode, or active region diode can be built in standard CMOS processes without any additional masks or process steps.
The invention can be implemented in a part or all of an integrated circuit in a Printed Circuit Board (PCB), or in a system. The programmable resistive device can be reversible programmable resistive device, such as the emerging nonvolatile memory. The emerging nonvolatile memory can be Magnetic RAM (MRAM), Phase Change Memory (PCM), Conductive Bridge RAM (CBRAM), or Resistive RAM (RRAM). Though the program mechanisms are different, their logic states can be distinguished by different resistance values, and therefore they are all different types of programmable resistive memories.
Additional information on programmable resistive memory structures and their formation and usage can be found in: (1) U.S. patent application Ser. No. 13/026,650, filed on Feb. 14, 2011 and entitled “CIRCUIT AND SYSTEM FOR USING A POLYSILICON DIODE AS PROGRAM SELECTOR FOR RESISTIVE DEVICES IN CMOS LOGIC PROCESSES,” which is hereby incorporated herein by reference; (2) U.S. patent application Ser. No. 13/026,725, filed on Feb. 14, 2011 and entitled “CIRCUIT AND SYSTEM FOR USING A JUNCTION DIODE AS PROGRAM SELECTOR FOR RESISTIVE DEVICES,” which is hereby incorporated herein by reference; (3) U.S. patent application Ser. No. 13/026,725, filed on Feb. 14, 2011 and entitled “CIRCUIT AND SYSTEM OF USING JUNCTION DIODE AS PROGRAM SELECTOR FOR RESISTIVE DEVICES IN CMOS LOGIC PROCESSES,” which is hereby incorporated herein by reference; (4) U.S. patent application Ser. No. 13/026,650, filed on Feb. 14, 2011 and entitled “CIRCUIT AND SYSTEM OF USING POLYSILICON DIODE AS PROGRAM SELECTOR FOR RESISTIVE DEVICES IN CMOS LOGIC PROCESSES,” which is hereby incorporated herein by reference; and (5) U.S. patent application Ser. No. 13/471,704, filed on May 15, 2012 and entitled “CIRCUIT AND SYSTEM FOR USING A JUNCTION DIODE AS PROGRAM SELECTOR FOR ONE-TIME PROGRAMMABLE DEVICES,” which is hereby incorporated herein by reference.
The above description and drawings are only to be considered illustrative of exemplary embodiments, which achieve the features and advantages of the present invention. Modifications and substitutions of specific process conditions and structures can be made without departing from the spirit and scope of the present invention.
The many features and advantages of the present invention are apparent from the written description and, thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.

## Claims

1. A programmable resistive memory, comprising:
a plurality of programmable resistive cells, at least one of the programmable resistive cells comprising:
a programmable resistive element coupled to at least one diodes as program selectors fabricated in standard CMOS process; and
at least one non-volatile register to store protection bit information, and

wherein the data stored in the non-volatile register being operable to scramble addresses or data when accessing the programmable resistive memory.

2. A programmable resistive memory as recited in claim 1, wherein the non-volatile register stores at least one bit to enable/disable reading a certain portion of the programmable resistive memory.

3. A programmable resistive memory as recited in claim 1, wherein the non-volatile register stores at least one bit to enable/disable writing a certain portion of the programmable resistive memory.

4. A programmable resistive memory as recited in claim 1, wherein the non-volatile register stores at least one key to scramble the addresses or data when accessing the programmable resistive memory.

5. A programmable resistive memory as recited in claim 1, wherein the programmable resistive element can only be programmed once.

6. A programmable resistive element as recited in claim 5, wherein the programmable resistive element is a fuse that includes at least a portion of polysilicon, silicided polysilicion, metal, metal alloy, thermally isolated active region, contact, or via.

7. A programmable resistive element as recited in claim 5, wherein the programmable resistive element is a anti-fuse that includes at least one of a dielectric-breakdown anti-fuse or a gate oxide breakdown anti-fuse.

8. A programmable resistive memory as recited in claim 1, wherein the programmable resistive memory is a phase-change RAM(PCRAM), resistive RAM(RRAM), Conductive Bridge RAM(CBRAM), or Magnetic RAM(MRAM).

9. A programmable resistive memory cell as recited in claim 1, wherein the diode is a junction diode with two terminals built by at least one active regions on a CMOS well and implanted by a source or drain implant in a CMOS process.

10. A programmable resistive cell as recited in claim 1, wherein the diode is built on a polysilicon structure with two terminals implanted by a source or drain implant in a CMOS process.

11. A programmable resistive cell as recited in claim 1, wherein the diode is built on an isolated active region with two terminals implanted by a source or drain implant in a CMOS process.

12. A programmable resistive memory as recited in claim 1, wherein the non-volatile register is built with the same kind of cells as the programmable resistive element.

13. An electronics system, comprising:
a processor; and
a programmable resistive memory operatively connected to the processor, the programmable resistive memory includes at least a plurality of programmable resistive cells for providing data storage, each of the programmable resistive cells comprising:
a programmable resistive element coupled to at least one diodes as program selectors fabricated in a standard CMOS process; and
at least one non-volatile register to store protection bit information,

wherein the data stored in the non-volatile register being used to scramble addresses or data when accessing the programmable resistive memory.

14. A programmable resistive memory as recited in claim 13, wherein the non-volatile register stores at least one bit to enable/disable reading or writing a certain portion of the programmable resistive memory.

15. A programmable resistive memory as recited in claim 13, wherein the non-volatile register stores at least one key to scramble the addresses or data when accessing the programmable resistive memory.

16. A programmable resistive memory as recited in claim 13, wherein the programmable resistive element can only be programmed once.

17. A programmable resistive memory as recited in claim 13, wherein the programmable resistive memory is a phase-change RAM(PCRAM), resistive RAM(RRAM), Conductive Bridge RAM(CBRAM), or Magnetic RAM(MRAM).

18. A method for protecting data stored in a programmable resistive memory, comprising:
providing a plurality of programmable resistive cells, at least one of the programmable resistive cells include at least one programmable resistive elements coupled to at least one diodes as program selectors fabricated in a standard CMOS process, and (ii) at least one non-volatile protection bit register to store protection bit information, and
enabling or disabling scrambling address or data when accessing the programmable resistive memory, based on the data stored in the non-volatile protection bit register.

19. A programmable resistive memory as recited in claim 18, wherein the non-volatile protection bit register stores at least one bits to enable/disable reading or writing a certain portion of the programmable resistive memory.

20. A One-Time Programmable (OTP) Memory, comprising:
a plurality of OTP cells, at least one of the OTP cells comprising:
an OTP element coupled to at least one diodes as program selectors fabricated in standard CMOS process; and
at least one non-volatile protection register to store protection bit information, and

wherein the data stored in the non-volatile protection register for scrambling addresses or data when accessing the programmable resistive memory.