# Patent

## Title
Open loop magnetic boost LED driver system and method

## Abstract

Current is delivered to a load using an open-loop boost circuit topology that is suitable for LED driver applications. An inductor in the circuit is charged when a transistor is active during a first operating phase. The inductor delivers current to the load when the transistor is inactive during a second operating phase. A ramp circuit is enabled by a feed-forward circuit that detects when the inductor enters the charging cycle. The charging time of the inductor is controlled by a comparator that selectively disables the transistor in response to the ramp voltage. The slope of the ramp is adjusted by an external component (e.g., a resistor) such that the charging time is inversely proportional to the square of the input voltage. The value associated with the inductor can be relatively small, and the boost circuit is arranged to operate over a wide range of operating frequencies.

## Background
FIELD OF THE INVENTION
The present invention relates to a system and method for controlling the current delivered to a load. More particularly, the load current is delivered by an inductor that is controlled using an open-loop boost circuit topology that is suitable for use in LED driver applications. With the described topology, the value associated with the inductor is relatively small and the boost circuit operates over a wide operating frequency range.
BACKGROUND OF THE INVENTION
Demand for portable electronic devices is increasing each year. Example portable electronic devices include: laptop computers, personal data assistants (PDAs), cellular telephones, and electronic pagers. Portable electronic devices place high importance on total weight, size, and battery life for the devices. Many portable electronic devices employ rechargeable batteries such as Nickel-Cadmium (NiCad), Nickel-Metal-Hydride (NiMHi), Lithium-Ion (Li-Ion), and Lithium-Polymer based technologies.
In many portable power applications, a voltage that exceeds the battery voltage is required to operate certain circuits such as a video display. DC—DC converters are switching-type regulators that can be used to generate higher output voltages from a battery voltage. The output voltage is typically provided to a load circuit by varying the conduction time that is associated with a controlled device. Example controlled devices include transistors, gate-turn-on (GTO devices), thyristors, diodes, as well as others. The frequency, duty cycle, and conduction time of the controlled device is varied to adjust the average output voltage to the load. Typical DC—DC converters are operated with some sort of oscillator circuit that provides a clock signal. The output voltage of the converter is also determined by the oscillation frequency associated with the clock signal.
For display applications such as stacked light emitting diodes (LEDs), the DC—DC converter often employs a constant frequency current mode control scheme. An example of a conventional closed loop control circuit (100) for driving LEDs is illustrated in FIG. 1. Circuit 100 includes an oscillator, an SR-type latch, an inductor (L1), two transistors (Q1, Q2), a Schottky diode (D1), two capacitors (C1, C2), three resistors (RSET, RSNS1, RSNS2), three amplifiers (A1–A3), two driver circuits (DRV1, DRV2), a reference circuit (REF), a summer, and the LED stack (D2–D5).
At the start of each cycle of the oscillator, the SR latch is set and transistor Q1 is turned on via driver circuit DRV1. Amplifier A3 produces a sense voltage (VSNS1) by sensing the switching current from transistor Q1 via sense resistor RSNS1. The signal (VSUM) at the non-inverting input of the PWM comparator (A2) is determined by the switch current via VSNS1, summed together with a portion of the oscillation ramp signal. Amplifier A1 is an error amplifier that provides an error signal (VERR) by evaluating the drive current (ILED) via transistors Q2 and resistor RSNS2. The PWM comparator (A2) resets the SR latch and turns off transistor Q1 when the sum signal (VSUM) reaches the level set by the error signal (VERR). Thus, amplifier A1 and driver circuit DRV1 set the peak current level to keep the drive current (ILED) in regulation. Resistor RSET is adjusted to change the peak current level via a reference circuit (REF) and amplifier A1.



BRIEF DESCRIPTION OF THE DRAWINGS
Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings.
FIG. 1 is an illustration of a conventional DC—DC converter;
FIG. 2 is an illustration of an example open-loop boost circuit;
FIG. 3A is an illustration of example signal waveforms for the circuit illustrated in FIG. 2;
FIG. 3B is an illustration of additional example signal waveforms for the circuit illustrated in FIG. 2;
FIG. 4 is an illustration of an example current adjustment circuit for the circuit illustrated in FIG. 2; and
FIG. 5 is an illustration of an example procedural flow for an open-loop boost circuit, arranged in accordance with the present invention.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.
Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide illustrative examples for the terms. The meaning of “a,” “an,” and “the” includes plural reference, the meaning of “in” includes “in” and “on.” The term “connected” means a direct electrical connection between the items connected, without any intermediate devices. The term “coupled” means either a direct electrical connection between the items connected or an indirect connection through one or more passive or active intermediary devices. The term “circuit” means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term “signal” means at least one current, voltage, charge, temperature, data, or other signal.
Briefly stated, the invention is related to an apparatus, system and method for controlling the current delivered to a load. Current is delivered to the load using an open-loop boost circuit topology that is suitable for LED driver applications. An inductor in the circuit is charged when a transistor is active during a first operating phase. The inductor delivers current to the load when the transistor is inactive during a second operating phase. A ramp circuit is enabled by a feed-forward circuit that detects when the inductor enters the charging cycle. The charging time of the inductor is controlled by a comparator that selectively disables the transistor in response to the ramp voltage. The slope of the ramp is adjusted by an external component (e.g., a resistor) such that the charging time is inversely proportional to the square of the input voltage. The value associated with the inductor can be relatively small, and the boost circuit is arranged to operate over a wide range of operating frequencies.
FIG. 2 is an illustration of an example open-loop boost circuit (200) that is arranged in accordance with an embodiment of the present invention. The open-loop boost circuit (200) includes: two capacitors (CIN, COUT), an inductor (L), a stack circuit (D1, D2, . . . , DN), a Schottky-type diode (DS), a feed-forward circuit (FFCKT), a latch circuit (LATCH), a ramp generator circuit (RAMPGEN), a resistor (RSET), a comparator (COMP), a reference circuit (REF CKT), a transistor switch circuit (TSW), a driver circuit (DRV), and a start-up circuit (STARTUP).
Capacitor CIN is coupled between the input voltage (VIN) and ground. Resistor RSET is coupled between the RAMPGEN and ground. RAMPGEN is arranged to provide a ramp voltage (VRAMP) with a known slope when enabled. Ramp voltage VRAMP corresponds to ground when RAMPGEN is disabled via signal ENR. REF CKT is arranged to provide a voltage reference (VREF). Inductor L is selectively coupled to ground through transistor switch circuit TSW when transistor switch circuit TSW is active, and coupled to the stack circuit through Schottky diode DS when transistor switch circuit TSW is inactive. The stack circuit is coupled between Schottky diode DS and ground. Capacitor COUT is coupled in parallel with the stack circuit to minimize ripple in the output voltage (VOUT). Feed-forward circuit FFCKT is arranged to sense the voltage (VSW) associated with the non-input side of inductor L and provides a signal to an input of latch circuit LATCH. Comparator COMP is arranged to compare ramp voltage VRAMP to reference voltage VREF and provide a comparison signal (VCOMP) to another input of latch circuit LATCH. One output of latch circuit LATCH is arranged to provide signal ENR. Another output of latch circuit LATCH is arranged to selectively activate transistor switch circuit TSW via driver circuit DRV and signal VGATE. Start up circuit START UP is arranged to force signal VGATE during a start-up sequence (when EN is active) such that inductor L is charged and the latch is initialized to an appropriate condition via comparator COMP and the feed-forward circuit.
An example feed-forward circuit includes a capacitor (CFF) and an inverter circuit (IFF), which are coupled between signal VSW and an input of the latch circuit. Changes in the signal VSW are detected by the capacitor and fed to the latch circuit as signal VFF. For example, VFF corresponds to a low logic level until VSW drops below a threshold associated with inverter circuit IFF, where VFF pulses as a high logic pulse.
Latch circuit LATCH is illustrated as two NOR logic gates that are coupled together as shown in FIG. 2. However, other latch circuits are within the scope of the present invention including NAND gate implementations, and other logic configurations that provide a similar function.
Ramp generator RAMPGEN is illustrated as a current source (CS) that has an output coupled to a capacitor (CR), and an input that is coupled to resistor RSET. Transistor switching circuit TSW is configured to short capacitor (CR) to ground when signal ENR is active such that the ramp is reset to a known value before each ramp cycle begins. Current source CS provides a current (IMATH) to capacitor CR such that the capacitor charges at a constant rate. The charging rate is adjusted by changing the magnitude of current IMATH, which is adjusted by resistor RSET.
The output current (IOUT) is adjusted by changing a value associated with resistor RSET, which in turn adjusts the slope of ramp voltage VRAMP. The slope of ramp voltage VRAMP controls the on-time (TON, see FIG. 3) associated with transistor switch circuit TSW, which in turn controls the charging of inductor L. For example, comparator COMP controls the gate voltage (VGATE) via driver circuit DRV and latch circuit LATCH such that transistor switching circuit TSW is disabled when the ramp voltage (VRAMP) exceeds the reference voltage (VREF).
Circuit 200 is arranged to operate as an open-loop driver circuit that operates on the edge of constant-current mode (CCM) and discontinuous-current mode (DCM). The output current (IOUT) is provided to a load such as a stack of LEDs as illustrated in FIG. 2. The load may also be a parallel combination of LEDs, a different series combination of LEDs, or some other device or devices that have a predictable voltage when driven with a known current. The overall topology can be implemented as an integrated circuit (IC) that has characteristics such as: minimal die size, high efficiency, high operating frequency, low operating current, and very low values (e.g., 1 uH) of inductance for L.
FIG. 3A and FIG. 3B are illustrations of example signal waveforms for the circuit illustrated in FIG. 2. As illustrated in the figures, the inductor is charged during the on-time interval (TON) and discharged to the load during the off-time interval (TOFF). The on-time interval is active from time t1 through t2, while the off-time interval is active from time t2 through t3. The cycle repeats again as illustrated by times t3 through t5.
From times t1 through t2, transistor switching circuit TSW is activate and signal RES corresponds to a low logic level such that the ramp generator (RAMPGEN) is enabled. The switch voltage (VSW) is approximately the same as the ground voltage (e.g., 0V or VSS) depending on the rdsON of transistor TSW. The voltage (VL) across inductor L corresponds to VL=VIN−VSW and inductor L is charged as illustrated by inductor current IL. The ramp voltage (VRAMP) increases while signal RES is active. The rate of ramp voltage VRAMP is determined by the charging current (IMATH) and the value associated with capacitor CR.
The output of comparator COMP corresponds to a low logic level while ramp voltage VRAMP is below reference voltage VREF. At time t2 (and t4), ramp voltage VRAMP exceeds reference voltage VREF by an amount sufficient for comparator circuit COMP to change to a high logic level (see VCOMP). The latch circuit is responsive to VCOMP such that transistor switching circuit TSW is deactivated when VCOMP corresponds to a high logic level signal (e.g., see VGATE). The inductor current (IL) reaches a peak value (IP) when transistor switching circuit TSW is deactivated around time t2.
From time t2 through t3 (TOFF) transistor switching circuit TSW remains deactivated by the high logic level from the comparator such that the current in the inductor is delivered to the load (e.g., the LED stack). Inductor current (IL) continues to flow to the load via diode DS until the time t3. At time t3, the inductor current (IL) drops to a current level that is insufficient to forward bias diode DS (IL≈0) and the switch voltage (VSW) begins to drop. The feed-forward circuit senses the drop in the switch voltage (VSW) and generates a pulsed signal (VFF) that sets signal RES to a high logic level. After signal RES pulses high, the ramp generator is reset (e.g., VRAMP=0V), the output of the comparator is set to a low logic level, and transistor switching circuit TSW is activated. The cycle repeats from time t3 through t4 as recited previously with respect to times t1 through t2. The circuit operation from times t4 through t5 operate substantially the same as that described with reference to times t2 through t3.
The on-time interval (TON) for transistor switching circuit TSW is determined by the reference voltage level (VREF) and the rate of the voltage ramp (VRAMP). For the example ramp circuit illustrated in FIG. 2, the on-time interval (TON) is determined by:

TON=CR*VREF/IMATH  (Eq. 1)

The current source (CS) is arranged such that current IMATH is related to the square of the input voltage (VIN) and the value associated with resistor RSET as:

IMATH=RSET*VIN2/(VREF2*R2)  (Eq. 2)

    
    
        where VRSET is another reference voltage and R is another resistor in the current source circuit (CS).
    
    


Substituting equation 2 into equation 1 yields:

TON=CR*VREF/(RSET*VIN2/(VRSET*R2))

TON=CR*VREF*VRSET*R2/(RSET*VIN2)

TON=K/VIN2,  (Eq. 3)

    
    
        where K is a constant given by K=VREF*VRSET*R2/RSET.
    
    


The efficiency (eff) of the circuit is determined by the ratio of the output power (POUT) to the input power (PIN) as, where the output power (POUT) is given by:

POUT=eff*PIN  (Eq. 4)

The output power (POUT) is related to the average output current (IOUTAV) and the output voltage (VOUT) as POUT=VOUT*IOUTAV, while the input power (PIN) is similarly related to the average input current (IINAV) and the input voltage (VIN) as PIN=VIN*IINAV. Substituting into equation 4 yields:

VOUT*IOUTAV=eff*VIN*IINAV  (Eq. 5)

Solving for the average output current (IOUT) yields:

IOUTAV=eff*VIN*IINAV/VOUT  (Eq. 6)

The inductor current (IL) is related to the inductor voltage (VL) as:

d IL(t)/dt=VL(t)/L  (Eq. 7)

Since the current peaks at a value of IP over the time interval TON, equation 7 can be represented as:

IP/TON=VIN/L  (Eq. 8)

Solving equation 8 for the peak current yields:

IP=VIN*TON/L  (Eq. 9)

The average value of the input current corresponds to half of the peak current such that:

IINAV=IP/2

IINAV=VIN*TON/(2*L)  (Eq. 10)

Substituting equation 10 into equation 6 yields:

IOUTAV=eff*VIN*(VIN*TON/(2*L))/VOUT 

IOUTAV=eff*VIN2*TON/(2*L*VOUT)  (Eq. 11)

Substituting equation 3 into equation 11 yields:

IOUTAV=eff*VIN2*(K/VIN2)/(2*L*VOUT)

IOUTAV=eff*K/(2*L*VOUT)  (Eq. 12)

As observed in the equations listed above, the output current (IOUT) is independent of the input voltage (VIN). Instead, the output current is inversely proportional to the value of the inductor (L) and a series of constants. The current source circuit (CS) is arranged such that the on-time is adjusted via resistor RSET in such as way that the output current (IOUT) is inversely proportional to the value associated with RSET. In one example, current source CS described above is arranged to provide a current that is proportional to RSET*VIN2.
FIG. 4 is an illustration of an example current adjustment circuit for the circuit illustrated in FIG. 2. RSET is included in FIG. 2 for reference. The example current adjustment circuit is arranged to provide an output current (IMATH) that is proportional to RSET*VIN2.
Transistors Q2 and Q3 are arranged to provide a voltage across resistor R1 to set the collector current (IC1) of transistor Q1 as: IC1=(VIN−2VBE)/R, where resistor R1 has a value corresponds to R. Transistors Q1 and Q2 are arranged in a current mirror configuration such that they have substantially the same collector current. Resistor R2 has a value corresponding to R/2, and is arranged in parallel with transistor Q2 such that the current through resistor R2 corresponds to IR2=2VBE/R. The resulting collector current (IC3) through transistor Q3 corresponds to VIN/R.
Transistors MP1 and MP2 are arranged in a current mirror configuration such that their drain currents are ratio matched (X*ID1=ID2), where drain current ID1 is given by ID1=IQ=VIN/R. Transistors Q4 and Q6 are arranged to operate as diodes that are biased by current ID2=X* VIN/R.
Transistor MP7 is biased to operate as a current source from another circuit (not shown) such as a band-gap reference, and provide current to the collector of transistor Q9. Transistors Q9 generates a reference voltage (VRSET) that corresponds to VBE9+ID7*R4. Transistor Q8 and resistor R3 are arranged to sense the collector voltage of transistor Q9 to generate current I2. Transistor MP5 and MP6 are arranged in a current mirror configuration such that their drain currents are ratio matched (ID5=Y*ID6). Transistor MP5 senses the collector current (IC8) from transistor Q8 and reflects the current to resistor RSET via transistor MP6. The resulting current for current I2 corresponds to VRSET/RSET.
Transistors MP4 and MP5 are arranged in a current mirror configuration such that their drain currents are ratio matched (ID4=Z*ID5). Transistors MN1 and MN2 are also arranged in a current mirror configuration such that their drain currents are ratio matched (ID1=A*ID2). Transistors MP4, MN2, and MN1 are arranged to reflect current proportional to I2 to the drain of transistor MN1. The drain of transistor MN1 is coupled to the emitter of transistor Q5 and the base of transistor Q7. Since transistor Q5 has a collector current of I1 and transistor MN1 has a drain current of I2, the base current to transistor Q7 corresponds to (I1–I2), resulting in a collector current for transistor Q7 that is proportional to I12/I2. Transistors MP3 and MPS are arranged in a current mirror configuration such that their drain currents are ratio matched (ID3=B*IDS). The resulting current at the drain of transistor MPS corresponds to IMATH=I12/I2. Since I1 is proportional to VIN/R, and I2 is proportional to VRSET/RSET, then IMATH is proportional to the ratio: (VIN/R)2/(VRSET/RSET) or (RSET*VIN2/(VRSET*R2)).
FIG. 5 is an illustration of an example procedural flow for an open-loop boost circuit that is arranged in accordance with the present invention. At block 501, a load is identified. In one example, the load corresponds to a number of LEDs for operation as stacked diodes (e.g., see FIG. 2). Continuing to block 502, the output voltage requirements are determined from the identified load (e.g., the operating voltage for the stacked devices). Proceeding to block 503, the slope of the ramp is adjusted (e.g., changing a value associated with resistor RSET) based on the identified load's output current and voltage requirements.
Operation of the driver circuit begins at block 503, where the output driver current is automatically changed (e.g., automatically adjusting a current source) based on the selected ramp. Continuing to block 504 the switch voltage is evaluated by the circuit. Processing continues from block 504 to decision block 505. The process flows from decision block 505 to block 511 when the switch voltage (VSW) is evaluated as high indicating that the switching circuit is in the TOFF interval. At block 511, current from the inductor (IL) is delivered to the load circuit (e.g., TSW is deactivated and IL couples through DS to the load). Alternatively, processing flows from decision block 505 to block 506 when the switch voltage (VSW) is evaluated as low indicating that the switching circuit is in the TON interval.
The ramp is reset at block 506 such that a ramp voltage (VRAMP) is initialized to a predetermined level (e.g., one of the power supply voltages, ground, etc). Continuing to block 507, the inductor is charged (e.g., TSW is active and the inductor charges with VIN). At block 508 the ramp voltage is monitored. Processing continues from decision block 509 to block 510 when the ramp voltage (VRAMP) exceeds a reference voltage (VREF). Alternatively, processing continues from decision block 509 to block 507 when the ramp voltage (VRAMP) has not exceeded the reference voltage (VREF).
At decision block 509, the process evaluates the ramp enable signal. Processing continues from decision block 509 to block 510, where the inductor is charged while the ramp is enabled. Alternatively, processing continues from decision block 509 to block 511, where the charging of the inductor is terminated when the ramp is detected as disabled. Processing continues from block 510 to block 507, where the ramp voltage is continually monitored until the ramp reaches VREF (where TON is terminated). Processing flows from block 511 to block 504 where the next cycle begins.
The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.

## Claims

1. An apparatus for controlling an output current (IOUT) that is delivered to a load circuit from an inductor, the apparatus comprising:
a transistor switching circuit that is arranged to selectively couple a switch node to a power supply when activated, such that the inductor is charged by an input voltage (VIN) when the transistor switching circuit is activated, wherein the inductor is arranged to deliver the output current (IOUT) to the load circuit when the transistor switching circuit is deactivated;
a ramp generator circuit that is arranged to provide a ramp signal (VRAMP), wherein the ramp signal (VRAMP) is reset to a predetermined level in response to a reset signal (ENR);
a comparator circuit that is arranged to compare the ramp signal (VRAMP) to a reference signal (VREF) to provide a comparison signal (VCOMP), wherein the comparison signal (VCOMP) is asserted when the ramp signal (VRAMP) exceeds the reference signal (VREF);
a feed-forward circuit that is arranged to activate a pulse signal (VFF) when a voltage (VSW) associated with the switch node decreases by a predetermined amount; and
a latch circuit that is arranged to: assert the reset signal (ENR) when the pulse signal (VFF) is asserted, activate the transistor switching circuit when the reset signal (ENR) and the comparison signal (VCOMP) are de-asserted, and deactivate the transistor switching circuit when the comparison signal (VCOMP) is asserted.

2. The apparatus of claim 1, wherein the power supply corresponds to at least one of a high power supply, a low power supply, and a circuit ground.

3. The apparatus of claim 1, further comprising a start-up circuit that is arranged to initialize the latch circuit during a start-up sequence.

4. The apparatus of claim 1, further comprising a start-up circuit that is arranged to activate the inductor during a start-up sequence such that the inductor is initialized to an appropriate condition.

5. The apparatus of claim 1, wherein the ramp generator circuit is further arranged such that a slope associated with the ramp signal (VRAMP) is determined by an adjustable parameter (X) and the input voltage (VIN) such that the slope is proportional to X*VIN2.

6. The apparatus of claim 1, wherein the transistor switching circuit is further arranged such that the output current (IOUT) that is delivered to the load circuit is inversely proportional to L*VOUT, where L corresponds to a value associated with the inductor and VOUT corresponds to an output voltage that is associated with the load circuit.

7. The apparatus of claim 1, further comprising: a resistor that is arranged to cooperate with the ramp generator circuit such that a value (RSET) associated with the resistor adjusts the slope of the ramp signal (VRAMP), wherein the ramp generator circuit and the comparator circuit are arranged to cooperate with the feed-forward circuit such that an on-time (TON) associated with the transistor switching circuit is adjusted by changing the slope of the ramp signal.

8. The apparatus of claim 7, wherein the transistor switching circuit is arranged to cooperate with the inductor such that the output current (IOUT) is inversely proportional to L*RSET.

9. The apparatus of claim 1, wherein the ramp generator circuit comprises a capacitor (CR) that is charged by a current source (CS) when the reset signal is de-asserted.

10. The apparatus of claim 9, further comprising a resistor that is arranged to cooperate with the ramp generator circuit such that a current level (IMATH) associated with the current source (CS) is responsive to a value (RSET) associated with the resistor.

11. The apparatus of claim 9, further comprising a resistor that is arranged to cooperate with the ramp generator circuit such that a current level (IMATH) associated with the current source (CS) is proportional to RSET*VIN2, wherein the resistor has a value corresponding to RSET.

12. An apparatus for controlling an output current (IOUT) that is delivered to a load circuit from an inductor, the apparatus comprising:
a switching means that is arranged to selectively couple a switch node to a power supply node when activated, such that the inductor is charged by an input voltage (VIN) when the switching means is activated, wherein the inductor is arranged to deliver the output current (IOUT) to the load circuit when the switching means is deactivated;
a ramp means that is arranged to provide a ramp signal (VRAMP), wherein the ramp means is arranged to initialize the ramp signal (VRAMP) to a predetermined level in response to a reset signal (ENR);
a comparison means that is arranged to compare the ramp signal (VRAMP) to a reference signal (VREF) to provide a comparison signal (VCOMP), wherein the comparison signal (VCOMP) is asserted when the ramp signal (VRAMP) reaches the reference signal (VREF);
a sense means that is arranged to activate a pulse signal (VFF) when the voltage (VSW) associated with the switch node is sensed as decreasing by a predetermined amount; and
a latch means that is arranged to: assert the reset signal (ENR) when the pulse signal (VFF) is asserted, activate the switching means when the reset signal (ENR) and the comparison signal (VCOMP) are de-asserted, and deactivate the switching means when the comparison signal (VCOMP) is asserted.

13. The apparatus of claim 12, wherein the ramp means is further arranged such that a slope associated with the ramp means is determined by an adjustable parameter (X) and the input voltage (VIN) such that the slope is proportional to X*VIN2.

14. The apparatus of claim 12, further comprising: a resistor means that is arranged to cooperate with the ramp means such that a value (RSET) associated with the resistor means adjusts the slope of the ramp signal (VRAMP), wherein the ramp means and the comparison means are arranged to cooperate with the sense means such that an on-time (TON) associated with a charging cycle of the inductor is adjusted by changing the slope of the ramp signal.

15. The apparatus of claim 12, wherein the ramp means is arranged such that the ramp signal (VRAMP) is a decreasing signal and the predetermined level corresponds to a high power supply level.

16. The apparatus of claim 12, wherein the ramp means is arranged such that the ramp signal (VRAMP) is an increasing signal and the predetermined level corresponds to a low power supply level.

17. A method for providing a current (IOUT) to a load circuit from an inductor, the method comprising:
evaluating a switch signal (VSW), wherein the switch signal is associated with the inductor;
monitoring a ramp signal (VRAMP), wherein the ramp signal (VRAMP) has a magnitude that varies over time according to a slope;
resetting the ramp signal (VRAMP) to a reset level when the switch signal (VSW) drops below a predetermined level;
controlling an on-time interval in response to the ramp signal (VRAMP) and a reference signal level (VREF), wherein the on-time interval is related to the slope of the ramp signal (VRAMP);
charging the inductor with an input voltage (VIN) over the on-time interval (TON); and
coupling current from the inductor to the load circuit when a ramp signal level has reached the reference signal level.

18. The method of claim 17, further comprising: identifying requirements associated with the load circuit, and changing the slope of the ramp in response to the identified load requirements, wherein the requirements corresponds to at least one of an operating voltage across the load circuit and an operating current requirement for the load circuit.

19. The method of claim 17, adjusting the slope of the ramp signal in response to a parameter (X) and the input voltage (VIN) such that the slope of the ramp signal (VRAMP) is proportional to X*VIN2.

20. The method of claim 17, wherein the ramp signal is a decreasing signal that decreases at a rate that is determined by the slope of the ramp signal such that the on-time interval (TON) spans the time period from the reset of the ramp signal until the time where the ramp signal reaches the reference signal level (VREF).