# Patent

## Title
Load allocation for multi-battery devices

## Abstract

This document describes techniques and apparatuses of load allocation for multi-battery devices. In some embodiments, these techniques and apparatuses determine an amount of load power that a multi-battery device consumes to operate. Respective efficiencies at which the device's multiple batteries are capable of providing power are also determined. A respective portion of load power is then drawn from each of the batteries based on their respective efficiencies.

## Background
BACKGROUND
This background is provided for the purpose of generally presenting a context for the instant disclosure. Unless otherwise indicated herein, material described in the background is neither expressly nor impliedly admitted to be prior art to the instant disclosure or the claims that follow.
Batteries are often used as a power source for mobile computing and electronic devices, such as wearable devices, smart phones, tablets, and the like. Typically, a lifetime of the mobile device is determined by an amount of energy provided by the device's batteries. The amount of energy provided by the batteries, however, is often less than a total amount of energy stored by the batteries. Because of inefficiencies within the batteries and other power circuitry, at least some of the batteries' total energy is lost instead of being provided to the device. In many cases, an extent to which these inefficiencies effect the batteries' ability to provide energy depend on the batteries' condition and ways in which power is drawn from the batteries.
For example, an internal resistance of a battery often increases as the battery's charge level declines or the battery ages. This increase of internal resistance results in additional internal energy loss as power is drawn from the battery, effectively reducing the amount of useful energy provided to the device. In some cases, such as when large amounts of power are drawn from the battery over short periods of time, these internal energy losses can substantially impact the amount of useful energy provided to the device and thus substantially deteriorate battery lifetime.
SUMMARY
This document describes techniques and apparatuses for load allocation in multi-battery devices. That is, given a device that can be powered with multiple batteries, a load allocation may specify from which of the multiple batteries power is drawn at any given time to power the device. Further, the load allocation may also specify respective amounts of power that are drawn from a subset or all of the device's multiple batteries. In at least some cases, a device's load power is allocated to multiple batteries of the device based on respective efficiencies at which the multiple batteries can provide power. By so doing, overall energy consumption of the device can be reduced, which can prolong the device's lifetime.
In some embodiments, an amount of load power being consumed by a device operate is determined. Respective efficiencies at which batteries of the device are capable of providing power are also determined. An allocation of the load power to the batteries is then determined based on their respective efficiencies to maximize an efficiency at which the batteries collectively power the device. Portions of the load power required by the device are drawn from (e.g., served by) each of the batteries in accordance with the determined allocation.
In other embodiments, a current amount of load power being consumed by a device is determined. An expected amount of load power that the device will consume at a future point in time is also estimated. Respective efficiencies at which the device's batteries are capable of providing power are determined. An allocation for the load power among the multiple batteries is then determined based on the current and expected amounts of load power and these respective efficiencies. This allocation can be effective to maximize an efficiency at which the multiple batteries power the device until the future point in time. Portions of the load power required by the device are drawn from (e.g., served by) each of the batteries in accordance with the determined allocation.
This summary is provided to introduce simplified concepts that are further described below in the Detailed Description. This summary is not intended to identify essential features of the claimed subject matter, nor is it intended for use in determining the scope of the claimed subject matter. Techniques and/or apparatuses of load allocation for multi-battery devices are also referred to herein separately or in conjunction as the “techniques” as permitted by the context, though techniques may include or instead represent other aspects described herein.



BRIEF DESCRIPTION OF THE DRAWINGS
Embodiments enabling load allocation for multi-battery devices are described with reference to the following drawings. The same numbers are used throughout the drawings to reference like features and components:
FIG. 1 illustrates an example environment in which techniques of load allocation for multi-battery devices can be implemented.
FIG. 2 illustrates an example battery system capable of implementing load allocation for multi-battery device.
FIG. 3 illustrates an example battery configuration in accordance with one or more embodiments.
FIG. 4 illustrates an example method for allocating load power to multiple batteries of a device.
FIG. 5 illustrates an example allocation of load power to multiple batteries.
FIG. 6 illustrates an example profile of useful energy provided by multiple batteries.
FIG. 7 illustrates an example method for allocating load power to multiple batteries over time.
FIG. 8 illustrates an example graph of a device's workload that varies over time.
FIG. 9 illustrates an example method for recharging across multiple batteries of a device.
FIG. 10 illustrates an example device in which techniques of load allocation for multi-battery devices can be implemented.



DETAILED DESCRIPTION
Overview
Mobile devices often draw power from multiple batteries in order to operate. Typically, these batteries are configured in a monolithic or static topology in which power is drawn from all of the device's batteries until the batteries reach an end of their discharge. Monolithic or static battery topologies, however, often limit battery selection to batteries that have similar operating characteristics (e.g., voltage profiles and capacities), such as a set of lithium-polymer cells. This precludes the use of other or multiple types of batteries that may offer various advantages, such as different physical or electrical characteristics. Additionally, because power is drawn from all the batteries via fixed circuitry, efficiency of the mobile device's energy usage is essentially limited to the electrical characteristics of a single type of battery.
This document describes techniques and apparatuses of load allocation for multi-battery devices. These apparatuses and techniques enable variable allocation of a device's load power to multiple batteries. In some cases, the allocation of the load power is determined based on respective efficiencies at which the multiple batteries are capable of providing power. By so doing, an efficiency at which the multiple batteries power the device can be maximized. Alternately or additionally, the allocation of the load power can enable the use of heterogeneous batteries, which have different physical or electrical characteristics. This may enable device designers to select multiple types of batteries to more-efficiently serve different workload types or profiles of the mobile device.
These are but a few examples of many ways in which the techniques enable load allocation for multi-battery devices, others of which are described below.
Example Operating Environment
FIG. 1 illustrates an example operating environment 100 in which techniques of load allocation for multi-battery device can be implemented. Operating environment 100 includes a computing device 102, which is illustrated with three examples: a smart phone 104, a tablet computing device 106 (with optional keyboard), and a laptop computer 108, though other computing devices and systems, such as netbooks, health-monitoring devices, sensor nodes, smart watches, fitness accessories, Internet-of-Things (IoT) devices, wearable computing devices, media players, and personal navigation devices may also be used.
Computing device 102 includes computer processor(s) 110 and computer-readable storage media 112 (media 112). Media 112 includes an operating system 114 and applications 116, which enable various operations of computing device 102. Operating system 114 manages resources of computing device 102, such as processor 110, media 112, and the like (e.g., hardware subsystems). Applications 116 comprise tasks or threads that access the resources managed by operating system 114 to implement various operations of computing device 102. Media 112 also includes load manager 132, the implementation and use of which varies and is described in greater detail below.
Computing device 102 also power circuitry 120 and battery cell(s) 122, from which computing device 102 can draw power to operate. Generally, power circuitry 120 may include firmware or hardware configured to enable computing device 102 to draw operating power from battery cells 122 or to apply charging power to battery cells 122. Battery cells 122 may include any suitable number or type of rechargeable battery cells, such as lithium-ion (Lion), lithium-polymer (Li-Poly), lithium ceramic (Li—C), flexible printed circuit (FPC) Li—C, and the like. Implementations and uses of power circuitry 120 and battery cells 122 vary and are described in greater detail below.
Computing device 102 may also include display 124, input mechanisms 126, and data interfaces 128. Although shown integrated with the example devices of FIG. 1, display 124 may be implemented separate from computing device 102 via a wired or wireless display interface. Input mechanisms 126 may include gesture-sensitive sensors and devices, such as touch-based sensors and movement-tracking sensors (e.g., camera-based), buttons, touch pads, accelerometers, and microphones with accompanying voice recognition software, to name a few. In some cases, input mechanisms 126 are integrated with display 124, such an in a touch-sensitive display with integrated touch-sensitive or motion-sensitive sensors.
Data interfaces 128 include any suitable wired or wireless data interfaces that enable computing device 102 to communicate data with other devices or networks. Wired data interfaces may include serial or parallel communication interfaces, such as a universal serial bus (USB) and local-area-network (LAN). Wireless data interfaces may include transceivers or modules configured to communicate via infrastructure or peer-to-peer networks. One or more of these wireless data interfaces may be configured to communicate via near-field communication (NFC), a personal-area-network (PAN), a wireless local-area-network (WLAN), or wireless wide-area-network (WWAN). In some cases, operating system 114 or a communication manager (not shown) of computing device 102 selects a data interface for communications based on characteristics of an environment in which computing device 102 operates.
FIG. 2 illustrates an example battery system 200 capable of implementing aspects of the techniques described herein. In this particular example, battery system 200 includes load manager 118, power circuitry 120, and battery cells 122. In some embodiments, load manager 118 is implemented in software (e.g., application programming interface) or firmware of a computing device by a processor executing processor-executable instructions. Alternately or additionally, components of load manager 118 can be implemented integral with other components of battery system 200, such as power circuitry 120 and battery cells 122 (individual or packaged).
Load manager 118 may include any or all of the entities shown in FIG. 2, which include battery monitor 202, battery configurator 204, load monitor 206, workload estimator 208, and load allocator 210. Battery monitor 202 is configured to monitor characteristics of battery cells 122, such as terminal voltage, current flow, state-of-charge (e.g., remaining capacity), temperature, age (e.g., time or charging cycles), and the like. In some cases, battery monitor 202 may calculate or determine the internal resistance of a battery cell based on any of the other characteristics, such as age, temperature, or state-of-charge.
Battery configurator 204 is configured to determine or access respective configuration information for battery cells 122, such as cell manufacturer, chemistry type, rated capacity, voltage and current limits (e.g., cutoffs), circuit topology, and the like. In some cases, the information of battery configurator 204 may also be useful in determining an internal resistance of a battery cell. Battery configurator 204 may store and enable other entities of load manager 118 to access this battery cell configuration information.
Load monitor 206 monitors an amount of load power consumed by computing device 102 to operate. Load monitor 206 may monitor a current amount of load power (e.g., instantaneous power consumption) or load power consumed over time, such as by Coulomb counting. This load power is typically the amount of power provided by, or drawn from, one or more of battery cells 122 to enable operations of computing device 102. In some cases, load monitor 206 monitors individual amounts of power drawn from each respective one of battery cells 122. Load monitor 206 may also monitor an amount of power applied to one or more of battery cells 122 by computing device 102 during charging.
Workload estimator 208 estimates an amount of power that computing device 102 may consume when performing various tasks or operations. In some cases, the amount of power is estimated over duration of time, for a future duration of time, or at a future point in time. The estimation of the power may be based on tasks (e.g., whether the screen is on (high power) or off (low power)) that computing device 102 is performing, scheduled to perform, likely to perform, and so on.
For example, workload estimator may receive information from operating system 114 that indicates a set of tasks are scheduled for execution by resources of computing device 102. Based on the set of tasks, workload estimator 208 estimates or forecasts an expected amount of current that computing device 102 will consume to perform the tasks. In some cases, workload estimator 208 provides a power consumption forecast over time based on a schedule (e.g., waking or sleep times) or predicted order of execution for the tasks.
Load allocator 210 is configured to determine allocations of computing device 102's load power to be served by battery cells 122. This allocation may define respective portions of the device's load power (e.g., total required operational power) that are distributed to each of battery cells 122. The device draws its required load power according to this distribution from the different battery cells; i.e., each battery cell serves its respective portion of the device's load power. In some cases, load allocator 210 determines a load allocation scheme based on information received from other entities of load manager 118, such as current and expected workloads of computing device 102, and respective characteristics (e.g., internal resistances) of battery cells 122. Based on this information, an allocation scheme may be configured to draw power from all or a subset of battery cells 122 to maximize an efficiency at which power is drawn from battery cells 122.
Generally, the efficiency at which power is drawn from battery cells 122 can be defined as a ratio of useful energy extracted from battery cells 122 to the total energy stored by battery cells 122. Ideally, all of the stored energy would be extracted from battery cells 122 as useful energy for consumption by computing device 102. At least some of the stored energy, however, is wasted or lost within battery cells 122 due to various factors, such as parasitic losses, temperature, or material breakdown. Accordingly, minimizing the wasted energy in each of battery cells 122 can be effective to maximize an overall efficiency at which power is drawn from all of battery cells 122.
Primary factors associated with the wasted energy of a battery include power of a load drawn from the battery and the internal resistance of the battery. Intrinsic to the nature of batteries, higher amounts of load power cause more energy waste within a battery, which in turn reduces an output of useful energy. An example of load power versus energy output is shown in Table 1, where load power is denoted in capacity C such that application of the load 1C will discharge the battery in approximately 1 hour (based on rated capacity).









TABLE 1





Load Power
Discharge Time
Energy Output







6 C
 5.3 minutes
 4.3 kilojoules


4 C
14.6 minutes
 8.2 kilojoules


2 C
33.2 minutes
10.0 kilojoules


1 C
76.3 minutes
10.7 kilojoules









As indicated by the data of Table 1, useful energy output by the battery at 6C load power is much less than that of 1C load power. This difference is due to the increased level of wasted energy that occurs when the battery is subjected to the load power of 6C.
The internal resistance of the battery may also affect the amount of wasted energy under a given current level flowing through the battery. Quantitatively, simplifying the battery to an equivalent circuit of internal resistance and an ideal power source, the wasted energy can be modeled as the square of the current multiplied by the internal resistance over time. Thus, higher internal resistances cause greater amounts of wasted energy within the battery. Under fixed external circumstances, the internal resistance in turn depends on the battery's state-of-charge (SoC), the decrease of which causes an increase in the internal resistance. As such, when the battery's SoC decreases, more energy is wasted under a given load power level as the battery's internal resistance increases. Accordingly, load allocator 210 may consider a load power level or respective internal resistances of batteries when allocating workloads of computing device 102.
Load allocator 210 may also allocate the load power of computing device 102 based on load algorithms 212 (algorithms 212). Algorithms 212 may include general classes of allocation algorithms, such as scheduling algorithms and weighted algorithms. Scheduling algorithms include algorithms by which load power of computing device 102 is served, at any time, by one or multiple batteries. Alternately, weighted algorithms include algorithms by which load power of computing device 102 is served by all or a subset of multiple batteries. Either class of algorithm may provide a more-efficient allocation of the load power depending on a device workload or characteristics of the multiple batteries providing device power.
In some embodiments, scheduling algorithms include a sequential algorithm, least-internal-resistance algorithm (least-resistance algorithms), and threshold algorithm. The sequential algorithms allocate load power such that the load power is drawn sequentially from one battery after another. For example, one battery may be used until discharged completely, at which point power is drawn from a next battery. The least-resistance algorithm, which also may be referred to as a ‘greedy’ algorithm, allocates load power based on the instantaneous power level of a load and the instantaneous respective internal resistances of the batteries. Because drawing large amounts of power from batteries having high internal resistances is highly inefficient, the least-resistance algorithm allocates high power loads to the batteries that have the least internal resistance. Additionally, the least-resistance algorithm may allocate low power loads to batteries with higher internal resistances.
The threshold algorithm operates based on particular thresholds associated with batteries, such as thresholds for SoC or internal resistance. More specifically, the threshold algorithm may be implemented as a hybrid algorithm that implements aspects other algorithms based on thresholds. For example, a threshold algorithm may apply a sequential algorithm to multiple batteries until each battery reaches a particular threshold, such as 50% of state-of-charge. The threshold algorithm can then apply the least-resistance algorithm to allocate device load power to the partially discharged multiple batteries.
Weighted algorithms may include a parallel algorithm and variable-weight algorithm. These algorithms allocate load power or workload of computing device 102 to multiple batteries concurrently. The parallel algorithm allocates the load power to all of the multiple batteries, and may be implemented by connecting the batteries together in parallel. In most cases, however, parallel connection of the batteries limits application of the parallel algorithm to similar type batteries to prevent unintended inter-battery current flow (e.g., charging), which can damage the batteries.
Typically, allocations of the parallel algorithm minimize instantaneous waste energy or maximize instantaneous energy efficiency for multiple batteries. By way of example, consider a system having n batteries that each have a resistance Ri. The system load power, or load current I, is applied to each battery as Ii. The wasted energy of the system can be minimized as shown in Equation 1.

min ΣIi2Ri where ΣIi=I  Equation 1

Applying a standard Lagrange-multiplier approach results in an optimal solution as shown in Equation 2.




  
    
      
        
          I
          i
          *
        
        =
        
          
            
              1
              
                R
                i
              
            
            ·
            
              (
              
                
                  -
                  λ
                
                2
              
              )
            
          
          ⁢
          
            
          
          ⁢
          where
          ⁢
          
            
          
          ⁢
          λ
          ⁢
          
            
          
          ⁢
          is
          ⁢
          
            
          
          ⁢
          a
          ⁢
          
            
              
            
            ⁢
            
              
            
          
          ⁢
          negative
          ⁢
          
            
          
          ⁢
          constant
          ⁢
          
            
          
          ⁢
          value
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        2
      
    
  




Further defining voltage V as −λ/2 provides Equation 3, which is the result of the connecting multiple batteries in parallel to minimize instantaneous energy loss associated with resistances Ri.

Ii*Ri=V for any current i  Equation 3

As noted above, however, the application of the parallel algorithm may be best suited for homogenous batteries to avoid unbalanced battery circuits or unintended charging between batteries of different states.
The variable-weight algorithm may allocate varying portions of load power to multiple batteries other than those subject to Equation 3. In some cases, the variable-weight algorithm is capable of allocating different amounts of load power to each of the multiple batteries. Because the variable-weight algorithm is capable of allocating specific load power to individual or subsets of multiple batteries, the load power can be drawn from heterogeneous batteries. Alternately or additionally, the variable-weight algorithm may allocate approximately equal portions of load power to heterogeneous batteries, such as by accounting for differences between the batteries.
In at least some embodiments, the variable-weight algorithm provides an optimal efficiency over time, particularly when workloads vary between low-power and high-power. In some cases, this includes allocating low-power loads into batteries having lower SoCs (higher internal resistance) to preserve efficiencies of other batteries having higher SoCs (lower internal resistances).
By way of example, consider a system having m batteries that will power two sequential workloads for a unit length of time. The initial resistances of the m batteries are R1 through Rm, and the current of the loads are L and H. Letting x1 through xm denote current intensity of low-power load L and y1 through ym denote current intensity of high-power load H, the goal is to determine an allocation of x1 . . . m and y1 . . . m such that wasted energy of load His minimized.
Further, assume linear SoC-internal resistance relationships (e.g., curves) for batteries m, such that if current intensity xi is drawn from battery i to power L, the resistance when powering H will be Ri′=Ri+δi·xi, where δi of the internal resistance relationship is constant, but can vary between batteries. Assuming also that the internal resistances do not change when serving either load and that load allocation of xi and yi can be any real number as long as Σxi=L and Σyi=H, the minimization can be expressed as Equation 4.




  
    
      
        
          
            min
            
              x
              ,
              y
            
          
          ⁢
          
            Σ
            ⁢
            
              
            
            ⁢
            
              y
              i
              2
            
            ⁢
            
              R
              i
              ′
            
          
        
        ,
        
          
            where
            ⁢
            
              
            
            ⁢
            Σ
            ⁢
            
              
            
            ⁢
            
              x
              i
            
          
          =
          L
        
        ,
        
          
            Σ
            ⁢
            
              
            
            ⁢
            
              y
              i
            
          
          =
          H
        
        ,
        
          
            R
            i
            ′
          
          =
          
            
              R
              i
            
            +
            
              
                δ
                i
              
              ⁢
              
                x
                i
              
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        4
      
    
  




To solve the minimization, zi=1/Ri′=1/(Ri+δixi) is defined as the conductivity of battery i powering load H. Based on the previous optimization of yi*R′i=V for any i, for zi=1/R′i the optimal yi should be proportional to zi and sum to load H, which yields




  
    y
    i
    *
  
  =
  
    H
    ·
    
      
        
          z
          i
        
        
          
            Σ
            j
          
          ⁢
          
            z
            j
          
        
      
      .
    
  




This allows an objective function to be written as shown in Equation 5.





  
    
      
        
          
            ∑
            i
          
          ⁢
          
            
          
          ⁢
          
            
              
                (
                
                  H
                  ⁢
                  
                    
                      z
                      i
                    
                    
                      
                        Σ
                        j
                      
                      ⁢
                      
                        z
                        j
                      
                    
                  
                
                )
              
              2
            
            /
            
              z
              i
            
          
        
        =
        
          
            
              H
              2
            
            ⁢
            
              
                ∑
                i
              
              ⁢
              
                
              
              ⁢
              
                
                  z
                  i
                
                
                  
                    (
                    
                      
                        Σ
                        j
                      
                      ⁢
                      
                        z
                        j
                      
                    
                    )
                  
                  2
                
              
            
          
          =
          
            
              H
              2
            
            
              
                Σ
                i
              
              ⁢
              
                z
                i
              
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        5
      
    
  




From Equation 5, optimization can be written as shown in Equation 6, where




  C
  =
  
    L
    +
    
      ∑
      
        
          R
          i
        
        
          δ
          i
        
      
    
  




is a constant for the given instance.





  
    
      
        
          
            max
            z
          
          ⁢
          
            ∑
            
              
            
            ⁢
            
              z
              i
            
          
        
        ,
        
          
            s
            .
            t
            .
            
              
            
            ⁢
            
              ∑
              
                1
                
                  
                    δ
                    i
                  
                  ⁢
                  
                    z
                    i
                  
                
              
            
          
          =
          C
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        6
      
    
  




Solving the optimization of Equation 6 yields Equation 7, in which λ is the Lagrange-multiplier.




  
    
      
        
          
            ∂
            f
          
          
            ∂
            
              z
              i
            
          
        
        =
        
          
            1
            -
            
              λ
              
                
                  δ
                  i
                
                ⁢
                
                  z
                  i
                  2
                
              
            
          
          =
          0
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        7
      
    
  




From this analysis, several aspects by which the variable-weight algorithm can allocate load power can be determined. For example, optimal fractional scheduling of load L is independent of current intensity of future load H. Additionally, because zi=1/Ri′, currents x1 . . . m should be allocated for load L such that the resistance of batteries m are proportional to the square-root of their internal resistance to SoC relationships (e.g., Ri′=√{square root over (δi/λ)}), respectively.
Alternately or additionally, the variable-weight algorithm may consider the derivative of a battery's internal resistance to achieve an optimal allocation of load power. In some cases, depending on the variation between internal resistances of the batteries, the square-root distribution may not be achievable. In such cases, however, charging between the multiple batteries may enable more-optimized workload allocations, such as when current intensities are negative. In yet other cases, when the batteries have similar or same internal resistance curves, an optimal solution may include leveling out the internal resistances across the batteries, possibly by inter-battery recharging.
For implementing these concepts, the partial derivative of Ri′=√{square root over (δi/λ)} can be combined with Ri′=Ri+δixi to express xi as a function of λ. From Σxi=L, solving for λ then yields an optimization of xi as shown in Equations 8 through 10 below.




  
    
      
        
          x
          i
        
        =
        
          
            1
            
              
                
                  δ
                  i
                
                ⁢
                λ
              
            
          
          -
          
            
              R
              i
            
            
              δ
              i
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        8
      
    
  
  
    
      
        
          1
          
            λ
          
        
        =
        
          
            L
            +
            
              Σ
              ⁡
              
                (
                
                  
                    R
                    j
                  
                  /
                  
                    δ
                    j
                  
                
                )
              
            
          
          
            Σ
            ⁡
            
              (
              
                1
                /
                
                  
                    δ
                    j
                  
                
              
              )
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        9
      
    
  
  
    
      
        
          
            x
            i
          
          =
          
            
              
                w
                i
              
              ·
              L
            
            +
            
              
                (
                
                  
                    
                      w
                      i
                    
                    ⁢
                    
                      S
                      Σ
                    
                  
                  -
                  
                    S
                    i
                  
                
                )
              
              ⁢
              
                
              
              ⁢
              where
              ⁢
              
                :
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              w
              i
            
            =
            
              
                
                  δ
                  i
                  
                    -
                    0.5
                  
                
                /
                
                  Σ
                  j
                
              
              ⁢
              
                δ
                j
                
                  -
                  0.5
                
              
            
          
          ,
          
            
              S
              i
            
            =
            
              
                R
                i
              
              /
              
                δ
                i
              
            
          
          ,
          
            
              and
              ⁢
              
                
              
              ⁢
              
                S
                Σ
              
            
            =
            
              
                Σ
                i
              
              ⁢
              
                
                  S
                  i
                
                .
              
            
          
        
      
    
    
      
        Equation
        ⁢
        
          
        
        ⁢
        10
      
    
  




Although described in reference to the variable-weight algorithm, load allocator 210 may implement any or all of the described aspects of load allocation in conjunction with any of the other algorithms described herein.
Although shown as disparate entities, any or all of battery monitor 202, battery configurator 204, load monitor 206, workload estimator 208, and load allocator 210 may be implemented separate from each other or combined or integrated in any suitable form. For example, any of these entities, or functions thereof, may be combined generally as load manager 118, which can be implemented as a program application interface (API) or system component of operating system 114.
Battery system 200 also includes power circuitry 120, which provides an interface between load manager 118 and battery cells 122. Generally, power circuitry 120 may include hardware and firmware that enables computing device 102 to draw power from (e.g., discharge), apply power to (e.g., charge) battery cells 122, and implement various embodiments thereof. In this particular example, power circuitry 120 includes charging circuitry 214, sensing circuitry 216, and switching circuitry 218.
Charging circuitry 214 is configured to provide current by which battery cells 122 are charged. Charging circuitry 214 may implement any suitable charging profile such as constant current, constant voltage, or custom profiles provided by load manager 118, such as intra-battery charging. In at least some embodiments, charging circuitry 214 is capable of providing different amounts of current to different respective battery cells being charged concurrently.
Sensing circuitry 216 is configured to sense or monitor operational characteristics of battery cells 122. These operational characteristics may include a voltage level, an amount of current applied to, or an amount of current drawn from a respective one of battery cells 122. In some cases, sensing circuitry 216 may be implemented integral with charging circuitry 214, such as part of a charging controller or circuit that includes sensing elements (e.g., analog-to-digital converters (ADCs) and sense resistors).
Power circuitry 120 also includes switching circuitry 218, which enables load manager 118 to allocate and distribute load power of computing device 102 to battery cells 122. In some cases, portions of the load power are distributed to all or a subset of battery cells 122. In such cases, each portion of the distributed load power are different from each other. Switching circuitry 218 may be implemented using any suitable circuits, such as multiplexing circuitry that switches between battery cells 122 to facilitate connection with an appropriate set of power circuitry for battery cell sensing, power consumption, or power application (e.g., charging).
Battery cells 122 may include any suitable number or type of battery cells. In this particular example, battery cells 122 include battery cell-1 220, battery cell-2 222, and battery cell-N 224, where N may be any suitable integer. Battery cells 122 may include various homogeneous or heterogeneous combinations of cell shape, capacity, or chemistry type. Each of battery cells 122 may have a particular or different cell configuration, such as a chemistry type, shape, capacity, packaging, electrode size or shape, series or parallel cell arrangement, and the like. Accordingly, each of battery cells 122 may also have different parameters, such as internal resistance, capacitance, or concentration resistance.
FIG. 3. Illustrates an example battery configuration 300 in accordance with one or more embodiments. Battery configuration 300 includes battery-1 302, battery-2 304, battery-3 306, and battery-4 308, each of which may be configured as any suitable type of battery. Additionally, each of batteries 302 through 308 is configured with a respective parallel bulk capacitance 310 through 316 (e.g., super capacitor), which can be effective to mitigate a respective spike of current load on a given battery.
Each of batteries 302 through 308 provide power to or receive power from computing device 102. This power may be distributed as respective portions of current, which are shown as current I1 318, current I2 320, current I3 322, and current I4 324. These individual currents are multiplexed via battery switching circuit 326 (switching circuit 326), the summation of which is current IDevice 328. Here, note that switching circuit 326 is but one example implementation of sensing circuitry 216 as described with respect to FIG. 2. In some cases, such as normal device operation, battery switching circuit 326 switches rapidly between batteries 302 through 308 effective to draw current or power from each of them. In other cases, battery switching circuit 326 may isolate one of batteries 302 through 306 and switch between a subset of the remaining batteries to continue powering computing device 102.
Although shown as a single serial by four parallel topology (1S4P), battery configuration 300 may be implemented any suitable topology, such as multiple serial by multiple parallel topologies (e.g., 2S3P, 3S4P, or 2S2P). When implemented as a multi-serial topology, each serial level of battery configuration 300 may include an instance of switching circuit 326. This may enable power to be drawn from different combinations of serial batteries at a desired voltage.
FIG. 3 also illustrates example battery model 330, which may be used to model any of the batteries or battery cells described herein. Generally, battery model 330 can be used by load allocator 210 to calculate or determine an efficiency at which the battery cell or battery is capable of providing power. In some cases, parameters that affect a batteries efficiency are dynamic and may not be directly observable or measurable by traditional sensing techniques. In such cases, battery model 330 may be useful in estimating these parameters or their effects on an efficiency of the battery.
In this particular example, battery model 330 includes an ideal voltage source that provides power and has an open circuit voltage 332 (VO 332). Battery model 330 also includes direct current (DC) internal resistance 334 (RDCIR 334), which causes internal power loss as battery current 336 (I 336) passes through the battery. As noted above, RDCIR 334 may be determined based on a SoC for battery model 330. Battery voltage 338 (V 338) represents the terminal voltage for battery model 330 and can be effected by the losses associated with the other parameters, such as when current passes through internal resistance 334 (e.g., voltage drop associated therewith).
Example Methods
The methods described herein may be used separately or in combination with each other, in whole or in part. These methods are shown as sets of operations (or acts) performed, such as through one or more entities or modules, and are not necessarily limited to the order shown for performing the operation. In portions of the following discussion, reference may be made to the operating environment 100 of FIG. 1, the battery system 200 of FIG. 2, the battery cell configuration 300 of FIG. 3, and other methods and example embodiments described elsewhere herein, reference to which is made for example only.
FIG. 4 depicts method 400 for estimating an internal resistance of a battery cell, including operations performed by load manager 118 or load allocator 210.
At 402, an amount of load power being consumed by a multi-battery device is determined. The multiple batteries of the device may include any suitable number or combination of batteries, such as batteries of different capacities or chemistry types. In some cases, the amount of load power being consumed may be measured by a battery monitor. In other cases, the amount of power being consumed may be estimated.
By way of example, consider a user of smart phone 104 making a bi-directional video call over a wireless data interface. During the video call, components of smart phone 104, such as processor 110, media 112, and display 124, draw load power from battery cells 122 to operate. Here, assume that load monitor 206 determines that smart phone 104 is consuming approximately 3 W of power to perform the video call. This is illustrated in power graph 500 of FIG. 5 in which device load power 502 is shown over time.
At 404, respective efficiencies at which multiple batteries are capable of providing power the device are determined. These efficiencies may indicate an amount of energy that will be wasted when various amounts of power are drawn from each of the batteries. In some cases, the efficiencies are determined based on a configuration or characteristic of each battery, such as chemistry type, capacity, SoC, internal resistance, age, temperature, and the like.
In the context of the present example, battery cells 122 of smart phone 104 include a lithium polymer cell and a lithium ceramic cell. To estimate efficiencies at which these batteries are capable of providing power, load allocator 210 receives information from battery monitor 202 and battery configurator 204. This information indicates that the lithium polymer cell's SoC is about 25% of a 1.9 Ahr capacity and the lithium ceramic cell's SoC is about 50% of a 210 mAhr capacity. From this information, load allocator 210 determines an internal resistance for the lithium polymer and lithium ceramic cells of 200 mOhms and 1 Ohm, respectively.
At 406, an allocation of the load power is determined based on the respective efficiencies of the multiple batteries. This can be effective to maximize an efficiency at which the multiple batteries power the device. In some cases, the allocation is determined based on respective internal resistances of the multiple batteries and the amount of load power being consumed by the device. The determined allocation may allocate different amount of the load power to a subset or all of the multiple batteries. Alternately or additionally, some of the multiple batteries may not receive an allocation of the load power (e.g., a portion of zero load power).
Continuing the ongoing example, load allocator 210 determines an allocation for smart phone 104's load power of approximately 3 W. Based on the internal resistances of the lithium polymer and lithium ceramic cells, load allocator determines that a weighted allocation of the load power will most efficiently utilize the remaining energy of the batteries. Here, assume that this allocation is approximately 500 mW of load power to the lithium ceramic cell and approximately 2500 mW of load power to the lithium polymer cell.
At 408, a respective portion of the load power is drawn from each of the multiple batteries based on the determined allocation. This may be effective to distribute the respective portions to a subset or all of the multiple batteries. In some cases, the respective portions are distributed to each of the multiple batteries by switching circuitry. In such cases, the switching circuitry may switch between the multiple cells effective to draw the portions of load power concurrently. As noted above, the respective portions of load power may differ from each other, and some may be approximately zero (e.g., batteries not being used).
Concluding the present example, load allocator 210 distributes the load power of smart phone 104 to battery cells 122 via switching circuitry 218 in accordance with the determined weighted allocation. Returning to FIG. 5, this is shown at 504, which indicates the load power drawn from the lithium polymer cell and at 506, which indicates the load power drawn from the lithium ceramic cell. Here, note that the combination of distributed load powers 504 and 506 provide load power 502 by which smart phone 104 operates.
In the context of energy usage, energy profile 600 of FIG. 6 illustrates the distribution of smart phone 104's energy consumption over time. Here, energy provided by the lithium polymer cell is shown as graph elements 602 and the energy provided by the lithium ceramic cell is shown as graph elements 604. As illustrated by energy profile 600, the lithium ceramic cell provides energy until it reaches an end-of-discharge at approximate minute 14, at which point energy is provided solely by the lithium polymer cell. Because an efficiency at which energy is drawn from both batteries, the lifetime of smart phone 104 extends to 20 minutes, whereas under different battery usage patterns, the lifetime would be less.
FIG. 7 depicts method 700 for allocating load power to multiple batteries over time, including operations performed by load manager 118 or load allocator 210.
At 702, a current amount of load power being consumed by a multi-battery device is determined. In some cases, the current amount of power being consumed may be classified as a high-power or low-power workload. The current amount of power may be calculated based on respective voltages of multiple batteries of the device and an amount of current being consumed. Alternately or additionally, indications of power consumption are received from power management circuitry of the device or the multiple batteries.
By way of example, consider a user conducting a meeting with tablet computing device 106. Here, assume the user is presenting media material via a projector and hosting a video conference call. Load monitor 206 determines that the current amount of power being consumed from battery cells 122 is approximately 5 W, which load allocator classifies as a high-power workload. Example classifications of workloads are illustrated by power graph 800 of FIG. 8, in which workload are classified as high-power 802 and low-power 804. In this particular example, the current amount of power consumed by tablet computing device 106 is classified as a high-power workload 806.
At 704, an expected amount of power that the device will consume at a future point in time is estimated. The expected amount of power may be estimated based on tasks or operations of the device that are scheduled for execution at the future point in time. As with the current amount of power, the expected amounts of power may also be classified as low-power or high-power workloads. In some cases, times at which the tasks or operations of the device are executed may be determined based on historical device use, daily activities of a user, or calendar information (e.g., workday, appointment, and meeting information).
In the context of the present example, workload estimator 208 forecasts power usage of table computing device 106 for the next several hours. To do so, workload estimator 208 queries a scheduler of operating system 114 and calendar to determine when activity levels of tablet computing device 106 are expected to change. Durations of time that correspond with these activity levels are then classified as low-power or high-power workloads, such as those shown in FIG. 8. Note, that workloads are not necessarily scheduled for uniform durations of time, but can be estimated for activity levels or thresholds for high and low levels of power consumption. Low-power workload 808 is an example of one such workload during which device activity is low while the user sleeps.
At 706, information concerning an efficiency at which each of the multiple batteries is capable of providing power is received. In some cases, the information is received from an entity of the device monitoring the multiple batteries. In other cases, a microcontroller within one of multiple batteries may transmit the information to the device. The information may include characteristics of a respective battery, such as the battery's SoC, internal resistance, age, temperature, remaining capacity, and the like. Continuing the ongoing example, load allocator 210 receives SoC information from each of battery cells 122.
At 708, an allocation of the load power is determined based on the current and expected amounts of power and the efficiencies of the multiple batteries. This can be effective to maximize an efficiency at which the multiple batteries power the device. In some cases, the allocation is determined via an algorithm that analyzes the efficiency information associated with the multiple batteries. In such cases, these algorithms may include the sequential or parallel algorithms described herein, or combinations thereof.
In the context of the present example, load allocator 210 analyzes the current workload and forecast workloads for tablet computing device 106 using the weighted algorithm. Due to the current high-power workload, load allocator 210 determines an allocation that spreads power consumption to all of battery cells 122 to minimize losses caused by their respective internal resistances.
At 710, a portion of the current load power is drawn from each of the multiple batteries based on the determined allocation. This may be effective to distribute the portions of the current load power to a subset or all of the multiple batteries. In some cases, the respective portions are distributed to each of the multiple batteries by switching circuitry. In such cases, the switching circuitry may switch between the multiple cells effective to draw the portions of load power concurrently.
Concluding the present example, load allocator 210 distributes the load power of laptop computing device 106 to battery cells 122 via switching circuitry 218 in accordance with the determined allocation. Although the allocation is determined using the weighted algorithm, other algorithms may also improve device runtimes of a device. For illustrative purposes, example runtimes are shown in Table 2 for a device having a lithium polymer cell and a lithium ceramic cell.










TABLE 2









State-of-Charge (Lithium Polymer Cell)












Algorithm
60%
10%
3%
1%














Sequential
50
29
18
5


Least-Resistance
50
50
18
5


Threshold (0.5)
50
25
18
5


Threshold (1.0)
50
25
18
5


Weighted (0.8)
50
50
48
10


Weighted (0.5)
50
50
46
7










Device Lifetime (Minutes)










Optionally, method 700 may return to operation 702 to select another allocation using a same or different algorithm. This may occur when a workload of tablet computing device 106 transitions between high-power and low-power workloads, such as at low-power workload 808.
FIG. 9 depicts method 900 for recharging across multiple batteries of a device, including operations performed by load manager 118 or load allocator 210.
At 902, load power is drawn from a first battery of a device having multiple batteries. The multiple batteries of the device may include any suitable number of batteries of various configurations or states. In some cases, the load power is drawn in accordance with an allocation determined by a scheduling algorithm. In such cases, the scheduling algorithm may allocate the first battery's power to serve a current workload of the device. The current workload of the device may be a low-power workload, such as a predicted sleep or standby time for the device.
At 904, it is determined that an efficiency at which the first battery is capable of powering a future workload is not optimal. In some cases, the determination is responsive to changes in the future workload's estimated power consumption. In such cases, a workload estimator may forecast or re-estimate a future workload of the device as a high-power workload. For example, the workload estimator may re-estimate a series of workloads in response to unexpected user interaction. Based on the updated workload estimate, a scheduling algorithm may determine that, of the multiple batteries, the future high-power workload would be more-efficiently served by the first battery. Due to previous discharge, however, an efficiency at which the first battery can serve the high-power workload may not be optimal.
At 906, the first battery is charged from a second battery of the device to increase the first battery's state-of-charge. In some cases, the first battery is charged from all or a subset of the multiple batteries. This can be effective to improve the efficiency at which the first battery is capable of powering the future high-power workload. In particular, increasing the first battery's state-of-charge may decrease the first battery's internal resistance. By so doing, internal losses of the first battery are reduced while future workload is served.
Aspects of these methods may be implemented in hardware (e.g., fixed logic circuitry), firmware, a System-on-Chip (SoC), software, manual processing, or any combination thereof. A software implementation represents program code that performs specified tasks when executed by a computer processor, such as software, applications, routines, programs, objects, components, data structures, procedures, modules, functions, and the like. The program code can be stored in one or more computer-readable memory devices, both local and/or remote to a computer processor. The methods may also be practiced in a distributed computing environment by multiple computing devices.
Example Device
FIG. 10 illustrates various components of example device 1000 that can be implemented as any type of mobile, electronic, and/or computing device as described with reference to the previous FIGS. 1-9 to implement techniques of load allocation for multi-battery devices. In embodiments, device 1000 can be implemented as one or a combination of a wired and/or wireless device, as a form of television client device (e.g., television set-top box, digital video recorder (DVR), etc.), consumer device, computer device, server device, portable computer device, user device, IoT device, communication device, video processing and/or rendering device, appliance device, gaming device, electronic device, and/or as another type of device. Device 1000 may also be associated with a user (e.g., a person) and/or an entity that operates the device such that a device describes logical devices that include users, software, firmware, and/or a combination of devices.
Device 1000 includes communication modules 1002 that enable wired and/or wireless communication of device data 1004 (e.g., received data, data that is being received, data scheduled for broadcast, data packets of the data, etc.). Device data 1004 or other device content can include configuration settings of the device, media content stored on the device, and/or information associated with a user of the device. Media content stored on device 1000 can include any type of audio, video, and/or image data. Device 1000 includes one or more data inputs 1006 via which any type of data, media content, and/or inputs can be received, such as user-selectable inputs, messages, music, television media content, recorded video content, and any other type of audio, video, and/or image data received from any content and/or data source.
Device 1000 also includes communication interfaces 1008, which can be implemented as any one or more of a serial and/or parallel interface, a wireless interface, any type of network interface, a modem, and as any other type of communication interface. Communication interfaces 1008 provide a connection and/or communication links between device 1000 and a communication network by which other electronic, computing, and communication devices communicate data with device 1000.
Device 1000 includes one or more processors 1010 (e.g., any of microprocessors, controllers, and the like), which process various computer-executable instructions to control the operation of device 1000 and to enable techniques enabling load allocation in multi-battery devices. Alternatively or in addition, device 1000 can be implemented with any one or combination of hardware, firmware, or fixed logic circuitry that is implemented in connection with processing and control circuits which are generally identified at 1012. Although not shown, device 1000 can include a system bus or data transfer system that couples the various components within the device. A system bus can include any one or combination of different bus structures, such as a memory bus or memory controller, a peripheral bus, a universal serial bus, and/or a processor or local bus that utilizes any of a variety of bus architectures. Device 1000 may be configured to operate from any suitable power source, such as battery cells 122, power circuitry 120, various external power sources (e.g., alternating-current (AC) power supplies), and the like.
Device 1000 also includes computer-readable storage media 1014, such as one or more memory devices that enable persistent and/or non-transitory data storage (i.e., in contrast to mere signal transmission), examples of which include random access memory (RAM), non-volatile memory (e.g., any one or more of a read-only memory (ROM), flash memory, EPROM, EEPROM, etc.), and a disk storage device. A disk storage device may be implemented as any type of magnetic or optical storage device, such as a hard disk drive, a recordable and/or rewriteable compact disc (CD), any type of a digital versatile disc (DVD), and the like. Device 1000 can also include a mass storage media device 1016.
Computer-readable storage media 1014 provides data storage mechanisms to store device data 1004, as well as various device applications 1018 and any other types of information and/or data related to operational aspects of device 1000. For example, an operating system 1020 can be maintained as a computer application with the computer-readable storage media 1014 and executed on processors 1010. Device applications 1018 may include a device manager, such as any form of a control application, software application, signal-processing and control module, code that is native to a particular device, a hardware abstraction layer for a particular device, and so on.
Device applications 1018 also include any system components or modules to implement the techniques, such as load manager 118, load allocator 210, and any combination of components thereof.
CONCLUSION
Although embodiments of apparatuses of load allocation for multi-battery devices have been described in language specific to features and/or methods, it is to be understood that the subject of the appended claims is not necessarily limited to the specific features or methods described. Rather, the specific features and methods are disclosed as example implementations of allocating loads in multi-battery devices.

## Claims

1. A computer-implemented method comprising:
determining, for a device having multiple batteries, an amount of load power being consumed by the device to operate;
determining, for at least some of the multiple batteries, an efficiency at which the battery is capable of providing power;
determining, via an algorithm and based on the respective efficiencies of at least some of the multiple batteries, an allocation of the load power to the multiple batteries effective to maximize an efficiency at which the multiple batteries power the device, the algorithm including one of a variable-weighted algorithm, a sequential algorithm, a least-resistance algorithm, or a threshold algorithm; and
drawing, from each of the multiple batteries via multiplexing circuitry and based on the determined allocation, a respective portion of the load power to power the device, the drawing of the respective portions of the load power comprising causing the multiplexing circuitry to switch, based on the determined allocation, between the multiple batteries to distribute consumption of the load power among the multiple batteries.

2. The computer-implemented method as described in claim 1, wherein at least two of the multiple batteries are heterogeneous batteries having different chemistry types or different capacities.

3. The computer-implemented method as described in claim 1, wherein a first energy density of one of the multiple batteries is different from a second energy density of another of the multiple batteries effective to permit the battery and the other to charge at different rates.

4. The computer-implemented method as described in claim 1, wherein at least two of the respective portions of the load power are different from each other.

5. The computer-implemented method as described in claim 1, wherein the respective portions of the load power are consumed by the device concurrently from the multiple batteries.

6. The computer-implemented method as described in claim 1, wherein one of the respective portions of the load power drawn from one of the multiple batteries is approximately zero Watts of the load power.

7. The computer-implemented method as described in claim 1, wherein the efficiency at which one of the multiple batteries is capable of providing power is determined based on one or more of the battery's state-of-charge, internal resistance, age, cycle count, temperature, chemistry, circuit topology, or capacity.

8. A computer-implemented method comprising:
determining, for a device having multiple batteries, a current amount of load power being consumed by the device to operate;
estimating, for a future point in time, an expected amount of load power that the device will consume to operate;
receiving, for the multiple batteries, information concerning respective efficiencies at which the multiple batteries are capable of providing power;
determining, via an algorithm and based on the current and expected amounts of load power and the respective efficiencies, an allocation of the load power to the multiple batteries effective to maximize an efficiency at which the multiple batteries power the device until the future point in time, the algorithm including one of a variable-weighted algorithm, a sequential algorithm, a least-resistance algorithm, or a threshold algorithm; and
drawing, from each of the batteries via multiplexing circuitry and based on the determined allocation, a respective portion of the current amount of load power to for device consumption, the drawing of the respective portions of the load power comprising causing the multiplexing circuitry to switch, based on the determined allocation, between the multiple batteries to distribute consumption of the load power among the multiple batteries.

9. The computer-implemented method as described in claim 8, wherein at least two of the respective portions of the current amount of load power are different from each other.

10. The computer-implemented method as described in claim 8, wherein the information concerning respective efficiencies of the multiple batteries includes, for each of the multiple batteries, one or more of the battery's state-of-charge, internal resistance, age, cycle count, temperature, chemistry, circuit topology, or capacity.

11. The computer-implemented method as described in claim 8, wherein at least two of the multiple batteries are heterogeneous batteries having different chemistry types or different capacities.

12. The computer-implemented method as described in claim 8, wherein a first energy density of one of the multiple batteries is different from a second energy density of another of the multiple batteries effective to permit the battery and the other to charge at different rates.

13. The computer-implemented method as described in claim 8, wherein the respective portions of the current amount of load power are drawn concurrently from the multiple batteries.

14. A system comprising:
multiple batteries configured to provide power to enable operation of the system;
switching circuitry configured to enable the power to be drawn from each of the multiple batteries;
sensing circuitry configured to measure load power consumed by the system to operate; and
a load manager configured to perform operations comprising:
determining an amount of the load power being consumed by the system;
determining, for each of the multiple batteries, a respective efficiency at which each of the multiple batteries is capable of providing power;
determining, via an algorithm and based on the respective efficiencies of the multiple batteries, an allocation of the load power to the multiple batteries effective to maximize an efficiency at which the multiple batteries power the system, the algorithm including one of a variable-weighted algorithm, a sequential algorithm, a least-resistance algorithm, or a threshold algorithm; and
distributing, based on the determined allocation, respective portions of the load power to each of the multiple batteries via multiplexing circuitry, the distribution of the respective portions of the load power comprising causing the multiplexing circuitry to switch, based on the determined allocation, between the multiple batteries to distribute consumption of the load power among the multiple batteries.

15. The system as described in claim 14, wherein the respective efficiencies for each of the multiple batteries are determined based on the amount of load power and one or more of a respective battery's state-of-charge, internal resistance, age, cycle count, temperature, chemistry, circuit topology, or capacity.

16. The system as described in claim 14, wherein at least two of the respective portions of the distributed load power are different from each other.

17. The system as described in claim 14, wherein the respective portions of the distributed load power are drawn concurrently from a subset of the multiple batteries in accordance with the determined allocation.

18. The system as described in claim 14, wherein the multiple batteries include at least two heterogeneous batteries having different chemistry types or different capacities.

19. The system as described in claim 14, wherein:
the sequential algorithm is configured to allocate the load power such that the load power is drawn sequentially from each of the multiple batteries;
the least-resistance algorithm is configured to allocate load power based on an instantaneous power level of the load and an instantaneous respective internal resistance of each of the multiple batteries; or
the threshold algorithm is configured to allocate the load power based on a predefined threshold for a state-of-charge or internal resistance of each of the multiple batteries.

20. The system as described in claim 14, wherein the allocation of load power is determined based on a hybrid algorithm that includes use of the variable-weighted algorithm, the sequential algorithm, or the least-resistance algorithm based on the threshold algorithm.