# Patent

## Title
Methods, structures, and designs for self-aligning local interconnects used in integrated circuits

## Abstract

An integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structures form one or more gate electrodes of corresponding transistor devices. A local interconnect conductive structure is formed between two of the plurality of linear-shaped conductive structures so as to extend in the first direction along the two of the plurality of linear-shaped conductive structures.

## Background
CLAIM OF PRIORITY
This application is a continuation application under 35 U.S.C. 120 of prior U.S. patent application Ser. No. 14/188,321, filed on Feb. 24, 2014, which is a continuation application under 35 U.S.C. 120 of prior U.S. patent application Ser. No. 13/189,433, filed on Jul. 22, 2011, issued as U.S. Pat. No. 8,680,626, on Mar. 25, 2014, which is a continuation application under 35 U.S.C. 120 of prior U.S. patent application Ser. No. 12/814,411, filed Jun. 11, 2010, issued as U.S. Pat. No. 7,994,545, on Aug. 9, 2011, which is a divisional application under 35 U.S.C. 121 of prior U.S. application Ser. No. 11/969,854, filed Jan. 4, 2008, issued as U.S. Pat. No. 7,763,534, on Jul. 27, 2010, which claims the priority benefit of U.S. Provisional Patent Application No. 60/983,091, filed Oct. 26, 2007. The disclosure of each above-identified patent application and patent is incorporated herein by reference in its entirety for all purposes.
CROSS-REFERENCE AND RELATED APPLICATIONS
This application is related to U.S. patent application Ser. No. 11/683,402, filed on Mar. 7, 2007, entitled “Dynamic Array Architecture,” by Becker et al., now U.S. Pat. No. 7,446,352, issued on Nov. 4, 2008, which claims priority to U.S. Provisional Patent Application No. 60/781,288, filed on Mar. 9, 2006. The disclosure of each above-identified patent application and patent is incorporated herein by reference in its entirety.


BACKGROUND
The present invention generally relates to integrated circuits and particularly, but without limitation, to the design and fabrication of self-aligned local interconnects for interconnecting semiconductor devices in an integrated circuit.
As semiconductor technology continues to advance, a continuing trend is towards ultra large-scale integration with the fabrication of smaller and smaller integrated circuits containing more and more devices on a single semiconductor chip.
Scaling of devices has long been used to increase the density of logic and memory functions. This scaling has been possible because of improvements in photolithography and other process steps. However, as optical lithography reaches the end of the cost effective improvement curve, other approaches to improve density are needed.
Interconnect provides connections between NMOS and PMOS transistors and other components such as resistors and capacitors in a semiconductor chip. Interconnects are generally fabricated by first depositing and planarizing dielectric layers on the semiconductor devices and passive components. Next, feed-thrus are formed in the dielectric layers. Finally, conductors are formed and routed over the dielectric layers to connect the feed-thrus. A stack is formed of multiple layers of dielectrics, feed-thrus, and conductors to complete the circuit node interconnection. This process of fabricating interconnects is generally termed “metallization.” As the density of devices on the semiconductor chip is increased, the complexity of metallization has also increased.
Local interconnects can be a special form of interconnects. Local interconnects are generally used for short distances, such as within a functional cell. Conventional circuits use the same interconnect levels for both local and global connections.
Traditionally, diffusion regions to Vdd and Vss contacts require fabricating L shaped or T shaped bent diffusion regions extending towards Vdd and Vss lines from PMOS and NMOS diffusion regions, respectively. The bent regions are not preferred because they require more costly photolithography equipment to fabricate. Alternatively, Vdd and Vss rails may be extended over rectangular diffusion regions and contacts may be formed to the diffusion regions. However, it is inefficient to have the power rails over the diffusion regions because they occupy tracks that could be used for signals and they are no longer located at a cell boundary so they can not be shared between vertically adjacent cells.
It is within this context that embodiments of the invention arise.
SUMMARY
Broadly speaking, embodiments of the present invention defines methods of fabrication, structures, layouts, design methodologies, and conductive structures to enable the definition of local interconnects of a circuit. The local interconnects, in accordance with embodiments of the present invention, are referred to herein as “self-aligned” local interconnects, as they align, in response to the fabrication process, in channels or regions between or beside gate electrodes. The local interconnects, are ones defined in the self-aligned orientation that can be patterned to remove some of the material, leaving only those portions that are needed to complete selected local interconnections.
One of many beneficial features is that a circuit layout can be done with rectangular or substantially diffusion regions. These rectangular diffusion regions can be fabricated with better fidelity than diffusion regions with bends or extensions. Additionally, the self-aligned local interconnects can be used to make the power connections (i.e., Vdd and Vss) with the source and drains of transistors, without requiring diffusion region extensions. Self-aligned local interconnects can also eliminate the need for certain contacts to transistor diffusion regions. As will be described in greater detail below, the local interconnects make direct and integral contact with the diffusion regions. Thus, the local interconnects provide previously unavailable metal routing on the substrate level, which serves to eliminate the need for certain first metal tracks, certain vias, and in some cases, a second metal track (e.g., for connections between NMOS transistor source/drains and PMOS transistor source/drains).
Still further, by eliminating traditional diffusion contacts in active transistor channels, the strain layer in the diffusion regions are not altered. This improves the effectiveness of mobility enhancing strain layers. In addition, allowing the diffusion contacts to be connected to a wider choice of metal-1 tracks gives more flexibility in circuit design, thus enhancing layout and making for more efficient place & route.
In one embodiment, a method for designing local interconnect structures is disclosed. The method includes designing diffusion regions to be in a substrate. Some of a plurality of gates are designed to be active gates and some of the plurality of gates are designed to be formed over isolation regions. The method includes designing the plurality of gates in a regular and repeating alignment along a same direction, and each of the plurality of gates are designed to have dielectric spacers. The method also includes designing a local interconnect layer between or adjacent to the plurality of gates. The local interconnect layer is conductive and disposed over the substrate to allow electrical contact and interconnection with or to some of the diffusion regions of the active gates. The local interconnect layer is self-aligned by the dielectric spacers of the plurality of gates.
The advantages of the present inventions are numerous. Most notably, the self-aligned local interconnects permit diffusion region with fewer bends, extensions, etc. The self-aligned local interconnects also reduces the number of contacts needed, metal 1 track usage, number of vias needed to make contact to diffusions, and in turn metal 2 track usage. Thus, more tracks are opened up for routing. Furthermore, use of the self-aligned local interconnects reduces use of metal to diffusion contacts, which reduces interference with strain materials on the substrate. Thus, by eliminating most metal to diffusion regions, device efficiency is boosted significantly. The self-aligned local interconnect also provide more flexibility in metal-1 track assignments for connections within a cell or cells, improving density and simplifying subsequent place and route.
Another advantage of the self-aligning process for the fabrication of local interconnects over photo aligned process is that the fabrication of the self-aligned local interconnects does not require dependence on the lithography for aligning the local interconnects with the side wall spacers of the gates. It is well known that the lithography has a margin of error, hence, even if minor shift in the local interconnect layer towards the side wall spacers of the gates in the integrated circuit may “short” the device or will result in an unwanted outcome.
In one embodiment, a semiconductor device is disclosed. The semiconductor device includes a substrate portion and a plurality of diffusion regions formed in the substrate portion to define source and drain regions of transistor devices. The semiconductor device also includes a gate electrode layer including a number of linear-shaped conductive structures each defined to extend lengthwise over the substrate portion in only a single common direction. Portions of some of the linear-shaped conductive structures that extend over the plurality of diffusion regions form a plurality of gate electrode segments of corresponding transistor devices. The semiconductor device also includes local interconnect metal disposed on the substrate portion between the linear-shaped conductive structures of the gate electrode layer. The local interconnect metal is configured to form connections to, from, or between the source and drain regions, or between selected source or drain regions and one or more of the linear-shaped conductive structures that form one or more gate electrode segments. The local interconnect metal is disposed beneath an inter-metal dielectric material.
In another embodiment, a semiconductor device is disclosed. The semiconductor device includes a substrate portion and a number of diffusion regions formed within the substrate portion. The number of diffusion regions are separated from each other by a number of isolation regions formed within the substrate portion. The semiconductor device also includes a gate electrode layer defined over the substrate portion to include a number of linear-shaped conductive structures each formed to extend in a single common direction over the substrate portion. Portions of some of the linear-shaped conductive structures extend over one or more of the number of diffusion regions formed within the substrate to form gate electrodes. The gate electrode layer further includes dielectric side spacers formed along side surfaces of the linear-shaped conductive structures. Channels exist within the gate electrode layer between dielectric side spacers formed along facing side surfaces of each pair of adjacently disposed linear-shaped conductive structures. The semiconductor device further includes a number of local interconnect structures disposed on the substrate regions within portions of one or more of the channels. Portions of the number of local interconnect structures are self-aligned according to disposal of the linear-shaped conductive structures and have a corresponding linear-shape along the single common direction in which the number of linear-shaped conductive structures extend.
In another embodiment, an integrated circuit includes a gate electrode level region that includes a plurality of linear-shaped conductive structures. Each of the plurality of linear-shaped conductive structures is defined to extend lengthwise in a first direction. Some of the plurality of linear-shaped conductive structures form one or more gate electrodes of corresponding transistor devices. A local interconnect conductive structure is formed between two of the plurality of linear-shaped conductive structures so as to extend in the first direction along the two of the plurality of linear-shaped conductive structures.
In another embodiment, an integrated circuit includes a gate electrode level region that includes first, second, and third linear-shaped conductive structures positioned in a side-by-side and spaced-apart manner, such that the second linear-shaped conductive structure is positioned between the first and third linear-shaped conductive structures. Each of the first, second, and third linear-shaped conductive structures is formed to extend lengthwise in a first direction. The second linear-shaped conductive structure extends over a diffusion region of a first diffusion type to form a gate electrode of a transistor of a first transistor type. The second linear-shaped conductive structure also extends over a diffusion region of a second diffusion type to form a gate electrode of a transistor of a second transistor type. A first local interconnect conductive structure is formed between the first and second linear-shaped conductive structures so as to extend in the first direction along the first and second linear-shaped conductive structures. A second local interconnect conductive structure is formed between the second and third linear-shaped conductive structures so as to extend in the first direction along the second and third linear-shaped conductive structures.
Other aspects and advantages of the present inventions will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the present invention.



BRIEF DESCRIPTION OF DRAWINGS
The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements.
FIG. 1 shows a generalized stack of layers used to define a dynamic array architecture, in accordance with one embodiment of the present invention.
FIG. 2A is shows an exemplary base grid to be projected onto the dynamic array to facilitate definition of the restricted topology, in accordance with one embodiment of the present invention.
FIG. 2B shows separate base grids projected across separate regions of the die, in accordance with an exemplary embodiment of the present invention.
FIG. 3 shows a diffusion layer layout of an exemplary dynamic array, in accordance with one embodiment of the present invention.
FIG. 4A shows a gate electrode layer and the diffusion layer of FIG. 3, in accordance with one embodiment of the present invention.
FIG. 4B is an illustration showing a gate electrode layer and a diffusion contact layer above and adjacent to the diffusion layer of FIG. 4A, in accordance with one embodiment of the present invention.
FIG. 4C is an illustration showing a gate electrode contact layer defined above and adjacent to the gate electrode layer of FIG. 4B, in accordance with one embodiment of the present invention.
FIG. 4D is an illustration showing a semiconductor chip structure, in accordance with one embodiment of the present invention.
FIG. 4E shows an example layout architecture defined in accordance with one embodiment of the present invention.
FIG. 5A illustrates a circuit representation of a logic inverter using a PMOS and an NMOS transistor, in accordance with one embodiment of the present invention.
FIG. 5B illustrates a plan view of an exemplary logic inverter to demonstrate a use of the self-aligned local interconnects, in accordance with one embodiment of the present invention.
FIG. 6A illustrates a plan view of an exemplary logic inverter showing transistor source/drains, electrodes, and sidewall spacers surrounding the gate electrodes, in accordance with one embodiment of the present invention.
FIG. 6B illustrates a cross-section view of cutline A-A′ of the exemplary logic inverter of FIG. 6A showing a transistor well, transistor source/drains, gate electrodes, sidewall spacers, and STI regions, in accordance with one embodiment of the present invention.
FIG. 7A shows a section of an exemplary logic inverter with a local interconnect layer covering the underlying elements shown in FIG. 6A, in accordance with one embodiment of the present invention.
FIG. 7B is a cross-section view of a section of an exemplary logic inverter with a local interconnect layer covering the underlying elements shown in FIG. 6B, in accordance with one embodiment of the present invention.
FIG. 8A illustrates formation of silicide through annealing of the local interconnect layer, in accordance with one embodiment of the present invention.
FIG. 8B illustrates depositing a hard mask layer on top of the local interconnect layer over the substrate, in accordance with one embodiment of the present invention.
FIG. 9A illustrates a polymer layer covering the elements of FIG. 8B, in accordance with one embodiment of the present invention.
FIG. 9B illustrates a cross section view of the substrate in which the polymer layer is partially removed through plasma etch, in accordance with one embodiment of the present invention.
FIG. 9C illustrates a plan view of the substrate in which the polymer layer is etched back to approximately the top of the gate electrodes, in accordance with one embodiment of the present invention.
FIG. 10A illustrates a plan view of the exemplary logic inverter after a wet etch to remove the polymer from the dielectric spacers, in accordance with one embodiment of the present invention.
FIG. 10B illustrates a cross-section view of the exemplary logic inverter after removal of the polymer covering the dielectric spacers, in accordance with one embodiment of the present invention.
FIG. 11A illustrates a cross section view of the exemplary logic inverter after etching the local interconnect layer and the hard mask layer from the gate electrodes and dielectric spacers, in accordance with one embodiment of the present invention.
FIG. 11B illustrates a cross section view of the exemplary logic inverter after selective etch of the remaining polymer layer and hard mask layer, in accordance with one embodiment of the present invention.
FIG. 12 illustrates a plan view of the exemplary logic inverter after selective etch of the remaining polymer layer and hard mask layer, in accordance with one embodiment of the present invention.
FIG. 13 illustrates a plan view of the exemplary logic inverter after masking portions of the local interconnect layer to protect the local interconnect layer at desired places, in accordance with one embodiment of the present invention.
FIG. 14 illustrates a plan view of the exemplary logic inverter showing remaining regions of silicided and non-silicided local interconnect, in accordance with one embodiment of the present invention.
FIG. 15 illustrates a plan view of an exemplary logic inverter as in FIG. 14, with contacts and metal lines added to shown a functional interconnection, in accordance with one embodiment of the present invention.
FIG. 16 illustrates a plan view of an exemplary logic inverter showing the self-aligned local interconnect in a gap of a gate line, in accordance with one embodiment of the present invention.
FIGS. 17A-17D illustrate cross-sectional views of an exemplary logic inverter, which uses the local interconnect metal to make connections to a gate, in accordance with one embodiment of the present invention.
FIG. 18 illustrates a plan view of an exemplary logic inverter showing the self-aligned local interconnect in a gap of a gate line and making connection to a gate upon “climbing” a spacer, in accordance with one embodiment of the present invention.



DETAILED DESCRIPTION
Embodiments of an invention for methods and processes for designing, layout-out, making, fabricating and implementing “self-aligned local interconnects” in integrated circuits, are disclosed. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. In one embodiment, a process of fabricating self-aligned local interconnects is provided. In other embodiments, method and layout techniques are disclosed, which illustrate ways of using the self-aligned local interconnects. The benefits and advantages of using these self-aligned local interconnects are also outlined below, with specific reference to a particular logic cell. However, it should be understood that the example logic cell is not limiting on the use of local interconnects that are self-aligned. The use of self-aligned local interconnects can be extended to any circuit layout, logic device, logic cell, logic primitive, interconnect structure, design mask, etc. Therefore, in the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.
The self-aligned local interconnects have numerous applications in the fabrication of integrated circuits. The self-aligning of the local interconnects in integrated circuits eliminates lithography error margins and resulting device loss, as even a minor misalignment of a local interconnect on the integrated circuit may cause an electric short and/or render the device inoperable.
Furthermore, self-aligned local interconnects may be used for various other purposes. One such purpose is to use the self-aligned local interconnects to move away metal contacts from the diffusion regions of transistors.
Additionally, the process of fabricating “self-aligned” local interconnects in integrated circuits is advantageous over other techniques, which require precise aligning through lithography processes. As is known, as feature sizes continue to shrink, the ability to accurately align masks has not kept pace. Additionally, interference patterns from neighboring shapes can create constructive or destructive interference. In the case of constructive interference, unwanted shapes may be inadvertently created. In the case of destructive interference, desired shapes may be inadvertently removed. In either case, a particular shape is printed in a different manner than intended, possibly causing a device failure. Correction methodologies, such as optical proximity correction (OPC), attempt to predict the impact from neighboring shapes and modify the mask such that the printed shape is fabricated as desired. As noted, however, the quality of the light interaction prediction is declining as process geometries shrink and as the light interactions become more complex.
With this overview in mind, the following figures will illustrate example structures, fabrication steps, layout geometries, masks, and interconnect layouts. All of which can be presented in either a layout, masks, computer files having mask definitions, and resulting layers on a semiconductor substrate. Consequently, it should be understood that the fabrication processes described below are only exemplary, and some steps may be omitted or replaced by other steps, so long as the spirit and definition of a “self-aligned” local interconnect line is maintained.
In one embodiment, the methods and structures of the present invention take advantage of a consistent feature orientation, which defines a canvas of substantially uniform feature orientations. In a canvas, a number of diffusion regions are defined within the substrate to define active regions for transistor devices. The canvas also includes a number of linear gate electrode segments oriented in a common direction over the substrate. Some of the linear gate electrode segments are disposed over a diffusion region. Each of the linear gate electrode segments that is disposed over a diffusion region includes a necessary active portion defined over the diffusion region and a uniformity extending portion defined to extend over the substrate beyond the diffusion region. Additionally, the linear gate electrode segments are defined to have variable lengths to enable logic gate functionality. The canvas further includes a number of linear conductor segments disposed within a level over the gate electrode segments, so as to cross the common direction of the gate electrode segments in a substantially perpendicular direction. The number of linear conductor segments is defined to minimize an end-to-end spacing between adjacent linear conductor segments within a common line over the substrate.
In describing the figures and explaining the embodiments, various details of the fabrication process that are well known in the art, have been left out for providing clarity and focus on the embodiments being described. Furthermore, many terms related with the fabrication process are not described in detail because these terms are well known in the art.
I. Overview of Canvas Design Implementing Consistent Relative Feature Orientation
FIG. 1 is an illustration showing a generalized stack of layers used to define a dynamic array architecture, in accordance with one embodiment of the present invention. It should be appreciated that the generalized stack of layers used to define the dynamic array architecture, as described with respect to FIG. 1, is not intended to represent an exhaustive description of the CMOS manufacturing process. However, the dynamic array is to be built in accordance with standard CMOS manufacturing processes. Generally speaking, the dynamic array architecture includes both the definition of the underlying structure of the dynamic array and the techniques for assembling the dynamic array for optimization of area utilization and manufacturability. Thus, the dynamic array is designed to optimize semiconductor manufacturing capabilities.
With regard to the definition of the underlying structure of the dynamic array, the dynamic array is built-up in a layered manner upon a base substrate (e.g. semiconductor wafer) 201, e.g., upon a silicon substrate, or silicon-on-insulator (SOI) substrate. Diffusion regions 203 are defined in the base substrate 201. The diffusion regions 203 are generally separated by the isolation regions or Shallow Trench Isolation (STI) regions. The diffusion regions 203 represent selected regions of the base substrate 201 within which impurities are introduced for the purpose of modifying the electrical properties of the base substrate 201. Above the diffusion regions 203, diffusion contacts 205 are defined to enable connection between the diffusion regions 203 and conductor lines. For example, the diffusion contacts 205 are defined to enable connection between source and drain diffusion regions 203 and their respective conductor nets. Also, gate electrode features 207 are defined above the diffusion regions 203 to form transistor gates. Gate electrode contacts 209 are defined to enable connection between the gate electrode features 207 and conductor lines. For example, the gate electrode contacts 209 are defined to enable connection between transistor gates and their respective conductor nets.
Interconnect layers are defined above the diffusion contact 205 layer and the gate electrode contact layer 209. The interconnect layers include a first metal (metal 1) layer 211, a first via (via 1) layer 213, a second metal (metal 2) layer 215, a second via (via 2) layer 217, a third metal (metal 3) layer 219, a third via (via 3) layer 221, and a fourth metal (metal 4) layer 223. The metal and via layers enable definition of the desired circuit connectivity. For example, the metal and via layers enable electrical connection of the various diffusion contacts 205 and gate electrode contacts 209 such that the logic function of the circuitry is realized. It should be appreciated that the dynamic array architecture is not limited to a specific number of interconnect layers, i.e., metal and via layers. In one embodiment, the dynamic array may include additional interconnect layers 225, beyond the fourth metal (metal 4) layer 223. Alternatively, in another embodiment, the dynamic array may include less than four metal layers.
The dynamic array is defined such that layers (other than the diffusion region layer 203) are restricted with regard to layout feature shapes that can be defined therein. Specifically, in each layer other than the diffusion region layer 203, substantially linear-shaped layout features are allowed. A linear-shaped layout feature in a given layer is characterized as having a consistent vertical cross-section shape and extending in a single direction over the substrate. Some minor perpendicular extrusions would be allowed, however, if contacts need to be made to some lines, but these minor perpendicular extrusions should not constitute a substantial change in direction. Thus, the linear-shaped layout features define structures that are one-dimensionally varying. The diffusion regions 203 are not required to be one-dimensionally varying, although they are allowed to be if necessary. Specifically, the diffusion regions 203 within the substrate can be defined to have any two-dimensionally varying shape with respect to a plane coincident with a top surface of the substrate. In one embodiment, the number of diffusion bend topologies is limited such that the interaction between the bend in diffusion and the conductive material, e.g., polysilicon, that forms the gate electrode of the transistor is predictable and can be accurately modeled. The linear-shaped layout features in a given layer are positioned to be parallel with respect to each other. Thus, the linear-shaped layout features in a given layer extend in a common direction over the substrate and parallel with the substrate.
In one embodiment, the underlying layout methodology of the dynamic array may (but does not have to) use constructive light interference of light waves in the lithographic process to reinforce exposure of neighboring shapes in a given layer. Therefore, the spacing of the parallel, linear-shaped layout features in a given layer is designed around the constructive light interference of the standing light waves such that lithographic correction (e.g., OPC/RET) is minimized or eliminated. Thus, in contrast to conventional OPC/RET-based lithographic processes, the dynamic array defined herein exploits the light interaction between neighboring features, rather than attempting to compensate for the light interaction between neighboring features.
Because the standing light wave for a given linear-shaped layout feature can be accurately modeled, it is possible to predict how the standing light waves associated with the neighboring linear-shaped layout features disposed in parallel in a given layer will interact. Therefore, it is possible to predict how the standing light wave used to expose one linear-shaped feature will contribute to the exposure of its neighboring linear-shaped features. Prediction of the light interaction between neighboring linear-shaped features enables the identification of an optimum feature-to-feature spacing such that light used to render a given shape will reinforce its neighboring shapes. The feature-to-feature spacing in a given layer is defined as the feature pitch, wherein the pitch is the center-to-center separation distance between adjacent linear-shaped features in a given layer.
In one embodiment, to provide the desired exposure reinforcement between neighboring features, the linear-shaped layout features in a given layer are spaced such that constructive and destructive interference of the light from neighboring features will be optimized to produce the best rendering of all features in the neighborhood. The feature-to-feature spacing in a given layer is proportional to the wavelength of the light used to expose the features. The light used to expose each feature within about a five light wavelength distance from a given feature will serve to enhance the exposure of the given feature to some extent. The exploitation of constructive interference of the light waves used to expose neighboring features enables the manufacturing equipment capability to be maximized and not be limited by concerns regarding light interactions during the lithography process.
As discussed above, the dynamic array incorporates a restricted topology in which the features within each layer (other than diffusion) are required to be substantially linear in shape, and are oriented in a parallel manner to traverse over the substrate in a common direction. With the restricted topology of the dynamic array, the light interaction in the photolithography process can be optimized such that an accurate transfer of the layout onto the resist is achieved.
FIG. 2A is an illustration showing an exemplary base grid to be projected onto the dynamic array to facilitate definition of the restricted topology, in accordance with one embodiment of the present invention. The base grid can be used to facilitate parallel placement of the linear-shaped features in each layer of the dynamic array at the appropriate optimized pitch. Although not physically defined as part of the dynamic array, the base grid can be considered as a projection on each layer of the dynamic array. Also, it should be understood that the base grid is projected in a substantially consistent manner with respect to position on each layer of the dynamic array, thus facilitating accurate feature stacking and alignment.
In the exemplary embodiment of FIG. 2A, the base grid is defined as a rectangular grid, i.e., Cartesian grid, in accordance with a first reference direction (x) and a second reference direction (y). The gridpoint-to-gridpoint spacing in the first and second reference directions can be defined as necessary to enable definition of the linear-shaped features at the optimized feature-to-feature spacing. Also, the gridpoint spacing in the first reference direction (x) can be different than the gridpoint spacing in the second reference direction (y). In one embodiment, a single base grid is projected across the entire die to enable location of the various linear-shaped features in each layer across the entire die. However, in other embodiments, separate base grids can be projected across separate regions of the die to support different feature-to-feature spacing requirements within the separate regions of the die. FIG. 2B is an illustration showing separate base grids projected across separate regions of the die, in accordance with an exemplary embodiment of the present invention.
The layout architecture of the dynamic array follows the base grid pattern. Thus, it is possible to use grid points to represent where changes in direction occur in diffusion, wherein gate electrode and metal linear-shaped features are placed, where contacts are placed, where opens are in the linear-shaped gate electrode and metal features, etc. The pitch of the gridpoints, i.e., the gridpoint-to-gridpoint spacing, should be set for a given feature line width, such that exposure of neighboring linear-shaped features of the given feature line width will reinforce each other, wherein the linear-shaped features are centered on gridpoints. With reference to the dynamic array stack of FIG. 1 and the exemplary base grid of FIG. 2A, in one embodiment, the gridpoint spacing in the first reference direction (x) is set by the required gate electrode pitch. In this same embodiment, the gridpoint pitch in the second reference direction (y) is set by the metal 1 pitch. For example, in a 90 nm logic process technology, the gridpoint pitch in the second reference direction (y) is about 0.24 micron. In one embodiment, metal 1 and metal 2 layers will have a common spacing and pitch. A different spacing and pitch may be used above the metal 2 layer.
The various layers of the dynamic array are defined such that the linear-shaped features in adjacent layers extend in a crosswise manner with respect to each other. For example, the linear-shaped features of adjacent layers may extend orthogonally, i.e., perpendicularly with respect to each other. Also, the linear-shaped features of one layer may extend across the linear-shaped features of an adjacent layer at an angle, e.g., at about 45 degrees. For example, in one embodiment the linear-shaped feature of one layer extend in the first reference direction (x) and the linear-shaped features of the adjacent layer extend diagonally with respect to the first (x) and second (y) reference directions. It should be appreciated that to route a design in the dynamic array having the linear-shaped features positioned in the crosswise manner in adjacent layers, opens can be defined in the linear-shaped features, and contacts and vias can be defined as necessary.
The dynamic array minimizes the use of bends (or substantial changes in direction) in layout shapes to eliminate unpredictable lithographic interactions. Specifically, prior to OPC or other RET processing, the dynamic array allows bends in the diffusion layer to enable control of device sizes, but does not allow substantial bends (or substantial changes in direction) in layers above the diffusion layer.
An exemplary buildup of dynamic array layers from diffusion through metal 2 are described with respect to FIGS. 3 and 4A. It should be appreciated that the dynamic array described with respect to FIGS. 3 through 4A is provided by way of example only, and is not intended to convey limitations of the dynamic array architecture. The dynamic array can be used in accordance with the principles presented herein to define essentially any integrated circuit design, any logic cell, a base cell, an architecture, or design layouts. Designs can be on physical chips, wafers, substrates or drawn on paper, film, or stored in files. If stored in files, the files can be stored on any computer readable device. The computer readable device can be stored on a local computer, on a networked computer and the files can be transferred, shared or used over the Internet or local network.
FIG. 3 shows a diffusion layer layout of an exemplary dynamic array, in accordance with one embodiment of the present invention. The diffusion layer of FIG. 3 shows a p-diffusion region 401 and an n-diffusion region 403. While the diffusion regions are defined according to the underlying base grid, the diffusion regions are not subject to the linear-shaped feature restrictions associated with the layers above the diffusion layer. However, it is noted that the implant layouts are simpler than in prior art designs, which would otherwise require more shape extension and bends. As shown, n+ implant regions (412) and p+ implant regions (414) are defined as rectangles on the (x), (y) grid with no extraneous jogs or notches. This style permits use of larger implant regions, reduces need for OPC/RET, and enables use of lower resolution and lower cost lithographic systems, e.g., i-line illumination at 365 nm.
FIG. 4A is an illustration showing a gate electrode layer above and adjacent to the diffusion layer of FIG. 3, in accordance with one embodiment of the present invention. As those skilled in the CMOS art will appreciate, the gate electrode features 501 define the transistor gates. The gate electrode features 501 are defined as linear shaped features extending in a parallel relationship across the dynamic array in the second reference direction (y). In one embodiment, the gate electrode features 501 are defined to have a common width. However, in another embodiment, one or more of the gate electrode features can be defined to have a different width. The pitch (center-to-center spacing) of the gate electrode features 501 is minimized while ensuring optimization of lithographic reinforcement, i.e., resonant imaging, provided by neighboring gate electrode features 501. For discussion purposes, gate electrode features 501 extending across the dynamic array in a given line are referred to as a gate electrode track.
The gate electrode features 501 form n-channel and p-channel transistors as they cross the diffusion regions 403 and 401, respectively. Optimal gate electrode feature 501 printing is achieved by drawing gate electrode features 501 at every grid location, even though no diffusion region may be present at some grid locations. Also, long continuous gate electrode features 501 tend to improve line end shortening effects at the ends of gate electrode features within the interior of the dynamic array. Additionally, gate electrode printing is significantly improved when substantially all bends are removed from the gate electrode features 501.
Each of the gate electrode tracks may be interrupted, i.e., broken, any number of times in linearly traversing across the dynamic array in order to provide required electrical connectivity for a particular logic function to be implemented. When a given gate electrode track is required to be interrupted, the separation between ends of the gate electrode track segments at the point of interruption is minimized to the extent possible taking into consideration the manufacturing capability and electrical effects. In one embodiment, optimal manufacturability is achieved when a common end-to-end spacing is used between features within a particular layer.
As described in U.S. patent application Ser. No. 11/683,402, which is incorporated by reference herein, FIG. 4B is an illustration showing a gate electrode layer and a diffusion contact layer above and adjacent to the diffusion layer of FIG. 4A, in accordance with one embodiment of the present invention. As those skilled in the CMOS arts will appreciate, the gate electrode features 501 define the transistor gates. The gate electrode features 501 are defined as linear shaped features extending in a parallel relationship across the dynamic array in the second reference direction (y). In one embodiment, the gate electrode features 501 are defined to have a common width. However, in another embodiment, one or more of the gate electrode features can be defined to have a different width. For example, FIG. 4B shows a gate electrode features 501A that has a larger width relative to the other gate electrode features 501. The pitch (center-to-center spacing) of the gate electrode features 501 is minimized while ensuring optimization of lithographic reinforcement, i.e., resonant imaging, provided by neighboring gate electrode features 501. For discussion purposes, gate electrode features 501 extending across the dynamic array in a given line are referred to as a gate electrode track.
The gate electrode features 501 form n-channel and p-channel transistors as they cross the diffusion regions 403 and 401, respectively. Optimal gate electrode feature 501 printing is achieved by drawing gate electrode features 501 at every grid location, even though no diffusion region may be present at some grid locations. Also, long continuous gate electrode features 501 tend to improve line end shortening effects at the ends of gate electrode features within the interior of the dynamic array. Additionally, gate electrode printing is significantly improved when all bends are removed from the gate electrode features 501.
Each of the gate electrode tracks may be interrupted, i.e., broken, any number of times in linearly traversing across the dynamic array in order to provide required electrical connectivity for a particular logic function to be implemented. When a given gate electrode track is required to be interrupted, the separation between ends of the gate electrode track segments at the point of interruption is minimized to the extent possible taking into consideration the manufacturing capability and electrical effects. In one embodiment, optimal manufacturability is achieved when a common end-to-end spacing is used between features within a particular layer.
Minimizing the separation between ends of the gate electrode track segments at the points of interruption serves to maximize the lithographic reinforcement, and uniformity thereof, provided from neighboring gate electrode tracks. Also, in one embodiment, if adjacent gate electrode tracks need to be interrupted, the interruptions of the adjacent gate electrode tracks are made such that the respective points of interruption are offset from each other so as to avoid, to the extent possible, an occurrence of neighboring points of interruption. More specifically, points of interruption within adjacent gate electrode tracks are respectively positioned such that a line of sight does not exist through the points of interruption, wherein the line of sight is considered to extend perpendicularly to the direction in which the gate electrode tracks extend over the substrate. Additionally, in one embodiment, the gate electrodes may extend through the boundaries at the top and bottom of the cells, i.e., the PMOS or NMOS cells. This embodiment would enable bridging of neighboring cells.
With further regard to FIG. 4B, diffusion contacts 503 are defined at each diffusion square 405 to enhance the printing of diffusion contacts via resonant imaging. The diffusion squares 405 are present around every diffusion contact 503 to enhance the printing of the power and ground connection polygons at the diffusion contacts 503.
The gate electrode features 501 and diffusion contacts 503 share a common grid spacing. More specifically, the gate electrode feature 501 placement is offset by one-half the grid spacing relative to the diffusion contacts 503. For example, if the gate electrode features 501 and diffusion contact 503 grid spacing is 0.36 μm, then the diffusion contacts are placed such that the x-coordinate of their center falls on an integer multiple of 0.36 μm, while the x-coordinate of the center of each gate electrode feature 501 minus 0.18 μm should be an integer multiple of 0.36 μm. In the present example, the x-coordinates are represented by the following:

    
    
        Diffusion contact center x-coordinate=I*0.36 μm, where I is the grid number;
        Gate electrode feature center x-coordinate=0.18 μm+I*0.36 μm, where I is the grid number.
    
    


The grid based system of the dynamic array ensures that all contacts (diffusion and gate electrode) will land on a horizontal grid that is equal to a multiple of one-half of the diffusion contact grid and a vertical grid that is set by the metal 1 pitch. In the example above, the gate electrode feature and diffusion contact grid is 0.36 μm. The diffusion contacts and gate electrode contacts will land on a horizontal grid that is a multiple of 0.18 μm. Also, the vertical grid for 90 nm process technologies is about 0.24 μm.
As described in U.S. patent application Ser. No. 11/683,402, which is incorporated by reference herein, FIG. 4C is an illustration showing a gate electrode contact layer defined above and adjacent to the gate electrode layer of FIG. 4B, in accordance with one embodiment of the present invention. In the gate electrode contact layer, gate electrode contacts 601 are drawn to enable connection of the gate electrode features 501 to the overlying metal conduction lines. In general, design rules will dictate the optimum placement of the gate electrode contacts 601. In one embodiment, the gate electrode contacts are drawn on top of the transistor endcap regions. This embodiment minimizes white space in the dynamic array when design rules specify long transistor endcaps. In some process technologies white space may be minimized by placing a number of gate electrode contacts for a cell in the center of the cell. Also, it should be appreciated that in the present invention, the gate electrode contact 601 is oversized in the direction perpendicular to the gate electrode feature 501 to ensure overlap between the gate electrode contact 601 and the gate electrode feature 501.
As described in U.S. patent application Ser. No. 11/683,402, which is incorporated by reference herein, FIG. 4D is an illustration showing a semiconductor chip structure 1400, in accordance with one embodiment of the present invention. The semiconductor chip structure 1400 represents an exemplary portion of a semiconductor chip, including a diffusion region 1401 having a number of conductive lines 1403A-1403G defined thereover. The diffusion region 1401 is defined in a substrate 1405, to define an active region for at least one transistor device. The diffusion region 1401 can be defined to cover an area of arbitrary shape relative to the substrate 1405 surface.
The conductive lines 1403A-1403G are arranged to extend over the substrate 1405 in a common direction 1407. It should also be appreciated that each of the number of conductive lines 1403A-1403G are restricted to extending over the diffusion region 1401 in the common direction 1407. In one embodiment, the conductive lines 1403A-1403G defined immediately over the substrate 1405 are polysilicon lines. In one embodiment, each of the conductive lines 1403A-1403G is defined to have essentially the same width 1409 in a direction perpendicular to the common direction 1407 of extension. In another embodiment, some of the conductive lines 1403A-1403G are defined to have different widths relative to the other conductive lines. However, regardless of the width of the conductive lines 1403A-1403G, each of the conductive lines 1403A-1403G is spaced apart from adjacent conductive lines according to essentially the same center-to-center pitch 1411.
As shown in FIG. 4D, some of the conductive lines (1403B-1403E) extend over the diffusion region 1401, and other conductive lines (1403A, 1403F, 1403G) extend over non-diffusion portions the substrate 1405. It should be appreciated that the conductive lines 1403A-1403G maintain their width 1409 and pitch 1411 regardless of whether they are defined over diffusion region 1401 or not. Also, it should be appreciated that the conductive lines 1403A-1403G maintain essentially the same length 1413 regardless of whether they are defined over diffusion region 1401 or not, thereby maximizing lithographic reinforcement between the conductive lines 1403A-1403G across the substrate. In this manner, some of the conductive lines, e.g., 1403D, defined over the diffusion region 1401 include a necessary active portion 1415, and one or more uniformity extending portions 1417.
It should be appreciated that the semiconductor chip structure 1400 represents a portion of the dynamic array described above with respect to FIGS. 1-4C. Therefore, it should be understood that the uniformity extending portions 1417 of the conductive lines (1403B-1403E) are present to provide lithographic reinforcement of neighboring conductive lines 1403A-1403G. Also, although they may not be required for circuit operation, each of conductive lines 1403A, 1403F, and 1403G are present to provide lithographic reinforcement of neighboring conductive lines 1403A-1403G.
The concept of the necessary active portion 1415 and the uniformity extending portions 1417 also applies to higher level interconnect layers. As previously described with regard to the dynamic array architecture, adjacent interconnect layers traverse over the substrate in transverse directions, e.g., perpendicular or diagonal directions, to enable routing/connectivity required by the logic device implemented within the dynamic array. As with the conductive lines 1403A-1403G, each of the conductive lines within an interconnect layer may include a required portion (necessary active portion) to enable required routing/connectivity, and a non-required portion (uniformity extending portion) to provide lithographic reinforcement to neighboring conductive lines. Also, as with the conductive lines 1403A-1403G, the conductive lines within an interconnect layer extend in a common direction over the substrate, have essentially the same width, and are spaced apart from each other according to an essentially constant pitch.
In one embodiment, conductive lines within an interconnect layer follow essentially the same ratio between line width and line spacing. For example, at 90 nm the metal 4 pitch is 280 nm with a line width and line spacing equal to 140 nm. Larger conductive lines can be printed on a larger line pitch if the line width is equal to the line spacing.
As described in U.S. patent application Ser. No. 11/683,402, which is incorporated by reference herein, FIG. 4E shows an example layout architecture defined in accordance with one embodiment of the present invention. The layout architecture follows a grid pattern and is based upon a horizontal grid and a vertical grid. The horizontal grid is set by the poly gate pitch. The vertical pitch is set by the metal 1/metal 3 pitch. All of the rectangular shapes should be centered on a grid point. The layout architecture minimizes the use of bends to eliminate unpredictable lithographic interactions. Bends are allowed on the diffusion layer to control transistor device sizes. Other layers should be rectangular in shape and fixed in one dimension.
II. Logic Cell Design Using Self-Aligned Local Interconnects on Canvas
FIG. 5A illustrates a circuit representation of the exemplary logic inverter. However, as noted above, the logic inerter is only being shown and discussed to convey the process of making the self-aligned local interconnects, which can be implemented any other primitive, cell, logic device, or process methodology. As shown, the PMOS transistor 110 and the NMOS transistor 112 are coupled to make a logic inverter. The source of the PMOS transistor 110 is connected to Vdd 118 and the drain of the PMOS transistor 112 is connected to the drain of the NMOS transistor 112. The source of the NMOS transistor 112 is connected to the ground (Vss) 120. A common input 116 is provided to the transistors and the output 114 is provided at the connection of the drain of the PMOS transistor 110 and the drain of the NMOS transistor 112. Again, the inverter logic is used as an example to provide an understanding of the embodiments of the present invention. A person skilled in the art, however, would appreciate that the embodiments may also be employed in the fabrication of any other types of logic cells, devices, and integrated circuits.
FIG. 5B illustrates a plan view of an exemplary logic inverter having self-aligned local interconnects 58/60 to connect P 64 and N 68 diffusion regions to Vdd 50 and Vss 54, respectively. A self-aligned local interconnect 62 is also being used to connect the drain of the PMOS transistor to the drain of the NMOS transistor. In one embodiment, all self-aligned local interconnects in an integrated circuit run parallel to the gate electrode channels on the substrate. One of many advantages of laying the local interconnects in one direction is that the local interconnect layer can replace one metal layer that would otherwise be needed to make the connections that are being made using the self-aligned local interconnects. Metal 1 lines 50, 72, 70, and 54 are aligned in one direction that is perpendicular to the gate electrode line 74. The alignment of metal lines can be different in other embodiments.
Still referring to FIG. 5B, there are numerous advantages of employing the self-aligned local interconnects. In one example, the self-aligned local interconnect 58 connecting P diffusion region 64 to Vdd line 50 eliminates the need of fabricating an L shaped diffusion region extending towards the Vdd line 50. In some designs, the self-aligned local interconnect 58 eliminates the need for a metal strap to connect the diffusion region 64 to the Vdd line 50. Elimination of the metal strap and associated contact increases device performance and reduces device size. Performance is increased because a metal strap connecting to the diffusion regions would require one or more contacts, which interferes with beneficial straining of silicon. Thus, reducing metal contacts to the diffusion regions, unless necessary for some design configurations, will boost device performance.
FIG. 6A illustrates a plan view of a partially fabricated integrated circuit showing a P diffusion region 64 and a N diffusion region 68 and a gate electrode line 74 over the P diffusion region 64 and the N diffusion region 68. In this partial view example, the other gate electrode lines 74a, 74b are laid over shallow trench isolation (STI) regions. The gate electrodes 74, 74a, 74b include dielectric spacers (or gate sidewall spacers) on both sides.
Although not shown for ease of discussion, the ends of the gate electrodes may also have dielectric spacers. Since, by design, the gate electrode lines are uniformly placed on the substrates, some of the gate electrode lines are formed over the STI regions. Thus, gates formed over the STI are inactive gates. An active gate is formed when a gate electrode is placed over a diffusion region, and a transistor can be defined. In one embodiment, the partially fabricated integrated circuit is fabricated using a standard CMOS fabrication process.
FIG. 6B illustrates a cross-section of a partially fabricated integrated circuit of FIG. 6A. It should be understood that the figures are not meant to provide an exact representation of dimensions or exact relative dimensions. On the other hand, the figures should be understood to generally convey the placement of features, layers and the example sequence of processing. Additionally, it should be understood that some sequence steps are not pictorially illustrated, as they are known to those skilled in the art, and not important to the process and sequence flows illustrated herein.
With this in mind, the partially fabricated integrated circuit, is formed over a silicon wafer, and includes a well 182 and shallow trench isolation (STI) regions 180, to provide isolation between adjacent active devices in the integrated circuit. The well 182 includes diffusion regions 184 and a gate electrode 74. The gate electrodes include dielectric spacers (also known as sidewall spacers) 230 formed along the sides of the gate electrode lines. As discussed above, to optimize the design, the gate electrodes (or lines) are fabricated in a parallel orientation, relative to each other. As described herein, therefore, “channels” are defined between the respective gate electrodes. The spacing between two adjacent gate electrode channels is therefore dictated by the regular spacing of the gate electrode lines. As will be discussed in more detail below, the resulting self-aligned local interconnects will reside in the channels between adjacent gate electrodes (or beside a gate electrode if no neighboring gate electrode is present). Because they will predominantly remain in the channels, the self-aligned local interconnects will be self-aligning.
In FIGS. 7A and 7B, a local interconnect layer 196 is formed over the diffusion regions 184, the gate electrodes 74, 74a, 74b, and the spacers. By way of example, formation of the local interconnect layer 196 can be through a metal deposition process. For ease of visualizing, the local interconnect layer 196 is shown in FIG. 7A as a semi-transparent layer. The cross-section of FIG. 7B shows the local interconnect layer 196 deposited over the features of FIG. 6B.
In one embodiment, the local interconnect layer 196 is generally metallic. In a more specific embodiment, the metal may be predominantly nickel (Ni). In other embodiments, the metal can be titanium, platinum, or cobalt. In yet another embodiment, a combination of nickel and platinum can be used. Preferably, the purity of the metal used in the local interconnect layer should comply with the industry standard metals. In one embodiment, the local interconnect layer is deposited using physical vapor deposition (PVD) technique. In other embodiments, the deposition of the local interconnect layer may be done through chemical vapor deposition (CVD) or atomic layer deposition (ALD).
After depositing the interconnect layer 196, the metal of the interconnect layer is reacted with the underlying silicon and if present in the gate electrode, polysilicon. In one example, the reaction is facilitated through a thermal processing step. The reaction can be carried out under a number of process conditions, but as an example, the temperature can be in a range of between about 200 to 400 degree Celsius, and run for a time in a range of about 5 to about 60 seconds for a nickel layer; higher temperatures may be used for other metals. In another example, the temperature can be set to about 300 degrees Celsius, and processed for about 30 seconds. The reaction step is generally performed in a chamber that uses nitrogen or other inert gases.
As shown in FIG. 8A, as a result of the reaction process, silicide 196′ is formed over the exposed silicon areas. Thus, the silicidation (i.e. formation of silicide 196′) occurs over the exposed silicon substrate portion and exposed polysilicon gate if present. As is known, silicide 196′ provides good conduction even if the layer is thin. Portions of the local interconnect layer 196 metal not touching silicon will, of course, remain as a metal after the reaction process. In the drawings, FIG. 8A shows the silicide 196′ as shaded, in contrast to the metal of the local interconnect layer 196 which did not react.
FIG. 8B illustrates the result after a hard mask layer 199 is deposited over the local interconnect layer 196. In one embodiment, the hard mask layer 199 is an oxide (e.g., SiO2, etc.). In another embodiment, the hard mask layer 199 is a nitride (e.g., silicon nitride, etc.). In yet another embodiment, the hard mask layer 199 is an amorphous carbon (APF). The hard mask layer 199 can be formed in a number of ways, and one such exemplary way is by employing one of a CVD, ALD, or PECVD process. The hard mask layer 199, in this embodiment, is used to protect the local interconnect layer 196 during subsequent removal steps, which remove portions of the local interconnect layer 196 where no conductive connection is needed.
FIG. 9A shows the cross-section of FIG. 8B after a polymer layer 210 is formed over the hard mask layer 199, in accordance with one embodiment of the present invention. The polymer layer 210 can be applied in a number of ways know in the art. In one example, the polymer layer 210 is preferably spin coated over the surface of the hard mask layer 199. In another embodiment, the polymer layer 210 can be photoresist material, either positive or negative, depending on the desired development process. Other types of photoresist can include, for example, unsensitized photoresists, polymethyl methacrylate resists (PMMA), etc. Once applied, the polymer layer 210 is partially and evenly removed until the hard mask layer 199 is exposed, as shown in FIG. 9B. The removal is preferably performed using a plasma etching operation. One example etching process can take place in an oxygen plasma. The etching process, in this step, is preferably anisotropic in nature, so as to achieve a substantially even removal profile down to the first exposed hard mask layer 199. Standard end-point detection techniques may be used to determine when to stop the etch operation illustrated in FIG. 9B. FIG. 9C is a plan view, showing the exposed hard mask layer 199 and the remaining polymer layer 210. At this stage, the gate sidewall spacers (i.e. dielectric spacers) 230 are also still covered by the polymer layer 210.
It should be noted that another advantage of placing the gate electrode lines at a uniform regular spacing is that the polymer layer 210 is defined uniformly, having a substantially equal thickness. Without such uniform spacing, the polymer layer 210 could exhibit variations in thickness, which would not be desired. For example, if the thickness of the polymer layer 210 is not substantially uniform over the substrate, some gate electrodes with relatively less polymer material cover may be exposed first, causing possible over etching of the hard mask over certain gates.
Once the hard mask layer 199, over the top of the gate electrodes 74, 74a, 74b is exposed, an isotropic etch is performed. The isotropic etching is designed to remove lateral parts 238 of the polymer layer 210, such as the polymer layer 210 on the gate electrode dielectric spacers 230. As illustrated in FIGS. 10A and 10B, after this isotropic etch is complete, the polymer layer 210 should remains in the form of strips between the gate electrodes 74, 74a, 74b, offset and self-aligned to the gate dielectric spacers 230. Thus, the polymer layer 210 will remain everywhere on the substrate except on the gate electrode lines 74, 74a, 74b and the gate dielectric spacers 230.
FIG. 11A illustrates a cross-section of the substrate after the hard mask layer 199, which is not covered by the polymer layer 210, is removed. Depending on the material of the chosen hard mask, the removal can be performed using a number of known wet or dry etching processes. In one embodiment, once the exposed hard mask layer 199 is removed, the etching can continue so as to remove part of the local interconnect layer 196 material from over the dielectric spacers 230. Removal of this part of the local interconnect layer 196 will provide for a slight separation between the local interconnect layer 196/silicide 196′ and the dielectric spacers 230. At this point, the remaining local interconnect layer 196 material, silicide 196′ material and hard mask layer 199, as covered by the polymer layer 210, will run in channels between and aligned by the dielectric spacers 230.
FIG. 11B illustrates a cross-section of the substrate after another selective etching operation is performed to remove the polymer layer 210 and the hard mask layer 199, from above the local interconnect layer 196 (including silicide portions 196′). As can be seen, the local interconnect layer 196 material and the silicide portions 196′ will be self-aligned between the dielectric spacers 230. FIG. 12 shows a plan view of substrate in FIG. 11B. As shown, the local interconnect layer 196 runs in the channels between the gate dielectric spacers 230. As noted above, as a result of the etching, the self-aligned local interconnect layer 196 is also spaced a distance 231 apart from dielectric spacers 230. FIG. 12 also illustrates the P 64 and N 68 diffusion regions (both these regions are illustrated in the cross-section illustrations as diffusion region 184).
FIG. 13 illustrates a patterning operation that will facilitate etching, in accordance with one embodiment of the present invention. In one embodiment, a photoresist can be spin coated and then exposed using standard photolithography, to define mask 300. The mask 300, as shown, is defined to cover portions of the local interconnect layer 196 that is to remain after an etching operation is performed. The reacted material that forms the silicide 196′, over the exposed silicon or polysilicon if present, will also remain after the etch, even though it is not covered by the mask 300. In one embodiment, the mask 300 can be easily defined without tight layout constraints, as the mask 300 can be defined to loosely lie over the gate electrodes 74, 74a, 74b. 
It should be appreciated that tight layout constraints are not needed, as the local interconnect layer 196 material only lies in the channels, and has already been self-aligned between the dielectric spacers 230. Again, the silicide 196′ material, will however remain after the etching that is employed to remove the unprotected portions of the local interconnect layer 196. Electrically, the local interconnect layer 196 and the silicide 196′ material will define a conductive link or connection or conductive line, similar to a regular interconnect metallization line.
FIG. 14 illustrates a plan view of the substrate after the etching and subsequent removal of the mask 300. As shown, the local interconnect layer 196 will remain in the channels, where the mask 300 protected the material, thus forming true self-aligned local interconnect features. The local interconnect layer 196 that remains, therefore, will functionally complete any interconnection desired within the channel defined between the dielectric spacers 230. After removal of the mask 300, an annealing operation can be performed. The annealing could be, for example, a rapid thermal annealing (RTA) process, that is operated at approximately 450 degrees Celsius, for approximately 30 seconds for nickel.
Referring back to FIG. 5B, metal 1 lines can be fabricated perpendicular to the gate electrode lines 74, 74a, 74b, as shown in FIG. 15. Furthermore, contacts are formed at desired places, to provide electrical conduction between various layers, that is necessary to form the exemplary logic circuit.
In one embodiment, the metal-1 tracks 702 can be fabricated closer to each other, which may enable easier routing and desired connections. Of course, the pitch between lines will depend on the manufacturing capability, the particular circuit, layout, and layout constraints for the type of design and/or circuit. As the self-aligned local interconnects 196 are aligned perpendicular to metal-1 tracks 702, a greater degree of freedom in term of space is available for defining/selecting a contact between the self-aligned local interconnects 196 and selected metal-1 tracks. Therefore, besides the previously discussed advantages of the self-aligned local interconnects, the self-aligned local interconnects also help to provide more freedom in routing metal tracks in levels above, which in turn provide for flexibility in design and fabrication.
FIG. 16 illustrates an exemplary inverter logic cell, which is fabricated using the self-aligned local interconnects of the present invention. The circuit is similar to the one illustrated in FIG. 5A, except that the gate electrode line 74a is broken into two sections, to provide a gate electrode gap 703. It may be noted that only one gap is shown for the ease of illustration only. In other embodiments, one or more gate electrode lines can have one or more gate electrode gaps. In one embodiment, the gate electrode gap 703 can be used to fabricate the self-aligned local interconnects that are aligned perpendicular to the gate electrode line 74a. The self-aligned local interconnects in these gate electrode gaps 703 can be used to connect two or more devices or two self-aligned local interconnects that are parallel to the gate electrode line 74a. The self-aligned local interconnects in the gate electrode gaps 703 can also ease metal track routing and eliminate the need for some of the metal-1 tracks.
FIG. 17A-17D illustrate process operations used to fabricate a connection using the local interconnect layer 196, to make contact to a gate electrode 74, in accordance with another embodiment of the present invention. For ease of understanding, reference is made to a cross-section 400, which is also shown in FIG. 18. FIG. 17A represents a stage in processing that is similar to that described up to FIG. 10B. However, a mask 404 is also formed over a region 402, which lies substantially over the sidewall of the spacer 230 of gate electrode 74. The exact sizing is not particularly important, so long as protection is provided over the material that lies along the spacer 230. This protects the local interconnect material 196 in this region from later etching. The mask 404 can be defined from either hard masks or photoresist masks, depending on the chosen fabrication process.
FIG. 17B shows the processing after an etching operation is used to remove the exposed hard mask layer 199. As shown, the exposed hard mask layer 199 and local interconnect layer 196 is removed, similar to the process of FIG. 11A. Now, the mask 404, the polymer layer 210, and the hard mask 199 is removed, leaving the local interconnect layer 196, as shown in FIG. 17C. FIG. 17C also shows a mask 300′ that is used to protect the local interconnect layer 196 in places where it is intended to remain. The mask 300′ is shown protecting up to and over to the local interconnect layer 196 in region 402. Thus, because the mask 404 was used, the local interconnect layer 106 will remain on the side wall of the spacer 230, thus allowing the resulting connection of the local interconnect layer 196 to the silicide 196′ material of the gate electrode 74. As a result, the connection is made at the level of the substrate, without the need for upper metal levels and contacts, for making a connection to the gate electrode 74.
FIG. 18 shows an example use of a local interconnect layer 196, which climbs the dielectric spacer 230 to make a connection to the gate electrode 74 in Region 402. In this example, the local interconnect layer 196 (which goes over the spacer 230), makes electrical connection to the gate electrode 74. It should be understood, however, that the structures and methods used to form the connections that climb up the spacers 230 can be used in many different designs, circuits, cells, and logic interconnections.
Methods, designs, layouts, and structures have been disclosed, which define ways of using the self-aligned local interconnects. It should be kept in mind that the benefits and advantages of using these self-aligned local interconnects are not tied to any particular circuit, cell or logic. To the contrary, the disclosure of these self-aligned local interconnect methodologies and structures can be extended to any circuit layout, logic device, logic cell, logic primitive, interconnect structure, design mask, etc. And, the resulting layout, design, configuration or data used to define the self-aligned local interconnects (in any part or region of a chip, larger overall system or implementation), can be stored electronically on a file. The file can be stored on a computer readable media, and the computer readable media can be shared, transferred or communicated over a network, such as the Internet.
Therefore, with the above embodiments in mind, it should be understood that the invention may employ other variations in the fabrication process, fabrication steps, sequence of the fabrication steps, chemical used in the fabrication, processes used in the fabrication, configurations and relative positions of the various components. While this invention has been described in terms of several preferable embodiments, it will be appreciated that those skilled in the art upon reading the specifications and studying the drawings will realize various alternation, additions, permutations and equivalents thereof. It is therefore intended that the present invention includes all such alterations, additions, permutations, and equivalents as fall within the true spirit and scope of the invention.

## Claims

1. An integrated circuit, comprising:
a first gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in a first direction and that has a lengthwise centerline oriented in the first direction, the substantially linear-shaped portion of the first gate electrode level conductive structure forming both a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type, the first transistor of the first transistor type including a first diffusion region of a first diffusion type and a second diffusion region of the first diffusion type, the first transistor of the second transistor type including a first diffusion region of a second diffusion type and a second diffusion region of the second diffusion type;
a second gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in the first direction and that has a lengthwise centerline oriented in the first direction, the second gate electrode level conductive structure positioned next to the first gate electrode level conductive structure such that the first diffusion region of the first diffusion type is located between the first gate electrode level conductive structure and the second gate electrode level conductive structure;
a third gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in the first direction and that has a lengthwise centerline oriented in the first direction, the third gate electrode level conductive structure positioned next to the first gate electrode level conductive structure such that the first diffusion region of the second diffusion type is located between the first gate electrode level conductive structure and the third gate electrode level conductive structure, the lengthwise centerline of the third gate electrode level conductive structure substantially aligned with the lengthwise centerline of the second gate electrode level conductive structure, the third gate electrode level conductive structure separated from the second gate electrode level conductive structure by a gap having an extent measured in the first direction between the third gate electrode level conductive structure and the second gate electrode level conductive structure; and
a local interconnect conductive structure including a first portion and a second portion, the first portion of the local interconnect conductive structure configured to physically contact both the first diffusion region of the first diffusion type and the first diffusion region of the second diffusion type, the second portion of the local interconnect conductive structure configured to extend away from the first portion of the local interconnect conductive structure and through the gap that separates the third gate electrode level conductive from the second gate electrode level conductive structure.

2. The integrated circuit as recited in claim 1, wherein the second gate electrode level conductive structure does not form a transistor using the first diffusion region of the first diffusion type.

3. The integrated circuit as recited in claim 2, wherein the third gate electrode level conductive structure does not form a transistor using the first diffusion region of the second diffusion type.

4. The integrated circuit as recited in claim 1, wherein the first portion of the local interconnect conductive structure is substantially centered between the first gate electrode level conductive structure and the second gate electrode level conductive structure in a second direction perpendicular to the first direction, and
wherein the first portion of the local interconnect conductive structure is substantially centered between the first gate electrode level conductive structure and the third gate electrode level conductive structure in the second direction perpendicular to the first direction.

5. The integrated circuit as recited in claim 1, wherein the local interconnect conductive structure does not physically contact the first gate electrode level conductive structure, and wherein the local interconnect conductive structure does not physically contact the second gate electrode level conductive structure, and wherein the local interconnect conductive structure does not physically contact the third gate electrode level conductive structure.

6. The integrated circuit as recited in claim 1, wherein a width of the first gate electrode level conductive structure as measured in a second direction perpendicular to the first direction is substantially equal to a width of the second gate electrode level conductive structure as measured in the second direction, and wherein the width of the first gate electrode level conductive structure as measured in the second direction is substantially equal to a width of the third gate electrode level conductive structure as measured in the second direction.

7. The integrated circuit as recited in claim 1, further comprising:
a fourth gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in the first direction and that has a lengthwise centerline oriented in the first direction, the substantially linear-shaped portion of fourth gate electrode level conductive structure positioned next to both the substantially linear-shaped portion of the second gate electrode level conductive structure and the substantially linear-shaped portion of the third gate electrode level conductive structure.

8. The integrated circuit as recited in claim 7, wherein a distance as measured in a second direction perpendicular to the first direction between the lengthwise centerline of the substantially linear-shaped portion of the first gate electrode level conductive structure and the lengthwise centerline of the substantially linear-shaped portion of the second gate electrode level conductive structure is substantially equal to a gate electrode pitch, and
wherein a distance as measured in the second direction between the lengthwise centerline of the substantially linear-shaped portion of the second gate electrode level conductive structure and the lengthwise centerline of the substantially linear-shaped portion of the fourth gate electrode level conductive structure is substantially equal to the gate electrode pitch.

9. The integrated circuit as recited in claim 7, wherein the second portion of the local interconnect conductive structure is configured to physically contact the fourth gate electrode level conductive structure.

10. The integrated circuit as recited in claim 9, wherein the second portion of the local interconnect conductive structure is configured to extend over a sidewall spacer of the fourth gate electrode level conductive structure to physically contact the fourth gate electrode level conductive structure.

11. The integrated circuit as recited in claim 9, wherein the local interconnect conductive structure that includes the first portion and the second portion is a first local interconnect conductive structure, the integrated circuit further including a second local interconnect conductive structure configured to physically contact the second diffusion region of the first diffusion type.

12. The integrated circuit as recited in claim 11, further comprising:
a third local interconnect conductive structure configured to physically contact the second diffusion region of the second diffusion type.

13. The integrated circuit as recited in claim 12, wherein the second local interconnect conductive structure is electrically connected to a power supply, and wherein the third local interconnect conductive structure is electrically connected to a reference ground potential.

14. The integrated circuit as recited in claim 12, further comprising:
a first interconnect level conductive structure configured to include a substantially linear-shaped portion that extends in a second direction perpendicular to the first direction and that has a lengthwise centerline oriented in the second direction; and
a first contact conductive structure configured to physically contact both the first interconnect level conductive structure and the second local interconnect conductive structure.

15. The integrated circuit as recited in claim 14, further comprising:
a second interconnect level conductive structure configured to include a substantially linear-shaped portion that extends in the second direction and that has a lengthwise centerline oriented in the second direction; and
a second contact conductive structure configured to physically contact both the second interconnect level conductive structure and the third local interconnect conductive structure.

16. The integrated circuit as recited in claim 15, wherein the first interconnect level conductive structure is electrically connected to a power supply, and wherein the second interconnect level conductive structure is electrically connected to a reference ground potential.

17. The integrated circuit as recited in claim 15, further comprising:
a third interconnect level conductive structure configured to include a substantially linear-shaped portion that extends in the second direction and that has a lengthwise centerline oriented in the second direction; and
a third contact conductive structure configured to physically contact both the third interconnect level conductive structure and the first gate electrode level conductive structure.

18. The integrated circuit as recited in claim 17, wherein the third interconnect level conductive structure is positioned between the first transistor of the first transistor type and the first transistor of the second transistor type relative to the first direction.

19. The integrated circuit as recited in claim 18, wherein the third interconnect level conductive structure does not extend directly over the first local interconnect conductive structure.

20. The integrated circuit as recited in claim 18, further comprising:
a fourth interconnect level conductive structure configured to include a substantially linear-shaped portion that extends in the second direction and that has a lengthwise centerline oriented in the second direction, the fourth interconnect level conductive structure positioned between the first interconnect level conductive structure and the third interconnect level conductive structure relative to the first direction; and
a fifth interconnect level conductive structure configured to include a substantially linear-shaped portion that extends in the second direction and that has a lengthwise centerline oriented in the second direction, the fifth interconnect level conductive structure positioned between the fifth interconnect level conductive structure and the third interconnect level conductive structure relative to the first direction.

21. The integrated circuit as recited in claim 20, wherein each of the first interconnect level conductive structure, the second interconnect level conductive structure, the third interconnect level conductive structure, the fourth interconnect level conductive structure, and the fifth interconnect level conductive structure is located within a first interconnect level above a gate electrode level.

22. The integrated circuit as recited in claim 21, wherein the lengthwise centerline of the fourth interconnect level conductive structure is separated from the lengthwise centerline of the first interconnect level conductive structure by a first interconnect level pitch as measured in the first direction, and
wherein the lengthwise centerline of the third interconnect level conductive structure is separated from the lengthwise centerline of the fourth interconnect level conductive structure by the first interconnect level pitch as measured in the first direction, and
wherein the lengthwise centerline of the fifth interconnect level conductive structure is separated from the lengthwise centerline of the third interconnect level conductive structure by the first interconnect level pitch as measured in the first direction, and
wherein the lengthwise centerline of the second interconnect level conductive structure is separated from the lengthwise centerline of the fifth interconnect level conductive structure by the first interconnect level pitch as measured in the first direction.

23. A method for manufacturing an integrated circuit, comprising:
forming a first gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in a first direction and that has a lengthwise centerline oriented in the first direction, the substantially linear-shaped portion of the first gate electrode level conductive structure forming both a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type, the first transistor of the first transistor type including a first diffusion region of a first diffusion type and a second diffusion region of the first diffusion type, the first transistor of the second transistor type including a first diffusion region of a second diffusion type and a second diffusion region of the second diffusion type;
forming a second gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in the first direction and that has a lengthwise centerline oriented in the first direction, the second gate electrode level conductive structure positioned next to the first gate electrode level conductive structure such that the first diffusion region of the first diffusion type is located between the first gate electrode level conductive structure and the second gate electrode level conductive structure;
forming a third gate electrode level conductive structure configured to include a substantially linear-shaped portion that extends in the first direction and that has a lengthwise centerline oriented in the first direction, the third gate electrode level conductive structure positioned next to the first gate electrode level conductive structure such that the first diffusion region of the second diffusion type is located between the first gate electrode level conductive structure and the third gate electrode level conductive structure, the lengthwise centerline of the third gate electrode level conductive structure substantially aligned with the lengthwise centerline of the second gate electrode level conductive structure, the third gate electrode level conductive structure separated from the second gate electrode level conductive structure by a gap having an extent measured in the first direction between the third gate electrode level conductive structure and the second gate electrode level conductive structure; and
forming a local interconnect conductive structure including a first portion and a second portion, the first portion of the local interconnect conductive structure configured to physically contact both the first diffusion region of the first diffusion type and the first diffusion region of the second diffusion type, the second portion of the local interconnect conductive structure configured to extend away from the first portion of the local interconnect conductive structure and through the gap that separates the third gate electrode level conductive from the second gate electrode level conductive structure.